-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Sun Apr  7 11:46:08 2019
-- Host        : ubeluga running 64-bit Ubuntu 18.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top ps_emio_eth_1g_AXIS_LMAC_0_1 -prefix
--               ps_emio_eth_1g_AXIS_LMAC_0_1_ ps_emio_eth_1g_AXIS_LMAC_0_1_sim_netlist.vhdl
-- Design      : ps_emio_eth_1g_AXIS_LMAC_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_g2x_ctrl is
  port (
    rd_en : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_dly_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    shift0 : out STD_LOGIC;
    \ctrl_in_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eof10 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ctrl_out_reg[5]_0\ : out STD_LOGIC;
    \ctrl_out_reg[6]_0\ : out STD_LOGIC;
    \ctrl_out_reg[7]_0\ : out STD_LOGIC;
    eof00 : out STD_LOGIC;
    sof00 : out STD_LOGIC;
    sof70 : out STD_LOGIC;
    sof60 : out STD_LOGIC;
    sof50 : out STD_LOGIC;
    sof10 : out STD_LOGIC;
    sof30 : out STD_LOGIC;
    sof20 : out STD_LOGIC;
    \rst__0\ : in STD_LOGIC;
    lclk : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 63 downto 0 );
    shift_reg : in STD_LOGIC;
    xaui_mode_reg : in STD_LOGIC;
    \ctrl_in_dly_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    xaui_mode : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_3\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_4\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_5\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_6\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_7\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_8\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_9\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_10\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_11\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_12\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_13\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_g2x_ctrl;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_g2x_ctrl is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ctrl_in_dly[3]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_in_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \^ctrl_in_dly_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_out[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_out[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ctrl_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_in_dly_reg[63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \eof0_i_2__0_n_0\ : STD_LOGIC;
  signal \eof0_i_3__0_n_0\ : STD_LOGIC;
  signal \eof0_i_4__1_n_0\ : STD_LOGIC;
  signal \eof0_i_5__1_n_0\ : STD_LOGIC;
  signal \eof0_i_6__0_n_0\ : STD_LOGIC;
  signal \eof0_i_7__1_n_0\ : STD_LOGIC;
  signal \eof1_i_2__1_n_0\ : STD_LOGIC;
  signal \eof1_i_3__0_n_0\ : STD_LOGIC;
  signal \eof1_i_4__0_n_0\ : STD_LOGIC;
  signal \eof1_i_5__0_n_0\ : STD_LOGIC;
  signal \eof1_i_6__0_n_0\ : STD_LOGIC;
  signal eof1_i_7_n_0 : STD_LOGIC;
  signal gf_done_st : STD_LOGIC;
  signal gf_state : STD_LOGIC;
  signal gf_state1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gige_data_fifo_re_dly1 : STD_LOGIC;
  signal gige_data_fifo_re_i_1_n_0 : STD_LOGIC;
  signal qwd_cnt : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \qwd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[11]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \qwd_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[14]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[14]_i_4_n_0\ : STD_LOGIC;
  signal \qwd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \qwd_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \qwd_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal qwd_cnt_0 : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal sof0_i_2_n_0 : STD_LOGIC;
  signal sof1_i_2_n_0 : STD_LOGIC;
  signal sof2_i_2_n_0 : STD_LOGIC;
  signal sof3_i_2_n_0 : STD_LOGIC;
  signal sof4_i_2_n_0 : STD_LOGIC;
  signal sof5_i_2_n_0 : STD_LOGIC;
  signal sof6_i_2_n_0 : STD_LOGIC;
  signal sof7_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl_out[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \ctrl_out[1]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \ctrl_out[2]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \ctrl_out[3]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \ctrl_out[4]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ctrl_out[5]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ctrl_out[6]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ctrl_out[7]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \data_out[0]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \data_out[10]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \data_out[11]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \data_out[12]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \data_out[13]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \data_out[14]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \data_out[15]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \data_out[16]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \data_out[17]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \data_out[18]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \data_out[19]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \data_out[1]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \data_out[20]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \data_out[21]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \data_out[22]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \data_out[23]_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \data_out[24]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \data_out[25]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \data_out[26]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \data_out[27]_i_1__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \data_out[28]_i_1__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_out[29]_i_1__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \data_out[2]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \data_out[30]_i_1__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \data_out[31]_i_1__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \data_out[32]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \data_out[33]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \data_out[34]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_out[35]_i_1__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \data_out[36]_i_1__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \data_out[37]_i_1__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \data_out[38]_i_1__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \data_out[39]_i_1__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \data_out[3]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \data_out[40]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \data_out[41]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \data_out[42]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \data_out[43]_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \data_out[44]_i_1__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \data_out[45]_i_1__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \data_out[46]_i_1__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \data_out[47]_i_1__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \data_out[48]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \data_out[49]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \data_out[4]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_out[50]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_out[51]_i_1__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \data_out[52]_i_1__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \data_out[53]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \data_out[54]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \data_out[55]_i_1__1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \data_out[56]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \data_out[57]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \data_out[58]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \data_out[59]_i_1__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \data_out[5]_i_1__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \data_out[60]_i_1__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \data_out[61]_i_1__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \data_out[62]_i_1__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \data_out[63]_i_1__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \data_out[6]_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \data_out[7]_i_1__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \data_out[8]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \data_out[9]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \eof0_i_7__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of eof1_i_7 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \gf_state[1]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gf_state[2]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \gf_state[3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \gf_state[7]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \qwd_cnt[10]_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \qwd_cnt[12]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \qwd_cnt[14]_i_3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \qwd_cnt[2]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \qwd_cnt[3]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \qwd_cnt[4]_i_3\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \qwd_cnt[5]_i_3\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \qwd_cnt[8]_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of sof1_i_1 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of sof6_i_1 : label is "soft_lutpair398";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ctrl_in_dly_reg[7]\(7 downto 0) <= \^ctrl_in_dly_reg[7]\(7 downto 0);
  \data_in_dly_reg[63]\(63 downto 0) <= \^data_in_dly_reg[63]\(63 downto 0);
  rd_en <= \^rd_en\;
\ctrl_in_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(1),
      I1 => \^data_in_dly_reg[63]\(3),
      I2 => \^data_in_dly_reg[63]\(2),
      I3 => \ctrl_in_dly[3]_i_2_n_0\,
      O => SS(0)
    );
\ctrl_in_dly[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(7),
      I1 => \^data_in_dly_reg[63]\(4),
      I2 => \^data_in_dly_reg[63]\(0),
      I3 => \^ctrl_in_dly_reg[7]\(0),
      I4 => \^data_in_dly_reg[63]\(5),
      I5 => \^data_in_dly_reg[63]\(6),
      O => \ctrl_in_dly[3]_i_2_n_0\
    );
\ctrl_in_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(36),
      I1 => \^data_in_dly_reg[63]\(39),
      I2 => \^ctrl_in_dly_reg[7]\(4),
      I3 => \ctrl_in_dly[7]_i_2_n_0\,
      O => SS(1)
    );
\ctrl_in_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(34),
      I1 => \^data_in_dly_reg[63]\(35),
      I2 => \^data_in_dly_reg[63]\(37),
      I3 => \^data_in_dly_reg[63]\(32),
      I4 => \^data_in_dly_reg[63]\(33),
      I5 => \^data_in_dly_reg[63]\(38),
      O => \ctrl_in_dly[7]_i_2_n_0\
    );
\ctrl_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(0),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[0]_i_1_n_0\
    );
\ctrl_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(1),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[1]_i_1_n_0\
    );
\ctrl_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(2),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[2]_i_1_n_0\
    );
\ctrl_out[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(3),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[3]_i_1_n_0\
    );
\ctrl_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(4),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[4]_i_1_n_0\
    );
\ctrl_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(1),
      I1 => shift_reg,
      I2 => \ctrl_in_dly_reg[7]_0\(0),
      I3 => \ctrl_out[7]_i_2_n_0\,
      I4 => xaui_mode,
      I5 => \^ctrl_in_dly_reg[7]\(5),
      O => \ctrl_out_reg[5]_0\
    );
\ctrl_out[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(5),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[5]_i_1__0_n_0\
    );
\ctrl_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(2),
      I1 => shift_reg,
      I2 => \ctrl_in_dly_reg[7]_0\(1),
      I3 => \ctrl_out[7]_i_2_n_0\,
      I4 => xaui_mode,
      I5 => \^ctrl_in_dly_reg[7]\(6),
      O => \ctrl_out_reg[6]_0\
    );
\ctrl_out[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(6),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[6]_i_1__0_n_0\
    );
\ctrl_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0E0EEE0EEE0"
    )
        port map (
      I0 => xaui_mode,
      I1 => \^ctrl_in_dly_reg[7]\(7),
      I2 => \ctrl_out[7]_i_2_n_0\,
      I3 => \ctrl_in_dly_reg[7]_0\(2),
      I4 => \^ctrl_in_dly_reg[7]\(3),
      I5 => shift_reg,
      O => \ctrl_out_reg[7]_0\
    );
\ctrl_out[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(7),
      I1 => gige_data_fifo_re_dly1,
      O => \ctrl_out[7]_i_1__0_n_0\
    );
\ctrl_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(1),
      I1 => \^data_in_dly_reg[63]\(3),
      I2 => \^data_in_dly_reg[63]\(2),
      I3 => \ctrl_in_dly[3]_i_2_n_0\,
      I4 => shift_reg,
      I5 => xaui_mode_reg,
      O => \ctrl_out[7]_i_2_n_0\
    );
\ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[0]_i_1_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(0),
      S => \rst__0\
    );
\ctrl_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[1]_i_1_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(1),
      S => \rst__0\
    );
\ctrl_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[2]_i_1_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(2),
      S => \rst__0\
    );
\ctrl_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[3]_i_1_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(3),
      S => \rst__0\
    );
\ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[4]_i_1_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(4),
      S => \rst__0\
    );
\ctrl_out_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[5]_i_1__0_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(5),
      S => \rst__0\
    );
\ctrl_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[6]_i_1__0_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(6),
      S => \rst__0\
    );
\ctrl_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[7]_i_1__0_n_0\,
      Q => \^ctrl_in_dly_reg[7]\(7),
      S => \rst__0\
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(0),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[0]_i_1_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(10),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[10]_i_1_n_0\
    );
\data_out[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(11),
      O => \data_out[11]_i_1__1_n_0\
    );
\data_out[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(12),
      O => \data_out[12]_i_1__1_n_0\
    );
\data_out[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(13),
      O => \data_out[13]_i_1__1_n_0\
    );
\data_out[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(14),
      O => \data_out[14]_i_1__1_n_0\
    );
\data_out[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(15),
      O => \data_out[15]_i_1__1_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(16),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[16]_i_1_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(17),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[17]_i_1_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(18),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[18]_i_1_n_0\
    );
\data_out[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(19),
      O => \data_out[19]_i_1__1_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(1),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[1]_i_1_n_0\
    );
\data_out[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(20),
      O => \data_out[20]_i_1__1_n_0\
    );
\data_out[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(21),
      O => \data_out[21]_i_1__1_n_0\
    );
\data_out[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(22),
      O => \data_out[22]_i_1__1_n_0\
    );
\data_out[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(23),
      O => \data_out[23]_i_1__1_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(24),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[24]_i_1_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(25),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[25]_i_1_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(26),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[26]_i_1_n_0\
    );
\data_out[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(27),
      O => \data_out[27]_i_1__1_n_0\
    );
\data_out[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(28),
      O => \data_out[28]_i_1__1_n_0\
    );
\data_out[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(29),
      O => \data_out[29]_i_1__1_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(2),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[2]_i_1_n_0\
    );
\data_out[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(30),
      O => \data_out[30]_i_1__1_n_0\
    );
\data_out[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(31),
      O => \data_out[31]_i_1__1_n_0\
    );
\data_out[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(32),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[32]_i_1_n_0\
    );
\data_out[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(33),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[33]_i_1_n_0\
    );
\data_out[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(34),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[34]_i_1_n_0\
    );
\data_out[35]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(35),
      O => \data_out[35]_i_1__1_n_0\
    );
\data_out[36]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(36),
      O => \data_out[36]_i_1__1_n_0\
    );
\data_out[37]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(37),
      O => \data_out[37]_i_1__1_n_0\
    );
\data_out[38]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(38),
      O => \data_out[38]_i_1__1_n_0\
    );
\data_out[39]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(39),
      O => \data_out[39]_i_1__1_n_0\
    );
\data_out[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(3),
      O => \data_out[3]_i_1__1_n_0\
    );
\data_out[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(40),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[40]_i_1_n_0\
    );
\data_out[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(41),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[41]_i_1_n_0\
    );
\data_out[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(42),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[42]_i_1_n_0\
    );
\data_out[43]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(43),
      O => \data_out[43]_i_1__1_n_0\
    );
\data_out[44]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(44),
      O => \data_out[44]_i_1__1_n_0\
    );
\data_out[45]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(45),
      O => \data_out[45]_i_1__1_n_0\
    );
\data_out[46]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(46),
      O => \data_out[46]_i_1__1_n_0\
    );
\data_out[47]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(47),
      O => \data_out[47]_i_1__1_n_0\
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(48),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[48]_i_1_n_0\
    );
\data_out[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(49),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[49]_i_1_n_0\
    );
\data_out[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(4),
      O => \data_out[4]_i_1__1_n_0\
    );
\data_out[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(50),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[50]_i_1_n_0\
    );
\data_out[51]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(51),
      O => \data_out[51]_i_1__1_n_0\
    );
\data_out[52]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(52),
      O => \data_out[52]_i_1__1_n_0\
    );
\data_out[53]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(53),
      O => \data_out[53]_i_1__1_n_0\
    );
\data_out[54]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(54),
      O => \data_out[54]_i_1__1_n_0\
    );
\data_out[55]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(55),
      O => \data_out[55]_i_1__1_n_0\
    );
\data_out[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(56),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[56]_i_1_n_0\
    );
\data_out[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(57),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[57]_i_1_n_0\
    );
\data_out[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(58),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[58]_i_1_n_0\
    );
\data_out[59]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(59),
      O => \data_out[59]_i_1__1_n_0\
    );
\data_out[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(5),
      O => \data_out[5]_i_1__1_n_0\
    );
\data_out[60]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(60),
      O => \data_out[60]_i_1__1_n_0\
    );
\data_out[61]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(61),
      O => \data_out[61]_i_1__1_n_0\
    );
\data_out[62]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(62),
      O => \data_out[62]_i_1__1_n_0\
    );
\data_out[63]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(63),
      O => \data_out[63]_i_1__1_n_0\
    );
\data_out[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(6),
      O => \data_out[6]_i_1__1_n_0\
    );
\data_out[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gige_data_fifo_re_dly1,
      I1 => dout(7),
      O => \data_out[7]_i_1__1_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(8),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[8]_i_1_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dout(9),
      I1 => gige_data_fifo_re_dly1,
      O => \data_out[9]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(0),
      S => \rst__0\
    );
\data_out_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[10]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(10),
      S => \rst__0\
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[11]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(11),
      R => \rst__0\
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[12]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(12),
      R => \rst__0\
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[13]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(13),
      R => \rst__0\
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[14]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(14),
      R => \rst__0\
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[15]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(15),
      R => \rst__0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[16]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(16),
      S => \rst__0\
    );
\data_out_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[17]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(17),
      S => \rst__0\
    );
\data_out_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[18]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(18),
      S => \rst__0\
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[19]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(19),
      R => \rst__0\
    );
\data_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(1),
      S => \rst__0\
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[20]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(20),
      R => \rst__0\
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[21]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(21),
      R => \rst__0\
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[22]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(22),
      R => \rst__0\
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[23]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(23),
      R => \rst__0\
    );
\data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[24]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(24),
      S => \rst__0\
    );
\data_out_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[25]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(25),
      S => \rst__0\
    );
\data_out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[26]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(26),
      S => \rst__0\
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[27]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(27),
      R => \rst__0\
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[28]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(28),
      R => \rst__0\
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[29]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(29),
      R => \rst__0\
    );
\data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(2),
      S => \rst__0\
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[30]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(30),
      R => \rst__0\
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[31]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(31),
      R => \rst__0\
    );
\data_out_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[32]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(32),
      S => \rst__0\
    );
\data_out_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[33]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(33),
      S => \rst__0\
    );
\data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[34]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(34),
      S => \rst__0\
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[35]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(35),
      R => \rst__0\
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[36]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(36),
      R => \rst__0\
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[37]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(37),
      R => \rst__0\
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[38]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(38),
      R => \rst__0\
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[39]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(39),
      R => \rst__0\
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[3]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(3),
      R => \rst__0\
    );
\data_out_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[40]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(40),
      S => \rst__0\
    );
\data_out_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[41]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(41),
      S => \rst__0\
    );
\data_out_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[42]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(42),
      S => \rst__0\
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[43]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(43),
      R => \rst__0\
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[44]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(44),
      R => \rst__0\
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[45]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(45),
      R => \rst__0\
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[46]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(46),
      R => \rst__0\
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[47]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(47),
      R => \rst__0\
    );
\data_out_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[48]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(48),
      S => \rst__0\
    );
\data_out_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[49]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(49),
      S => \rst__0\
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[4]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(4),
      R => \rst__0\
    );
\data_out_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[50]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(50),
      S => \rst__0\
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[51]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(51),
      R => \rst__0\
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[52]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(52),
      R => \rst__0\
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[53]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(53),
      R => \rst__0\
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[54]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(54),
      R => \rst__0\
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[55]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(55),
      R => \rst__0\
    );
\data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[56]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(56),
      S => \rst__0\
    );
\data_out_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[57]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(57),
      S => \rst__0\
    );
\data_out_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[58]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(58),
      S => \rst__0\
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[59]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(59),
      R => \rst__0\
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[5]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(5),
      R => \rst__0\
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[60]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(60),
      R => \rst__0\
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[61]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(61),
      R => \rst__0\
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[62]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(62),
      R => \rst__0\
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[63]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(63),
      R => \rst__0\
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[6]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(6),
      R => \rst__0\
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[7]_i_1__1_n_0\,
      Q => \^data_in_dly_reg[63]\(7),
      R => \rst__0\
    );
\data_out_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[8]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(8),
      S => \rst__0\
    );
\data_out_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out[9]_i_1_n_0\,
      Q => \^data_in_dly_reg[63]\(9),
      S => \rst__0\
    );
\eof0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \eof0_i_2__0_n_0\,
      I1 => \^data_in_dly_reg[63]\(20),
      I2 => \^data_in_dly_reg[63]\(21),
      I3 => \^data_in_dly_reg[63]\(22),
      I4 => \eof0_i_3__0_n_0\,
      I5 => \eof0_i_4__1_n_0\,
      O => eof00
    );
\eof0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(1),
      I1 => \^data_in_dly_reg[63]\(3),
      I2 => \^data_in_dly_reg[63]\(2),
      I3 => sof0_i_2_n_0,
      I4 => \^ctrl_in_dly_reg[7]\(0),
      I5 => \^data_in_dly_reg[63]\(6),
      O => \eof0_i_2__0_n_0\
    );
\eof0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(2),
      I1 => \^data_in_dly_reg[63]\(16),
      I2 => \^data_in_dly_reg[63]\(17),
      I3 => \^data_in_dly_reg[63]\(18),
      I4 => \^data_in_dly_reg[63]\(23),
      I5 => \^data_in_dly_reg[63]\(19),
      O => \eof0_i_3__0_n_0\
    );
\eof0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \eof0_i_5__1_n_0\,
      I1 => \^data_in_dly_reg[63]\(30),
      I2 => \^data_in_dly_reg[63]\(29),
      I3 => \^data_in_dly_reg[63]\(28),
      I4 => \eof0_i_6__0_n_0\,
      I5 => \eof0_i_7__1_n_0\,
      O => \eof0_i_4__1_n_0\
    );
\eof0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(27),
      I1 => \^data_in_dly_reg[63]\(31),
      I2 => \^data_in_dly_reg[63]\(25),
      I3 => \^data_in_dly_reg[63]\(26),
      I4 => \^data_in_dly_reg[63]\(24),
      I5 => \^ctrl_in_dly_reg[7]\(3),
      O => \eof0_i_5__1_n_0\
    );
\eof0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(11),
      I1 => \^data_in_dly_reg[63]\(15),
      I2 => \^data_in_dly_reg[63]\(9),
      I3 => \^data_in_dly_reg[63]\(10),
      I4 => \^data_in_dly_reg[63]\(8),
      I5 => \^ctrl_in_dly_reg[7]\(1),
      O => \eof0_i_6__0_n_0\
    );
\eof0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(14),
      I1 => \^data_in_dly_reg[63]\(13),
      I2 => \^data_in_dly_reg[63]\(12),
      O => \eof0_i_7__1_n_0\
    );
\eof1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFEEEEEEE"
    )
        port map (
      I0 => \eof1_i_2__1_n_0\,
      I1 => \eof1_i_3__0_n_0\,
      I2 => \^data_in_dly_reg[63]\(60),
      I3 => \^data_in_dly_reg[63]\(61),
      I4 => \^data_in_dly_reg[63]\(62),
      I5 => \eof1_i_4__0_n_0\,
      O => eof10
    );
\eof1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \eof1_i_5__0_n_0\,
      I1 => \^data_in_dly_reg[63]\(46),
      I2 => \^data_in_dly_reg[63]\(45),
      I3 => \^data_in_dly_reg[63]\(44),
      I4 => \eof1_i_6__0_n_0\,
      I5 => eof1_i_7_n_0,
      O => \eof1_i_2__1_n_0\
    );
\eof1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => sof4_i_2_n_0,
      I1 => \^data_in_dly_reg[63]\(33),
      I2 => \^data_in_dly_reg[63]\(38),
      I3 => \^ctrl_in_dly_reg[7]\(4),
      I4 => \^data_in_dly_reg[63]\(35),
      I5 => \^data_in_dly_reg[63]\(34),
      O => \eof1_i_3__0_n_0\
    );
\eof1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(59),
      I1 => \^data_in_dly_reg[63]\(63),
      I2 => \^data_in_dly_reg[63]\(57),
      I3 => \^data_in_dly_reg[63]\(58),
      I4 => \^data_in_dly_reg[63]\(56),
      I5 => \^ctrl_in_dly_reg[7]\(7),
      O => \eof1_i_4__0_n_0\
    );
\eof1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(5),
      I1 => \^data_in_dly_reg[63]\(40),
      I2 => \^data_in_dly_reg[63]\(41),
      I3 => \^data_in_dly_reg[63]\(42),
      I4 => \^data_in_dly_reg[63]\(47),
      I5 => \^data_in_dly_reg[63]\(43),
      O => \eof1_i_5__0_n_0\
    );
\eof1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(6),
      I1 => \^data_in_dly_reg[63]\(48),
      I2 => \^data_in_dly_reg[63]\(49),
      I3 => \^data_in_dly_reg[63]\(50),
      I4 => \^data_in_dly_reg[63]\(55),
      I5 => \^data_in_dly_reg[63]\(51),
      O => \eof1_i_6__0_n_0\
    );
eof1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(54),
      I1 => \^data_in_dly_reg[63]\(53),
      I2 => \^data_in_dly_reg[63]\(52),
      O => eof1_i_7_n_0
    );
\gf_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0003"
    )
        port map (
      I0 => ram_empty_i_reg_0,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => gf_state1_out(0)
    );
\gf_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i_reg_0,
      O => gf_state1_out(1)
    );
\gf_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => gf_state1_out(2)
    );
\gf_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03030200"
    )
        port map (
      I0 => \qwd_cnt[12]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      O => gf_state1_out(3)
    );
\gf_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gf_done_st,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => gf_state
    );
\gf_state[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \qwd_cnt[12]_i_2_n_0\,
      O => gf_state1_out(7)
    );
\gf_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => gf_state,
      D => gf_state1_out(0),
      Q => \^q\(0),
      S => \rst__0\
    );
\gf_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => gf_state,
      D => gf_state1_out(1),
      Q => \^q\(1),
      R => \rst__0\
    );
\gf_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => gf_state,
      D => gf_state1_out(2),
      Q => \^q\(2),
      R => \rst__0\
    );
\gf_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => gf_state,
      D => gf_state1_out(3),
      Q => \^q\(3),
      R => \rst__0\
    );
\gf_state_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => gf_state,
      D => gf_state1_out(7),
      Q => gf_done_st,
      R => \rst__0\
    );
gige_bcnt_fifo_re_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => ram_empty_i_reg,
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      R => \rst__0\
    );
gige_data_fifo_re_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \^rd_en\,
      Q => gige_data_fifo_re_dly1,
      R => \rst__0\
    );
gige_data_fifo_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F008000000000"
    )
        port map (
      I0 => \qwd_cnt[12]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => qwd_cnt_0,
      I3 => \^q\(2),
      I4 => \^rd_en\,
      I5 => \rst_\,
      O => gige_data_fifo_re_i_1_n_0
    );
gige_data_fifo_re_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => gige_data_fifo_re_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
\qwd_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => qwd_cnt(0),
      O => \qwd_cnt[0]_i_1_n_0\
    );
\qwd_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8B888B88888"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_12\,
      I1 => \^q\(2),
      I2 => \qwd_cnt[12]_i_2_n_0\,
      I3 => qwd_cnt(9),
      I4 => \qwd_cnt[10]_i_3_n_0\,
      I5 => qwd_cnt(10),
      O => \qwd_cnt[10]_i_1_n_0\
    );
\qwd_cnt[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => qwd_cnt(8),
      I1 => qwd_cnt(6),
      I2 => \qwd_cnt[6]_i_3_n_0\,
      I3 => qwd_cnt(7),
      O => \qwd_cnt[10]_i_3_n_0\
    );
\qwd_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(10),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_13\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[11]_i_3_n_0\,
      O => \qwd_cnt[11]_i_1_n_0\
    );
\qwd_cnt[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5559"
    )
        port map (
      I0 => qwd_cnt(11),
      I1 => \qwd_cnt[10]_i_3_n_0\,
      I2 => qwd_cnt(9),
      I3 => qwd_cnt(10),
      O => \qwd_cnt[11]_i_3_n_0\
    );
\qwd_cnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606060606F60"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(11),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[12]_i_3_n_0\,
      I5 => qwd_cnt(12),
      O => \qwd_cnt[12]_i_1_n_0\
    );
\qwd_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => qwd_cnt(14),
      I1 => qwd_cnt(13),
      I2 => \qwd_cnt[14]_i_4_n_0\,
      O => \qwd_cnt[12]_i_2_n_0\
    );
\qwd_cnt[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \qwd_cnt[8]_i_3_n_0\,
      I1 => qwd_cnt(8),
      I2 => qwd_cnt(11),
      I3 => qwd_cnt(9),
      I4 => qwd_cnt(10),
      O => \qwd_cnt[12]_i_3_n_0\
    );
\qwd_cnt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F8F8F808080"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(11),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\,
      I2 => \^q\(2),
      I3 => qwd_cnt(14),
      I4 => \qwd_cnt[14]_i_4_n_0\,
      I5 => qwd_cnt(13),
      O => \qwd_cnt[13]_i_1_n_0\
    );
\qwd_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \rst_\,
      O => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => qwd_cnt_0
    );
\qwd_cnt[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => \^q\(2),
      I1 => \qwd_cnt[14]_i_4_n_0\,
      I2 => qwd_cnt(13),
      I3 => qwd_cnt(14),
      O => \qwd_cnt[14]_i_3_n_0\
    );
\qwd_cnt[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => qwd_cnt(12),
      I1 => qwd_cnt(10),
      I2 => qwd_cnt(9),
      I3 => qwd_cnt(11),
      I4 => qwd_cnt(8),
      I5 => \qwd_cnt[8]_i_3_n_0\,
      O => \qwd_cnt[14]_i_4_n_0\
    );
\qwd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909090909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(1),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_3\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => qwd_cnt(1),
      I5 => qwd_cnt(0),
      O => \qwd_cnt[1]_i_1_n_0\
    );
\qwd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909090909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(2),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_4\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[2]_i_3_n_0\,
      I5 => qwd_cnt(2),
      O => \qwd_cnt[2]_i_1_n_0\
    );
\qwd_cnt[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => qwd_cnt(0),
      I1 => qwd_cnt(1),
      O => \qwd_cnt[2]_i_3_n_0\
    );
\qwd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909090909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(3),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_5\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[3]_i_3_n_0\,
      I5 => qwd_cnt(3),
      O => \qwd_cnt[3]_i_1_n_0\
    );
\qwd_cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => qwd_cnt(2),
      I1 => qwd_cnt(1),
      I2 => qwd_cnt(0),
      O => \qwd_cnt[3]_i_3_n_0\
    );
\qwd_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909090909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(4),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_6\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[4]_i_3_n_0\,
      I5 => qwd_cnt(4),
      O => \qwd_cnt[4]_i_1_n_0\
    );
\qwd_cnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => qwd_cnt(3),
      I1 => qwd_cnt(0),
      I2 => qwd_cnt(1),
      I3 => qwd_cnt(2),
      O => \qwd_cnt[4]_i_3_n_0\
    );
\qwd_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909090909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(5),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_7\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[5]_i_3_n_0\,
      I5 => qwd_cnt(5),
      O => \qwd_cnt[5]_i_1_n_0\
    );
\qwd_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => qwd_cnt(4),
      I1 => qwd_cnt(2),
      I2 => qwd_cnt(1),
      I3 => qwd_cnt(0),
      I4 => qwd_cnt(3),
      O => \qwd_cnt[5]_i_3_n_0\
    );
\qwd_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909090909F90"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(6),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_8\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[6]_i_3_n_0\,
      I5 => qwd_cnt(6),
      O => \qwd_cnt[6]_i_1_n_0\
    );
\qwd_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => qwd_cnt(5),
      I1 => qwd_cnt(3),
      I2 => qwd_cnt(0),
      I3 => qwd_cnt(1),
      I4 => qwd_cnt(2),
      I5 => qwd_cnt(4),
      O => \qwd_cnt[6]_i_3_n_0\
    );
\qwd_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90909F909F909090"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(7),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_9\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[7]_i_3_n_0\,
      I5 => qwd_cnt(7),
      O => \qwd_cnt[7]_i_1_n_0\
    );
\qwd_cnt[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => qwd_cnt(6),
      I1 => \qwd_cnt[6]_i_3_n_0\,
      O => \qwd_cnt[7]_i_3_n_0\
    );
\qwd_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606060606F60"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_10\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[8]_i_3_n_0\,
      I5 => qwd_cnt(8),
      O => \qwd_cnt[8]_i_1_n_0\
    );
\qwd_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => qwd_cnt(7),
      I1 => \qwd_cnt[6]_i_3_n_0\,
      I2 => qwd_cnt(6),
      O => \qwd_cnt[8]_i_3_n_0\
    );
\qwd_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606F606F606060"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(9),
      I1 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_11\,
      I2 => \^q\(2),
      I3 => \qwd_cnt[12]_i_2_n_0\,
      I4 => \qwd_cnt[10]_i_3_n_0\,
      I5 => qwd_cnt(9),
      O => \qwd_cnt[9]_i_1_n_0\
    );
\qwd_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[0]_i_1_n_0\,
      Q => qwd_cnt(0),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[10]_i_1_n_0\,
      Q => qwd_cnt(10),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[11]_i_1_n_0\,
      Q => qwd_cnt(11),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[12]_i_1_n_0\,
      Q => qwd_cnt(12),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[13]_i_1_n_0\,
      Q => qwd_cnt(13),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[14]_i_3_n_0\,
      Q => qwd_cnt(14),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[1]_i_1_n_0\,
      Q => qwd_cnt(1),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[2]_i_1_n_0\,
      Q => qwd_cnt(2),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[3]_i_1_n_0\,
      Q => qwd_cnt(3),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[4]_i_1_n_0\,
      Q => qwd_cnt(4),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[5]_i_1_n_0\,
      Q => qwd_cnt(5),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[6]_i_1_n_0\,
      Q => qwd_cnt(6),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[7]_i_1_n_0\,
      Q => qwd_cnt(7),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[8]_i_1_n_0\,
      Q => qwd_cnt(8),
      R => \qwd_cnt[14]_i_1_n_0\
    );
\qwd_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => qwd_cnt_0,
      D => \qwd_cnt[9]_i_1_n_0\,
      Q => qwd_cnt(9),
      R => \qwd_cnt[14]_i_1_n_0\
    );
sof0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => sof0_i_2_n_0,
      I1 => \^data_in_dly_reg[63]\(1),
      I2 => \^data_in_dly_reg[63]\(2),
      I3 => \^data_in_dly_reg[63]\(3),
      I4 => \^ctrl_in_dly_reg[7]\(0),
      I5 => \^data_in_dly_reg[63]\(6),
      O => sof00
    );
sof0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(7),
      I1 => \^data_in_dly_reg[63]\(4),
      I2 => \^data_in_dly_reg[63]\(0),
      I3 => \^data_in_dly_reg[63]\(5),
      O => sof0_i_2_n_0
    );
sof1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(12),
      I1 => \^data_in_dly_reg[63]\(13),
      I2 => \^data_in_dly_reg[63]\(14),
      I3 => sof1_i_2_n_0,
      O => sof10
    );
sof1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(1),
      I1 => \^data_in_dly_reg[63]\(8),
      I2 => \^data_in_dly_reg[63]\(10),
      I3 => \^data_in_dly_reg[63]\(9),
      I4 => \^data_in_dly_reg[63]\(15),
      I5 => \^data_in_dly_reg[63]\(11),
      O => sof1_i_2_n_0
    );
sof2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(20),
      I1 => \^data_in_dly_reg[63]\(21),
      I2 => \^data_in_dly_reg[63]\(22),
      I3 => sof2_i_2_n_0,
      O => sof20
    );
sof2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(19),
      I1 => \^data_in_dly_reg[63]\(23),
      I2 => \^data_in_dly_reg[63]\(18),
      I3 => \^data_in_dly_reg[63]\(17),
      I4 => \^data_in_dly_reg[63]\(16),
      I5 => \^ctrl_in_dly_reg[7]\(2),
      O => sof2_i_2_n_0
    );
sof3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(28),
      I1 => \^data_in_dly_reg[63]\(29),
      I2 => \^data_in_dly_reg[63]\(30),
      I3 => sof3_i_2_n_0,
      O => sof30
    );
sof3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(3),
      I1 => \^data_in_dly_reg[63]\(24),
      I2 => \^data_in_dly_reg[63]\(26),
      I3 => \^data_in_dly_reg[63]\(25),
      I4 => \^data_in_dly_reg[63]\(31),
      I5 => \^data_in_dly_reg[63]\(27),
      O => sof3_i_2_n_0
    );
sof4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => sof4_i_2_n_0,
      I1 => \^data_in_dly_reg[63]\(34),
      I2 => \^data_in_dly_reg[63]\(35),
      I3 => \^data_in_dly_reg[63]\(33),
      I4 => \^ctrl_in_dly_reg[7]\(4),
      I5 => \^data_in_dly_reg[63]\(38),
      O => shift0
    );
sof4_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(32),
      I1 => \^data_in_dly_reg[63]\(37),
      I2 => \^data_in_dly_reg[63]\(39),
      I3 => \^data_in_dly_reg[63]\(36),
      O => sof4_i_2_n_0
    );
sof5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(44),
      I1 => \^data_in_dly_reg[63]\(45),
      I2 => \^data_in_dly_reg[63]\(46),
      I3 => sof5_i_2_n_0,
      O => sof50
    );
sof5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(43),
      I1 => \^data_in_dly_reg[63]\(47),
      I2 => \^data_in_dly_reg[63]\(42),
      I3 => \^data_in_dly_reg[63]\(41),
      I4 => \^data_in_dly_reg[63]\(40),
      I5 => \^ctrl_in_dly_reg[7]\(5),
      O => sof5_i_2_n_0
    );
sof6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(52),
      I1 => \^data_in_dly_reg[63]\(53),
      I2 => \^data_in_dly_reg[63]\(54),
      I3 => sof6_i_2_n_0,
      O => sof60
    );
sof6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(51),
      I1 => \^data_in_dly_reg[63]\(55),
      I2 => \^data_in_dly_reg[63]\(50),
      I3 => \^data_in_dly_reg[63]\(49),
      I4 => \^data_in_dly_reg[63]\(48),
      I5 => \^ctrl_in_dly_reg[7]\(6),
      O => sof6_i_2_n_0
    );
sof7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^data_in_dly_reg[63]\(60),
      I1 => \^data_in_dly_reg[63]\(61),
      I2 => \^data_in_dly_reg[63]\(62),
      I3 => sof7_i_2_n_0,
      O => sof70
    );
sof7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^ctrl_in_dly_reg[7]\(7),
      I1 => \^data_in_dly_reg[63]\(56),
      I2 => \^data_in_dly_reg[63]\(58),
      I3 => \^data_in_dly_reg[63]\(57),
      I4 => \^data_in_dly_reg[63]\(63),
      I5 => \^data_in_dly_reg[63]\(59),
      O => sof7_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gige_crc32x64 is
  port (
    \new_crc_reg[0]_0\ : out STD_LOGIC;
    bcnt0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    pulse_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \crc_we_\ : in STD_LOGIC;
    \crc_clr_\ : in STD_LOGIC;
    pulse_0 : in STD_LOGIC;
    \rbytes_reg_reg[0]_rep__0\ : in STD_LOGIC;
    \rbytes_reg_reg[1]_rep__0\ : in STD_LOGIC;
    \rbytes_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rbytes_reg_reg[0]_rep__1\ : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    \rbytes_reg_reg[1]_rep\ : in STD_LOGIC;
    \wdata_reg[23]\ : in STD_LOGIC;
    \wdata_reg[39]\ : in STD_LOGIC;
    insert_crc : in STD_LOGIC;
    \rbytes_reg_reg[2]_0\ : in STD_LOGIC;
    \bdata2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \rbytes_reg_reg[0]_rep__1_0\ : in STD_LOGIC;
    txd1 : in STD_LOGIC;
    \rbytes_reg_reg[1]_rep__0_0\ : in STD_LOGIC;
    \rbytes_reg_reg[0]_rep\ : in STD_LOGIC;
    \pdin_reg[63]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \wdata_reg[55]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \wdata_reg[8]\ : in STD_LOGIC;
    \wdata_reg[9]\ : in STD_LOGIC;
    \wdata_reg[10]\ : in STD_LOGIC;
    \wdata_reg[11]\ : in STD_LOGIC;
    \wdata_reg[12]\ : in STD_LOGIC;
    \wdata_reg[13]\ : in STD_LOGIC;
    \wdata_reg[14]\ : in STD_LOGIC;
    \wdata_reg[15]\ : in STD_LOGIC;
    \wdata_reg[16]\ : in STD_LOGIC;
    \wdata_reg[17]\ : in STD_LOGIC;
    \wdata_reg[18]\ : in STD_LOGIC;
    \wdata_reg[19]\ : in STD_LOGIC;
    \wdata_reg[20]\ : in STD_LOGIC;
    \wdata_reg[21]\ : in STD_LOGIC;
    \wdata_reg[22]\ : in STD_LOGIC;
    \wdata_reg[24]\ : in STD_LOGIC;
    \wdata_reg[25]\ : in STD_LOGIC;
    \wdata_reg[26]\ : in STD_LOGIC;
    \wdata_reg[27]\ : in STD_LOGIC;
    \wdata_reg[28]\ : in STD_LOGIC;
    \wdata_reg[29]\ : in STD_LOGIC;
    \wdata_reg[30]\ : in STD_LOGIC;
    \wdata_reg[31]\ : in STD_LOGIC;
    \wdata_reg[32]\ : in STD_LOGIC;
    \wdata_reg[33]\ : in STD_LOGIC;
    \wdata_reg[34]\ : in STD_LOGIC;
    \wdata_reg[35]\ : in STD_LOGIC;
    \wdata_reg[36]\ : in STD_LOGIC;
    \wdata_reg[37]\ : in STD_LOGIC;
    \wdata_reg[38]\ : in STD_LOGIC;
    \wdata_reg[16]_0\ : in STD_LOGIC;
    \wdata_reg[17]_0\ : in STD_LOGIC;
    \wdata_reg[18]_0\ : in STD_LOGIC;
    \wdata_reg[19]_0\ : in STD_LOGIC;
    \wdata_reg[20]_0\ : in STD_LOGIC;
    \wdata_reg[21]_0\ : in STD_LOGIC;
    \wdata_reg[22]_0\ : in STD_LOGIC;
    \wdata_reg[23]_0\ : in STD_LOGIC;
    \rbytes_reg_reg[0]_rep__1_1\ : in STD_LOGIC;
    \crc_last_\ : in STD_LOGIC;
    \wcnt_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rbytes_reg_reg[2]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gige_crc32x64;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gige_crc32x64 is
  signal \^bcnt0\ : STD_LOGIC;
  signal bdin : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \bdin[0]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[0]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[10]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[10]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[11]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[11]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[12]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[12]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[13]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[13]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[14]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[14]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[15]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[15]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[16]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[16]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[17]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[17]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[18]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[18]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[19]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[19]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[1]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[1]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[20]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[20]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[21]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[21]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[22]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[22]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[23]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[23]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[24]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[24]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[25]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[25]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[26]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[26]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[27]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[27]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[28]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[28]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[29]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[29]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[2]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[2]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[30]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[30]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[31]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[31]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[32]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[32]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[33]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[33]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[34]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[34]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[35]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[35]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[36]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[36]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[37]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[37]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[38]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[38]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[39]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[39]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[3]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[3]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[40]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[40]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[41]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[41]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[42]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[42]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[43]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[43]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[44]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[44]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[45]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[45]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[46]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[46]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[47]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[47]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[48]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[49]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[4]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[4]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[50]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[51]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[52]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[53]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[54]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[55]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[5]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[5]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[6]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[6]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[7]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[7]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[8]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[8]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[9]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[9]_i_3_n_0\ : STD_LOGIC;
  signal \bdin_reg_n_0_[63]\ : STD_LOGIC;
  signal init_value : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal \last_int_\ : STD_LOGIC;
  signal \last_int__i_1_n_0\ : STD_LOGIC;
  signal \last_int__i_2_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[0]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[10]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[11]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[12]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[13]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[14]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[15]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[16]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[17]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[17]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[17]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[17]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[17]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[18]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[18]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[18]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[18]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[18]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[19]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[1]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[20]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[21]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[22]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[23]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_13_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_14_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[24]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_13_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[25]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_13_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[26]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[27]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[27]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[27]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[27]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[27]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[27]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_13_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_14_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_15_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[28]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_13_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[29]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[2]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[30]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_12_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_13_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_14_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_1_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[31]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[3]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[4]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[5]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[6]_i_9_n_0\ : STD_LOGIC;
  signal \new_crc[7]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[7]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[7]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[7]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[7]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[7]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[8]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[8]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[8]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[8]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[8]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[8]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_10_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_11_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_2_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_3_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_4_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_5_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_6_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_7_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_8_n_0\ : STD_LOGIC;
  signal \new_crc[9]_i_9_n_0\ : STD_LOGIC;
  signal \^new_crc_reg[0]_0\ : STD_LOGIC;
  signal \new_crc_reg_n_0_[0]\ : STD_LOGIC;
  signal nextCRC32_D64_return : STD_LOGIC_VECTOR ( 27 downto 10 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in41_in : STD_LOGIC;
  signal p_0_in53_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_10_in18_in : STD_LOGIC;
  signal p_10_in3_in : STD_LOGIC;
  signal p_10_in55_in : STD_LOGIC;
  signal p_114_in : STD_LOGIC;
  signal p_116_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_11_in2_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_128_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_12_in19_in : STD_LOGIC;
  signal p_12_in69_in : STD_LOGIC;
  signal p_135_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_13_in64_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_14_in20_in : STD_LOGIC;
  signal p_14_in58_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_15_in50_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_16_in21_in : STD_LOGIC;
  signal p_16_in36_in : STD_LOGIC;
  signal p_16_in9_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_17_in47_in : STD_LOGIC;
  signal p_17_in62_in : STD_LOGIC;
  signal p_17_in68_in : STD_LOGIC;
  signal p_17_in8_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_18_in22_in : STD_LOGIC;
  signal p_18_in7_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_19_in37_in : STD_LOGIC;
  signal p_19_in42_in : STD_LOGIC;
  signal p_19_in72_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in113_in : STD_LOGIC;
  signal p_1_in59_in : STD_LOGIC;
  signal p_1_in73_in : STD_LOGIC;
  signal p_1_in98_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_20_in23_in : STD_LOGIC;
  signal p_20_in30_in : STD_LOGIC;
  signal p_20_in48_in : STD_LOGIC;
  signal p_20_in56_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_21_in6_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_22_in24_in : STD_LOGIC;
  signal p_22_in29_in : STD_LOGIC;
  signal p_22_in38_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_23_in5_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_24_in11_in : STD_LOGIC;
  signal p_24_in25_in : STD_LOGIC;
  signal p_24_in63_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_25_in39_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_26_in49_in : STD_LOGIC;
  signal p_27_in10_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_28_in57_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in14_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_30_in : STD_LOGIC;
  signal p_38_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in33_in : STD_LOGIC;
  signal p_3_in40_in : STD_LOGIC;
  signal p_3_in54_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in15_in : STD_LOGIC;
  signal p_4_in27_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in0_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in16_in : STD_LOGIC;
  signal p_6_in26_in : STD_LOGIC;
  signal p_6_in34_in : STD_LOGIC;
  signal p_79_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_in46_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_in17_in : STD_LOGIC;
  signal p_8_in4_in : STD_LOGIC;
  signal p_94_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in28_in : STD_LOGIC;
  signal p_9_in35_in : STD_LOGIC;
  signal p_9_in61_in : STD_LOGIC;
  signal p_9_in67_in : STD_LOGIC;
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal txd : STD_LOGIC_VECTOR ( 59 downto 40 );
  signal \txd[0]_i_2_n_0\ : STD_LOGIC;
  signal \txd[10]_i_2_n_0\ : STD_LOGIC;
  signal \txd[11]_i_2_n_0\ : STD_LOGIC;
  signal \txd[12]_i_2_n_0\ : STD_LOGIC;
  signal \txd[13]_i_2_n_0\ : STD_LOGIC;
  signal \txd[14]_i_2_n_0\ : STD_LOGIC;
  signal \txd[15]_i_2_n_0\ : STD_LOGIC;
  signal \txd[16]_i_2_n_0\ : STD_LOGIC;
  signal \txd[16]_i_3_n_0\ : STD_LOGIC;
  signal \txd[17]_i_2_n_0\ : STD_LOGIC;
  signal \txd[17]_i_3_n_0\ : STD_LOGIC;
  signal \txd[18]_i_2_n_0\ : STD_LOGIC;
  signal \txd[18]_i_3_n_0\ : STD_LOGIC;
  signal \txd[19]_i_2_n_0\ : STD_LOGIC;
  signal \txd[19]_i_3_n_0\ : STD_LOGIC;
  signal \txd[1]_i_2_n_0\ : STD_LOGIC;
  signal \txd[20]_i_2_n_0\ : STD_LOGIC;
  signal \txd[20]_i_3_n_0\ : STD_LOGIC;
  signal \txd[21]_i_2_n_0\ : STD_LOGIC;
  signal \txd[21]_i_3_n_0\ : STD_LOGIC;
  signal \txd[22]_i_2_n_0\ : STD_LOGIC;
  signal \txd[22]_i_3_n_0\ : STD_LOGIC;
  signal \txd[23]_i_2_n_0\ : STD_LOGIC;
  signal \txd[23]_i_3_n_0\ : STD_LOGIC;
  signal \txd[24]_i_2_n_0\ : STD_LOGIC;
  signal \txd[25]_i_2_n_0\ : STD_LOGIC;
  signal \txd[26]_i_2_n_0\ : STD_LOGIC;
  signal \txd[27]_i_2_n_0\ : STD_LOGIC;
  signal \txd[28]_i_2_n_0\ : STD_LOGIC;
  signal \txd[29]_i_2_n_0\ : STD_LOGIC;
  signal \txd[2]_i_2_n_0\ : STD_LOGIC;
  signal \txd[30]_i_2_n_0\ : STD_LOGIC;
  signal \txd[31]_i_4_n_0\ : STD_LOGIC;
  signal \txd[32]_i_2_n_0\ : STD_LOGIC;
  signal \txd[32]_i_3_n_0\ : STD_LOGIC;
  signal \txd[33]_i_2_n_0\ : STD_LOGIC;
  signal \txd[33]_i_3_n_0\ : STD_LOGIC;
  signal \txd[34]_i_2_n_0\ : STD_LOGIC;
  signal \txd[34]_i_3_n_0\ : STD_LOGIC;
  signal \txd[35]_i_2_n_0\ : STD_LOGIC;
  signal \txd[35]_i_3_n_0\ : STD_LOGIC;
  signal \txd[36]_i_2_n_0\ : STD_LOGIC;
  signal \txd[36]_i_3_n_0\ : STD_LOGIC;
  signal \txd[37]_i_2_n_0\ : STD_LOGIC;
  signal \txd[37]_i_3_n_0\ : STD_LOGIC;
  signal \txd[38]_i_2_n_0\ : STD_LOGIC;
  signal \txd[38]_i_3_n_0\ : STD_LOGIC;
  signal \txd[39]_i_2_n_0\ : STD_LOGIC;
  signal \txd[39]_i_3_n_0\ : STD_LOGIC;
  signal \txd[3]_i_2_n_0\ : STD_LOGIC;
  signal \txd[3]_i_3_n_0\ : STD_LOGIC;
  signal \txd[40]_i_3_n_0\ : STD_LOGIC;
  signal \txd[41]_i_3_n_0\ : STD_LOGIC;
  signal \txd[42]_i_3_n_0\ : STD_LOGIC;
  signal \txd[44]_i_3_n_0\ : STD_LOGIC;
  signal \txd[45]_i_3_n_0\ : STD_LOGIC;
  signal \txd[46]_i_3_n_0\ : STD_LOGIC;
  signal \txd[47]_i_3_n_0\ : STD_LOGIC;
  signal \txd[48]_i_2_n_0\ : STD_LOGIC;
  signal \txd[48]_i_3_n_0\ : STD_LOGIC;
  signal \txd[49]_i_2_n_0\ : STD_LOGIC;
  signal \txd[49]_i_3_n_0\ : STD_LOGIC;
  signal \txd[4]_i_2_n_0\ : STD_LOGIC;
  signal \txd[50]_i_2_n_0\ : STD_LOGIC;
  signal \txd[50]_i_3_n_0\ : STD_LOGIC;
  signal \txd[51]_i_2_n_0\ : STD_LOGIC;
  signal \txd[51]_i_3_n_0\ : STD_LOGIC;
  signal \txd[52]_i_2_n_0\ : STD_LOGIC;
  signal \txd[52]_i_3_n_0\ : STD_LOGIC;
  signal \txd[53]_i_2_n_0\ : STD_LOGIC;
  signal \txd[53]_i_3_n_0\ : STD_LOGIC;
  signal \txd[54]_i_2_n_0\ : STD_LOGIC;
  signal \txd[54]_i_3_n_0\ : STD_LOGIC;
  signal \txd[55]_i_2_n_0\ : STD_LOGIC;
  signal \txd[55]_i_3_n_0\ : STD_LOGIC;
  signal \txd[56]_i_2_n_0\ : STD_LOGIC;
  signal \txd[56]_i_3_n_0\ : STD_LOGIC;
  signal \txd[57]_i_2_n_0\ : STD_LOGIC;
  signal \txd[57]_i_3_n_0\ : STD_LOGIC;
  signal \txd[58]_i_2_n_0\ : STD_LOGIC;
  signal \txd[58]_i_3_n_0\ : STD_LOGIC;
  signal \txd[59]_i_3_n_0\ : STD_LOGIC;
  signal \txd[59]_i_4_n_0\ : STD_LOGIC;
  signal \txd[5]_i_2_n_0\ : STD_LOGIC;
  signal \txd[60]_i_2_n_0\ : STD_LOGIC;
  signal \txd[60]_i_3_n_0\ : STD_LOGIC;
  signal \txd[61]_i_2_n_0\ : STD_LOGIC;
  signal \txd[61]_i_3_n_0\ : STD_LOGIC;
  signal \txd[62]_i_2_n_0\ : STD_LOGIC;
  signal \txd[62]_i_3_n_0\ : STD_LOGIC;
  signal \txd[63]_i_4_n_0\ : STD_LOGIC;
  signal \txd[63]_i_5_n_0\ : STD_LOGIC;
  signal \txd[6]_i_2_n_0\ : STD_LOGIC;
  signal \txd[7]_i_3_n_0\ : STD_LOGIC;
  signal \txd[8]_i_2_n_0\ : STD_LOGIC;
  signal \txd[9]_i_2_n_0\ : STD_LOGIC;
  signal \we_int_\ : STD_LOGIC;
  signal \we_int__i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bdin[16]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \bdin[20]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \bdin[23]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bdin[24]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \bdin[25]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \bdin[31]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \bdin[32]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \bdin[39]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \bdin[40]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \bdin[47]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \new_crc[0]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \new_crc[0]_i_7\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \new_crc[0]_i_9\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \new_crc[10]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \new_crc[10]_i_9\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \new_crc[11]_i_10\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \new_crc[11]_i_11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \new_crc[11]_i_12\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \new_crc[11]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \new_crc[11]_i_5\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \new_crc[12]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \new_crc[12]_i_6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \new_crc[12]_i_7\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \new_crc[13]_i_8\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \new_crc[14]_i_4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \new_crc[14]_i_5\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \new_crc[14]_i_8\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \new_crc[14]_i_9\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \new_crc[15]_i_7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \new_crc[16]_i_5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \new_crc[16]_i_6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \new_crc[17]_i_4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \new_crc[17]_i_5\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \new_crc[18]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \new_crc[19]_i_10\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \new_crc[19]_i_7\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \new_crc[19]_i_8\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \new_crc[1]_i_10\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \new_crc[1]_i_11\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \new_crc[1]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \new_crc[1]_i_9\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \new_crc[20]_i_10\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \new_crc[20]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \new_crc[20]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \new_crc[20]_i_7\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \new_crc[20]_i_8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \new_crc[21]_i_10\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \new_crc[21]_i_6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \new_crc[21]_i_8\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \new_crc[22]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \new_crc[22]_i_10\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \new_crc[22]_i_4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \new_crc[22]_i_6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \new_crc[22]_i_7\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \new_crc[23]_i_11\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \new_crc[23]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \new_crc[23]_i_5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \new_crc[23]_i_8\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \new_crc[24]_i_12\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \new_crc[24]_i_13\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \new_crc[24]_i_14\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \new_crc[24]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \new_crc[24]_i_6\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \new_crc[24]_i_7\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \new_crc[24]_i_8\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \new_crc[24]_i_9\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \new_crc[25]_i_10\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \new_crc[25]_i_11\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \new_crc[25]_i_12\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \new_crc[25]_i_13\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \new_crc[25]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \new_crc[25]_i_8\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \new_crc[25]_i_9\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \new_crc[26]_i_11\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \new_crc[26]_i_12\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \new_crc[26]_i_5\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \new_crc[26]_i_6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \new_crc[27]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \new_crc[27]_i_8\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \new_crc[28]_i_10\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \new_crc[28]_i_12\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \new_crc[28]_i_13\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \new_crc[28]_i_14\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \new_crc[28]_i_15\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \new_crc[28]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \new_crc[28]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \new_crc[28]_i_4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \new_crc[28]_i_8\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \new_crc[29]_i_10\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \new_crc[29]_i_11\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \new_crc[29]_i_12\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \new_crc[29]_i_13\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \new_crc[29]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \new_crc[2]_i_10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \new_crc[2]_i_11\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \new_crc[2]_i_4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \new_crc[2]_i_9\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \new_crc[30]_i_10\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \new_crc[30]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \new_crc[30]_i_6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \new_crc[30]_i_8\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \new_crc[30]_i_9\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \new_crc[31]_i_10\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \new_crc[31]_i_12\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \new_crc[31]_i_13\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \new_crc[31]_i_14\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \new_crc[31]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \new_crc[31]_i_5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \new_crc[31]_i_8\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \new_crc[3]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \new_crc[3]_i_6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \new_crc[3]_i_7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \new_crc[3]_i_9\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \new_crc[4]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \new_crc[4]_i_4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \new_crc[4]_i_5\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \new_crc[4]_i_6\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \new_crc[4]_i_9\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \new_crc[5]_i_8\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \new_crc[5]_i_9\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \new_crc[6]_i_9\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \new_crc[7]_i_4\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \new_crc[7]_i_7\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \new_crc[8]_i_5\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \new_crc[9]_i_6\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \new_crc[9]_i_7\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \txd[32]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \txd[33]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \txd[35]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \txd[36]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \txd[37]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \txd[38]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \txd[39]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \txd[3]_i_3\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \txd[40]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \txd[41]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \txd[42]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \txd[44]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \txd[45]_i_3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \txd[46]_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \txd[47]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \txd[49]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \txd[50]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \txd[51]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \txd[52]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \txd[53]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \txd[55]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \txd[56]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \txd[57]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \txd[58]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \txd[59]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \txd[59]_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \txd[60]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \txd[61]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \txd[62]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \txd[63]_i_5\ : label is "soft_lutpair283";
begin
  bcnt0 <= \^bcnt0\;
  \new_crc_reg[0]_0\ <= \^new_crc_reg[0]_0\;
\bdin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[0]_i_2_n_0\,
      I1 => \bdin[0]_i_3_n_0\,
      I2 => \bdin[16]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[32]_i_2_n_0\,
      O => bdin(0)
    );
\bdin[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(16),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(0),
      O => \bdin[0]_i_2_n_0\
    );
\bdin[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(0),
      I1 => \pdin_reg[63]\(8),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[0]_i_3_n_0\
    );
\bdin[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[10]_i_2_n_0\,
      I1 => \bdin[10]_i_3_n_0\,
      I2 => \bdin[26]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[42]_i_2_n_0\,
      O => bdin(10)
    );
\bdin[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(18),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(10),
      O => \bdin[10]_i_2_n_0\
    );
\bdin[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(26),
      I1 => \pdin_reg[63]\(10),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[10]_i_3_n_0\
    );
\bdin[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[11]_i_2_n_0\,
      I1 => \bdin[11]_i_3_n_0\,
      I2 => \bdin[27]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[43]_i_2_n_0\,
      O => bdin(11)
    );
\bdin[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(19),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(11),
      O => \bdin[11]_i_2_n_0\
    );
\bdin[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(27),
      I1 => \pdin_reg[63]\(11),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[11]_i_3_n_0\
    );
\bdin[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[12]_i_2_n_0\,
      I1 => \bdin[12]_i_3_n_0\,
      I2 => \bdin[28]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[44]_i_2_n_0\,
      O => bdin(12)
    );
\bdin[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(20),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(12),
      O => \bdin[12]_i_2_n_0\
    );
\bdin[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(28),
      I1 => \pdin_reg[63]\(12),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[12]_i_3_n_0\
    );
\bdin[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[13]_i_2_n_0\,
      I1 => \bdin[13]_i_3_n_0\,
      I2 => \bdin[29]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[45]_i_2_n_0\,
      O => bdin(13)
    );
\bdin[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(21),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(13),
      O => \bdin[13]_i_2_n_0\
    );
\bdin[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(29),
      I1 => \pdin_reg[63]\(13),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[13]_i_3_n_0\
    );
\bdin[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[14]_i_2_n_0\,
      I1 => \bdin[14]_i_3_n_0\,
      I2 => \bdin[30]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[46]_i_2_n_0\,
      O => bdin(14)
    );
\bdin[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(22),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(14),
      O => \bdin[14]_i_2_n_0\
    );
\bdin[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(30),
      I1 => \pdin_reg[63]\(14),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[14]_i_3_n_0\
    );
\bdin[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[15]_i_2_n_0\,
      I1 => \bdin[15]_i_3_n_0\,
      I2 => \bdin[31]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[47]_i_2_n_0\,
      O => bdin(15)
    );
\bdin[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(23),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(15),
      O => \bdin[15]_i_2_n_0\
    );
\bdin[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(31),
      I1 => \pdin_reg[63]\(15),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[15]_i_3_n_0\
    );
\bdin[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[16]_i_2_n_0\,
      I1 => \bdin[16]_i_3_n_0\,
      I2 => \bdin[32]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[8]\,
      O => bdin(16)
    );
\bdin[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(32),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(24),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[16]_i_2_n_0\
    );
\bdin[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(16),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(16),
      O => \bdin[16]_i_3_n_0\
    );
\bdin[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[17]_i_2_n_0\,
      I1 => \bdin[17]_i_3_n_0\,
      I2 => \bdin[33]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[9]\,
      O => bdin(17)
    );
\bdin[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(33),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(25),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[17]_i_2_n_0\
    );
\bdin[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(17),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(17),
      O => \bdin[17]_i_3_n_0\
    );
\bdin[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[18]_i_2_n_0\,
      I1 => \bdin[18]_i_3_n_0\,
      I2 => \bdin[34]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[10]\,
      O => bdin(18)
    );
\bdin[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(34),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(26),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[18]_i_2_n_0\
    );
\bdin[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(18),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(18),
      O => \bdin[18]_i_3_n_0\
    );
\bdin[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[19]_i_2_n_0\,
      I1 => \bdin[19]_i_3_n_0\,
      I2 => \bdin[35]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[11]\,
      O => bdin(19)
    );
\bdin[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(35),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(27),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[19]_i_2_n_0\
    );
\bdin[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(19),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(19),
      O => \bdin[19]_i_3_n_0\
    );
\bdin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[1]_i_2_n_0\,
      I1 => \bdin[1]_i_3_n_0\,
      I2 => \bdin[17]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[33]_i_2_n_0\,
      O => bdin(1)
    );
\bdin[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(17),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(1),
      O => \bdin[1]_i_2_n_0\
    );
\bdin[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(1),
      I1 => \pdin_reg[63]\(9),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[1]_i_3_n_0\
    );
\bdin[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[20]_i_2_n_0\,
      I1 => \bdin[20]_i_3_n_0\,
      I2 => \bdin[36]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[12]\,
      O => bdin(20)
    );
\bdin[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(36),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(28),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[20]_i_2_n_0\
    );
\bdin[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(20),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(20),
      O => \bdin[20]_i_3_n_0\
    );
\bdin[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[21]_i_2_n_0\,
      I1 => \bdin[21]_i_3_n_0\,
      I2 => \bdin[37]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[13]\,
      O => bdin(21)
    );
\bdin[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(37),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(29),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[21]_i_2_n_0\
    );
\bdin[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(21),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(21),
      O => \bdin[21]_i_3_n_0\
    );
\bdin[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[22]_i_2_n_0\,
      I1 => \bdin[22]_i_3_n_0\,
      I2 => \bdin[38]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[14]\,
      O => bdin(22)
    );
\bdin[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(38),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(30),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[22]_i_2_n_0\
    );
\bdin[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(22),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(22),
      O => \bdin[22]_i_3_n_0\
    );
\bdin[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[23]_i_2_n_0\,
      I1 => \bdin[23]_i_3_n_0\,
      I2 => \bdin[39]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[15]\,
      O => bdin(23)
    );
\bdin[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(39),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(31),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[23]_i_2_n_0\
    );
\bdin[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(23),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(23),
      O => \bdin[23]_i_3_n_0\
    );
\bdin[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[24]_i_2_n_0\,
      I1 => \bdin[24]_i_3_n_0\,
      I2 => \bdin[40]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[16]\,
      O => bdin(24)
    );
\bdin[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(40),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(32),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[24]_i_2_n_0\
    );
\bdin[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(24),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(24),
      O => \bdin[24]_i_3_n_0\
    );
\bdin[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[25]_i_2_n_0\,
      I1 => \bdin[25]_i_3_n_0\,
      I2 => \bdin[41]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[17]\,
      O => bdin(25)
    );
\bdin[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(41),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(33),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[25]_i_2_n_0\
    );
\bdin[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(25),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(25),
      O => \bdin[25]_i_3_n_0\
    );
\bdin[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[26]_i_2_n_0\,
      I1 => \bdin[26]_i_3_n_0\,
      I2 => \bdin[42]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[18]\,
      O => bdin(26)
    );
\bdin[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(42),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(34),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[26]_i_2_n_0\
    );
\bdin[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(26),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(26),
      O => \bdin[26]_i_3_n_0\
    );
\bdin[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[27]_i_2_n_0\,
      I1 => \bdin[27]_i_3_n_0\,
      I2 => \bdin[43]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[19]\,
      O => bdin(27)
    );
\bdin[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(43),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(35),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[27]_i_2_n_0\
    );
\bdin[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(27),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(27),
      O => \bdin[27]_i_3_n_0\
    );
\bdin[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[28]_i_2_n_0\,
      I1 => \bdin[28]_i_3_n_0\,
      I2 => \bdin[44]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[20]\,
      O => bdin(28)
    );
\bdin[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(44),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(36),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[28]_i_2_n_0\
    );
\bdin[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(28),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(28),
      O => \bdin[28]_i_3_n_0\
    );
\bdin[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[29]_i_2_n_0\,
      I1 => \bdin[29]_i_3_n_0\,
      I2 => \bdin[45]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[21]\,
      O => bdin(29)
    );
\bdin[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(45),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(37),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[29]_i_2_n_0\
    );
\bdin[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(29),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(29),
      O => \bdin[29]_i_3_n_0\
    );
\bdin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[2]_i_2_n_0\,
      I1 => \bdin[2]_i_3_n_0\,
      I2 => \bdin[18]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[34]_i_2_n_0\,
      O => bdin(2)
    );
\bdin[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(18),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(2),
      O => \bdin[2]_i_2_n_0\
    );
\bdin[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(2),
      I1 => \pdin_reg[63]\(10),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[2]_i_3_n_0\
    );
\bdin[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[30]_i_2_n_0\,
      I1 => \bdin[30]_i_3_n_0\,
      I2 => \bdin[46]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[22]\,
      O => bdin(30)
    );
\bdin[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(46),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(38),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[30]_i_2_n_0\
    );
\bdin[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(30),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(30),
      O => \bdin[30]_i_3_n_0\
    );
\bdin[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[31]_i_2_n_0\,
      I1 => \bdin[31]_i_3_n_0\,
      I2 => \bdin[47]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[23]\,
      O => bdin(31)
    );
\bdin[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(47),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(39),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[31]_i_2_n_0\
    );
\bdin[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(31),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(31),
      O => \bdin[31]_i_3_n_0\
    );
\bdin[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[32]_i_2_n_0\,
      I1 => \bdin[32]_i_3_n_0\,
      I2 => \wdata_reg[8]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[24]\,
      O => bdin(32)
    );
\bdin[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(48),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(40),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[32]_i_2_n_0\
    );
\bdin[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(32),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(32),
      O => \bdin[32]_i_3_n_0\
    );
\bdin[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[33]_i_2_n_0\,
      I1 => \bdin[33]_i_3_n_0\,
      I2 => \wdata_reg[9]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[25]\,
      O => bdin(33)
    );
\bdin[33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(49),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(41),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[33]_i_2_n_0\
    );
\bdin[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(33),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(33),
      O => \bdin[33]_i_3_n_0\
    );
\bdin[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[34]_i_2_n_0\,
      I1 => \bdin[34]_i_3_n_0\,
      I2 => \wdata_reg[10]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[26]\,
      O => bdin(34)
    );
\bdin[34]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(50),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(42),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[34]_i_2_n_0\
    );
\bdin[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(34),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(34),
      O => \bdin[34]_i_3_n_0\
    );
\bdin[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[35]_i_2_n_0\,
      I1 => \bdin[35]_i_3_n_0\,
      I2 => \wdata_reg[11]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[27]\,
      O => bdin(35)
    );
\bdin[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(51),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(43),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[35]_i_2_n_0\
    );
\bdin[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(35),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(35),
      O => \bdin[35]_i_3_n_0\
    );
\bdin[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[36]_i_2_n_0\,
      I1 => \bdin[36]_i_3_n_0\,
      I2 => \wdata_reg[12]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[28]\,
      O => bdin(36)
    );
\bdin[36]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(52),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(44),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[36]_i_2_n_0\
    );
\bdin[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(36),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(36),
      O => \bdin[36]_i_3_n_0\
    );
\bdin[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[37]_i_2_n_0\,
      I1 => \bdin[37]_i_3_n_0\,
      I2 => \wdata_reg[13]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[29]\,
      O => bdin(37)
    );
\bdin[37]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(53),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(45),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[37]_i_2_n_0\
    );
\bdin[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(37),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(37),
      O => \bdin[37]_i_3_n_0\
    );
\bdin[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[38]_i_2_n_0\,
      I1 => \bdin[38]_i_3_n_0\,
      I2 => \wdata_reg[14]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[30]\,
      O => bdin(38)
    );
\bdin[38]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(54),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(46),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[38]_i_2_n_0\
    );
\bdin[38]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(38),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(38),
      O => \bdin[38]_i_3_n_0\
    );
\bdin[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[39]_i_2_n_0\,
      I1 => \bdin[39]_i_3_n_0\,
      I2 => \wdata_reg[15]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[31]\,
      O => bdin(39)
    );
\bdin[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \pdin_reg[63]\(55),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(47),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[39]_i_2_n_0\
    );
\bdin[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(39),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(39),
      O => \bdin[39]_i_3_n_0\
    );
\bdin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[3]_i_2_n_0\,
      I1 => \bdin[3]_i_3_n_0\,
      I2 => \bdin[19]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[35]_i_2_n_0\,
      O => bdin(3)
    );
\bdin[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(19),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(3),
      O => \bdin[3]_i_2_n_0\
    );
\bdin[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(3),
      I1 => \pdin_reg[63]\(11),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[3]_i_3_n_0\
    );
\bdin[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[40]_i_2_n_0\,
      I1 => \bdin[40]_i_3_n_0\,
      I2 => \wdata_reg[16]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[32]\,
      O => bdin(40)
    );
\bdin[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(0),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(48),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[40]_i_2_n_0\
    );
\bdin[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(40),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(40),
      O => \bdin[40]_i_3_n_0\
    );
\bdin[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[41]_i_2_n_0\,
      I1 => \bdin[41]_i_3_n_0\,
      I2 => \wdata_reg[17]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[33]\,
      O => bdin(41)
    );
\bdin[41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(49),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[41]_i_2_n_0\
    );
\bdin[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(41),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(41),
      O => \bdin[41]_i_3_n_0\
    );
\bdin[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[42]_i_2_n_0\,
      I1 => \bdin[42]_i_3_n_0\,
      I2 => \wdata_reg[18]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[34]\,
      O => bdin(42)
    );
\bdin[42]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(2),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(50),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[42]_i_2_n_0\
    );
\bdin[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(42),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(42),
      O => \bdin[42]_i_3_n_0\
    );
\bdin[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[43]_i_2_n_0\,
      I1 => \bdin[43]_i_3_n_0\,
      I2 => \wdata_reg[19]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[35]\,
      O => bdin(43)
    );
\bdin[43]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(3),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(51),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[43]_i_2_n_0\
    );
\bdin[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(43),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(43),
      O => \bdin[43]_i_3_n_0\
    );
\bdin[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[44]_i_2_n_0\,
      I1 => \bdin[44]_i_3_n_0\,
      I2 => \wdata_reg[20]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[36]\,
      O => bdin(44)
    );
\bdin[44]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(4),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(52),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[44]_i_2_n_0\
    );
\bdin[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(44),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(44),
      O => \bdin[44]_i_3_n_0\
    );
\bdin[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[45]_i_2_n_0\,
      I1 => \bdin[45]_i_3_n_0\,
      I2 => \wdata_reg[21]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[37]\,
      O => bdin(45)
    );
\bdin[45]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(5),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(53),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[45]_i_2_n_0\
    );
\bdin[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(45),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(45),
      O => \bdin[45]_i_3_n_0\
    );
\bdin[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[46]_i_2_n_0\,
      I1 => \bdin[46]_i_3_n_0\,
      I2 => \wdata_reg[22]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[38]\,
      O => bdin(46)
    );
\bdin[46]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(6),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \pdin_reg[63]\(54),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[46]_i_2_n_0\
    );
\bdin[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(46),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(46),
      O => \bdin[46]_i_3_n_0\
    );
\bdin[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0CC00EEF0CC"
    )
        port map (
      I0 => \bdin[47]_i_2_n_0\,
      I1 => \bdin[47]_i_3_n_0\,
      I2 => \wdata_reg[23]\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[39]\,
      O => bdin(47)
    );
\bdin[47]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \wdata_reg[55]\(7),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \pdin_reg[63]\(55),
      I3 => \state_reg_n_0_[0]\,
      O => \bdin[47]_i_2_n_0\
    );
\bdin[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020F0200"
    )
        port map (
      I0 => \pdin_reg[63]\(47),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(47),
      O => \bdin[47]_i_3_n_0\
    );
\bdin[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(48),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(48),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[8]\,
      O => \bdin[48]_i_2_n_0\
    );
\bdin[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(49),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(49),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[9]\,
      O => \bdin[49]_i_2_n_0\
    );
\bdin[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[4]_i_2_n_0\,
      I1 => \bdin[4]_i_3_n_0\,
      I2 => \bdin[20]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[36]_i_2_n_0\,
      O => bdin(4)
    );
\bdin[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(20),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(4),
      O => \bdin[4]_i_2_n_0\
    );
\bdin[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(4),
      I1 => \pdin_reg[63]\(12),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[4]_i_3_n_0\
    );
\bdin[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(50),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(50),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[10]\,
      O => \bdin[50]_i_2_n_0\
    );
\bdin[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(51),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(51),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[11]\,
      O => \bdin[51]_i_2_n_0\
    );
\bdin[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(52),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(52),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[12]\,
      O => \bdin[52]_i_2_n_0\
    );
\bdin[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(53),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(53),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \wdata_reg[13]\,
      O => \bdin[53]_i_2_n_0\
    );
\bdin[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(54),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(54),
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \wdata_reg[14]\,
      O => \bdin[54]_i_2_n_0\
    );
\bdin[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E2200002E22"
    )
        port map (
      I0 => \wdata_reg[55]\(55),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \pdin_reg[63]\(55),
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \wdata_reg[15]\,
      O => \bdin[55]_i_2_n_0\
    );
\bdin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[5]_i_2_n_0\,
      I1 => \bdin[5]_i_3_n_0\,
      I2 => \bdin[21]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[37]_i_2_n_0\,
      O => bdin(5)
    );
\bdin[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(21),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(5),
      O => \bdin[5]_i_2_n_0\
    );
\bdin[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(5),
      I1 => \pdin_reg[63]\(13),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[5]_i_3_n_0\
    );
\bdin[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => pulse_0,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      O => \^bcnt0\
    );
\bdin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[6]_i_2_n_0\,
      I1 => \bdin[6]_i_3_n_0\,
      I2 => \bdin[22]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[38]_i_2_n_0\,
      O => bdin(6)
    );
\bdin[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(22),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(6),
      O => \bdin[6]_i_2_n_0\
    );
\bdin[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(6),
      I1 => \pdin_reg[63]\(14),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[6]_i_3_n_0\
    );
\bdin[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[7]_i_2_n_0\,
      I1 => \bdin[7]_i_3_n_0\,
      I2 => \bdin[23]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[39]_i_2_n_0\,
      O => bdin(7)
    );
\bdin[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200F2000"
    )
        port map (
      I0 => \pdin_reg[63]\(23),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(7),
      O => \bdin[7]_i_2_n_0\
    );
\bdin[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CA0"
    )
        port map (
      I0 => \pdin_reg[63]\(7),
      I1 => \pdin_reg[63]\(15),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[7]_i_3_n_0\
    );
\bdin[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[8]_i_2_n_0\,
      I1 => \bdin[8]_i_3_n_0\,
      I2 => \bdin[24]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[40]_i_2_n_0\,
      O => bdin(8)
    );
\bdin[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(16),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep\,
      I4 => \wdata_reg[55]\(8),
      O => \bdin[8]_i_2_n_0\
    );
\bdin[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(24),
      I1 => \pdin_reg[63]\(8),
      I2 => \rbytes_reg_reg[0]_rep\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[8]_i_3_n_0\
    );
\bdin[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEF0EE00EEF0EE"
    )
        port map (
      I0 => \bdin[9]_i_2_n_0\,
      I1 => \bdin[9]_i_3_n_0\,
      I2 => \bdin[25]_i_2_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep\,
      I5 => \bdin[41]_i_2_n_0\,
      O => bdin(9)
    );
\bdin[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002F0020"
    )
        port map (
      I0 => \pdin_reg[63]\(17),
      I1 => \state_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \wdata_reg[55]\(9),
      O => \bdin[9]_i_2_n_0\
    );
\bdin[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A0C0"
    )
        port map (
      I0 => \pdin_reg[63]\(25),
      I1 => \pdin_reg[63]\(9),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \state_reg_n_0_[0]\,
      O => \bdin[9]_i_3_n_0\
    );
\bdin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(0),
      Q => p_1_in59_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(10),
      Q => p_4_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(11),
      Q => p_3_in33_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(12),
      Q => p_2_in14_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(13),
      Q => p_5_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(14),
      Q => p_4_in15_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(15),
      Q => p_6_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(16),
      Q => p_7_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(17),
      Q => p_6_in16_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(18),
      Q => p_8_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(19),
      Q => p_9_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(1),
      Q => p_1_in113_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(20),
      Q => p_9_in67_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(21),
      Q => p_9_in61_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(22),
      Q => p_10_in55_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(23),
      Q => p_7_in46_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(24),
      Q => p_6_in34_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(25),
      Q => p_8_in17_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(26),
      Q => p_10_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(27),
      Q => p_9_in35_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(28),
      Q => p_10_in18_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(29),
      Q => p_11_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(2),
      Q => p_1_in98_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(30),
      Q => p_12_in19_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(31),
      Q => p_12_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(32),
      Q => p_13_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(33),
      Q => p_14_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(34),
      Q => p_15_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(35),
      Q => p_16_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(36),
      Q => p_14_in20_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(37),
      Q => p_17_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(38),
      Q => p_18_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(39),
      Q => p_19_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(3),
      Q => p_1_in73_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(40),
      Q => p_19_in72_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(41),
      Q => p_17_in68_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(42),
      Q => p_17_in62_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(43),
      Q => p_20_in56_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(44),
      Q => p_17_in47_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(45),
      Q => p_16_in36_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(46),
      Q => p_16_in21_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(47),
      Q => p_20_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(48),
      Q => p_20_in48_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[48]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[48]_i_2_n_0\,
      I1 => \wdata_reg[16]_0\,
      O => bdin(48),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(49),
      Q => p_19_in37_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[49]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[49]_i_2_n_0\,
      I1 => \wdata_reg[17]_0\,
      O => bdin(49),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(4),
      Q => p_0_in53_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(50),
      Q => p_18_in22_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[50]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[50]_i_2_n_0\,
      I1 => \wdata_reg[18]_0\,
      O => bdin(50),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(51),
      Q => p_21_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[51]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[51]_i_2_n_0\,
      I1 => \wdata_reg[19]_0\,
      O => bdin(51),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(52),
      Q => p_20_in23_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[52]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[52]_i_2_n_0\,
      I1 => \wdata_reg[20]_0\,
      O => bdin(52),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(53),
      Q => p_22_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[53]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[53]_i_2_n_0\,
      I1 => \wdata_reg[21]_0\,
      O => bdin(53),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(54),
      Q => p_23_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[54]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[54]_i_2_n_0\,
      I1 => \wdata_reg[22]_0\,
      O => bdin(54),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(55),
      Q => p_22_in38_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[55]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[55]_i_2_n_0\,
      I1 => \wdata_reg[23]_0\,
      O => bdin(55),
      S => \rbytes_reg_reg[2]\(1)
    );
\bdin_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(0),
      Q => p_22_in24_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(1),
      Q => p_24_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(2),
      Q => p_24_in63_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(3),
      Q => p_28_in57_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(5),
      Q => p_0_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(4),
      Q => p_26_in49_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(5),
      Q => p_25_in39_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(6),
      Q => p_24_in25_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => \rbytes_reg_reg[2]_1\(7),
      Q => \bdin_reg_n_0_[63]\,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(6),
      Q => p_3_in54_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(7),
      Q => p_2_in45_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(8),
      Q => p_2_in,
      R => \^new_crc_reg[0]_0\
    );
\bdin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \^bcnt0\,
      D => bdin(9),
      Q => p_3_in,
      R => \^new_crc_reg[0]_0\
    );
\last_int__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFCFFAAAA0C00"
    )
        port map (
      I0 => \crc_last_\,
      I1 => \last_int__i_2_n_0\,
      I2 => \crc_cnt_reg[15]\(0),
      I3 => \wcnt_reg[15]\(0),
      I4 => mode_1G,
      I5 => \last_int_\,
      O => \last_int__i_1_n_0\
    );
\last_int__i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => pulse_1,
      O => \last_int__i_2_n_0\
    );
\last_int__reg\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \last_int__i_1_n_0\,
      Q => \last_int_\,
      S => \^new_crc_reg[0]_0\
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rst_\,
      O => \^new_crc_reg[0]_0\
    );
\new_crc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0B0BFB0BFBFB0"
    )
        port map (
      I0 => \new_crc[28]_i_2_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[0]_i_2_n_0\,
      I4 => \new_crc[0]_i_3_n_0\,
      I5 => \new_crc[0]_i_4_n_0\,
      O => \p_2_in__0\(0)
    );
\new_crc[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_11_in,
      I1 => p_21_in,
      I2 => p_5_in0_in,
      O => \new_crc[0]_i_10_n_0\
    );
\new_crc[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[0]_i_5_n_0\,
      I1 => p_17_in8_in,
      I2 => \bdin_reg_n_0_[63]\,
      I3 => p_16_in9_in,
      I4 => p_0_in,
      I5 => \new_crc[0]_i_6_n_0\,
      O => \new_crc[0]_i_2_n_0\
    );
\new_crc[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[24]_i_9_n_0\,
      I1 => \new_crc[0]_i_7_n_0\,
      I2 => p_5_in,
      I3 => p_15_in,
      I4 => p_21_in6_in,
      I5 => p_11_in2_in,
      O => \new_crc[0]_i_3_n_0\
    );
\new_crc[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[0]_i_8_n_0\,
      I1 => p_26_in,
      I2 => p_27_in10_in,
      I3 => p_10_in3_in,
      I4 => p_8_in,
      I5 => p_18_in,
      O => \new_crc[0]_i_4_n_0\
    );
\new_crc[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => p_17_in,
      I3 => p_24_in,
      O => \new_crc[0]_i_5_n_0\
    );
\new_crc[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_14_in,
      I1 => p_24_in11_in,
      I2 => \new_crc[1]_i_10_n_0\,
      I3 => \new_crc[0]_i_9_n_0\,
      I4 => p_23_in,
      I5 => p_109_in,
      O => \new_crc[0]_i_6_n_0\
    );
\new_crc[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_29_in,
      I1 => p_4_in,
      I2 => p_18_in7_in,
      O => \new_crc[0]_i_7_n_0\
    );
\new_crc[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc_reg_n_0_[0]\,
      I1 => p_19_in,
      I2 => p_12_in,
      I3 => \new_crc[0]_i_10_n_0\,
      I4 => p_10_in,
      I5 => p_22_in,
      O => \new_crc[0]_i_8_n_0\
    );
\new_crc[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_13_in,
      I1 => p_2_in1_in,
      I2 => p_9_in,
      O => \new_crc[0]_i_9_n_0\
    );
\new_crc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BFF4B00"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => nextCRC32_D64_return(10),
      O => \p_2_in__0\(10)
    );
\new_crc[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_12_in19_in,
      I1 => p_6_in26_in,
      I2 => p_9_in61_in,
      I3 => p_13_in64_in,
      I4 => p_27_in10_in,
      I5 => p_26_in49_in,
      O => \new_crc[10]_i_10_n_0\
    );
\new_crc[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_24_in63_in,
      I1 => p_79_in,
      I2 => \new_crc_reg_n_0_[0]\,
      I3 => \new_crc[10]_i_4_n_0\,
      I4 => \new_crc[10]_i_5_n_0\,
      I5 => \new_crc[10]_i_6_n_0\,
      O => nextCRC32_D64_return(10)
    );
\new_crc[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in45_in,
      I1 => p_0_in53_in,
      I2 => p_0_in,
      I3 => p_1_in59_in,
      I4 => p_1_in113_in,
      I5 => p_1_in73_in,
      O => p_79_in
    );
\new_crc[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[10]_i_7_n_0\,
      I1 => p_38_in,
      I2 => p_24_in11_in,
      I3 => p_25_in,
      I4 => p_23_in,
      I5 => \new_crc[10]_i_8_n_0\,
      O => \new_crc[10]_i_4_n_0\
    );
\new_crc[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_29_in,
      I1 => p_0_in41_in,
      I2 => \new_crc[10]_i_9_n_0\,
      I3 => \new_crc[24]_i_14_n_0\,
      I4 => p_15_in,
      I5 => p_16_in9_in,
      O => \new_crc[10]_i_5_n_0\
    );
\new_crc[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_6_in34_in,
      I2 => \new_crc[3]_i_5_n_0\,
      I3 => \new_crc[1]_i_10_n_0\,
      I4 => p_17_in47_in,
      I5 => p_25_in39_in,
      O => \new_crc[10]_i_6_n_0\
    );
\new_crc[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_12_in,
      I1 => p_18_in22_in,
      I2 => p_10_in18_in,
      I3 => p_4_in27_in,
      I4 => p_7_in46_in,
      I5 => p_15_in50_in,
      O => \new_crc[10]_i_7_n_0\
    );
\new_crc[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[10]_i_10_n_0\,
      I1 => p_3_in33_in,
      I2 => p_5_in,
      I3 => p_21_in6_in,
      I4 => p_19_in42_in,
      I5 => p_28_in,
      O => \new_crc[10]_i_8_n_0\
    );
\new_crc[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_in,
      I1 => \bdin_reg_n_0_[63]\,
      O => \new_crc[10]_i_9_n_0\
    );
\new_crc[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => init_value(11),
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[11]_i_3_n_0\,
      I3 => \new_crc[11]_i_4_n_0\,
      I4 => \new_crc[11]_i_5_n_0\,
      I5 => \new_crc[11]_i_6_n_0\,
      O => \p_2_in__0\(11)
    );
\new_crc[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_9_in,
      I1 => p_19_in,
      I2 => p_28_in57_in,
      I3 => p_13_in,
      O => \new_crc[11]_i_10_n_0\
    );
\new_crc[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_20_in56_in,
      I1 => \bdin_reg_n_0_[63]\,
      I2 => p_20_in48_in,
      I3 => p_21_in,
      O => \new_crc[11]_i_11_n_0\
    );
\new_crc[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_7_in46_in,
      I1 => p_14_in58_in,
      I2 => p_15_in50_in,
      I3 => p_26_in49_in,
      O => \new_crc[11]_i_12_n_0\
    );
\new_crc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      O => init_value(11)
    );
\new_crc[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in53_in,
      I2 => p_3_in54_in,
      I3 => p_11_in2_in,
      I4 => p_16_in21_in,
      I5 => p_24_in25_in,
      O => \new_crc[11]_i_3_n_0\
    );
\new_crc[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_28_in,
      I1 => p_29_in,
      I2 => p_2_in14_in,
      I3 => p_20_in,
      I4 => p_16_in,
      I5 => \new_crc[11]_i_7_n_0\,
      O => \new_crc[11]_i_4_n_0\
    );
\new_crc[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_21_in6_in,
      I1 => p_23_in5_in,
      I2 => p_6_in,
      I3 => \new_crc[24]_i_8_n_0\,
      I4 => \new_crc[11]_i_8_n_0\,
      O => \new_crc[11]_i_5_n_0\
    );
\new_crc[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_9_in67_in,
      I1 => p_9_in35_in,
      I2 => p_19_in37_in,
      I3 => p_12_in69_in,
      I4 => \new_crc[11]_i_9_n_0\,
      O => \new_crc[11]_i_6_n_0\
    );
\new_crc[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[11]_i_10_n_0\,
      I1 => p_12_in19_in,
      I2 => p_30_in,
      I3 => p_6_in26_in,
      I4 => p_8_in4_in,
      I5 => p_7_in,
      O => \new_crc[11]_i_7_n_0\
    );
\new_crc[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_18_in,
      I1 => p_10_in55_in,
      I2 => p_8_in,
      I3 => p_10_in3_in,
      I4 => \new_crc[11]_i_11_n_0\,
      I5 => \new_crc[11]_i_12_n_0\,
      O => \new_crc[11]_i_8_n_0\
    );
\new_crc[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_23_in,
      I1 => p_3_in40_in,
      I2 => \new_crc[3]_i_7_n_0\,
      I3 => p_16_in9_in,
      I4 => p_17_in,
      I5 => p_2_in,
      O => \new_crc[11]_i_9_n_0\
    );
\new_crc[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D006DFF6DFF6D00"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__0\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[12]_i_2_n_0\,
      I5 => \new_crc[12]_i_3_n_0\,
      O => \p_2_in__0\(12)
    );
\new_crc[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_30_in,
      I1 => \new_crc[21]_i_9_n_0\,
      I2 => \new_crc[15]_i_8_n_0\,
      I3 => \new_crc[9]_i_9_n_0\,
      I4 => \new_crc[23]_i_8_n_0\,
      I5 => \new_crc[19]_i_8_n_0\,
      O => \new_crc[12]_i_10_n_0\
    );
\new_crc[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in62_in,
      I1 => p_128_in,
      I2 => p_13_in,
      I3 => \bdin_reg_n_0_[63]\,
      I4 => p_24_in63_in,
      I5 => p_19_in,
      O => \new_crc[12]_i_2_n_0\
    );
\new_crc[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[12]_i_5_n_0\,
      I1 => \new_crc[12]_i_6_n_0\,
      I2 => p_28_in57_in,
      I3 => p_20_in48_in,
      I4 => \new_crc[12]_i_7_n_0\,
      I5 => \new_crc[12]_i_8_n_0\,
      O => \new_crc[12]_i_3_n_0\
    );
\new_crc[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in59_in,
      I1 => p_1_in98_in,
      I2 => p_0_in53_in,
      O => p_128_in
    );
\new_crc[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[4]_i_2_n_0\,
      I1 => p_3_in,
      I2 => p_24_in,
      I3 => p_38_in,
      I4 => p_14_in20_in,
      I5 => \new_crc[28]_i_14_n_0\,
      O => \new_crc[12]_i_5_n_0\
    );
\new_crc[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_24_in25_in,
      I1 => p_16_in21_in,
      O => \new_crc[12]_i_6_n_0\
    );
\new_crc[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in14_in,
      I1 => p_17_in8_in,
      I2 => p_2_in45_in,
      I3 => p_6_in16_in,
      O => \new_crc[12]_i_7_n_0\
    );
\new_crc[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[12]_i_9_n_0\,
      I1 => p_9_in28_in,
      I2 => p_23_in,
      I3 => p_3_in54_in,
      I4 => p_18_in22_in,
      I5 => \new_crc[12]_i_10_n_0\,
      O => \new_crc[12]_i_8_n_0\
    );
\new_crc[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_26_in,
      I1 => p_10_in55_in,
      I2 => p_21_in,
      I3 => p_14_in58_in,
      I4 => p_28_in,
      I5 => \new_crc[21]_i_12_n_0\,
      O => \new_crc[12]_i_9_n_0\
    );
\new_crc[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0EFE0EFEFE0"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \new_crc[28]_i_3_n_0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[13]_i_2_n_0\,
      I4 => \new_crc[13]_i_3_n_0\,
      I5 => \new_crc[13]_i_4_n_0\,
      O => \p_2_in__0\(13)
    );
\new_crc[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[22]_i_10_n_0\,
      I1 => p_9_in61_in,
      I2 => p_13_in,
      I3 => p_24_in25_in,
      I4 => p_26_in49_in,
      I5 => \new_crc_reg_n_0_[0]\,
      O => \new_crc[13]_i_10_n_0\
    );
\new_crc[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[31]_i_14_n_0\,
      I1 => \new_crc[3]_i_7_n_0\,
      I2 => p_22_in,
      I3 => p_3_in54_in,
      I4 => p_16_in,
      I5 => p_12_in,
      O => \new_crc[13]_i_11_n_0\
    );
\new_crc[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_18_in,
      I1 => p_1_in113_in,
      I2 => p_1_in73_in,
      I3 => p_22_in24_in,
      I4 => \new_crc[13]_i_5_n_0\,
      O => \new_crc[13]_i_2_n_0\
    );
\new_crc[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_21_in6_in,
      I1 => p_19_in42_in,
      I2 => p_8_in4_in,
      I3 => p_7_in,
      I4 => \new_crc[13]_i_6_n_0\,
      I5 => \new_crc[13]_i_7_n_0\,
      O => \new_crc[13]_i_3_n_0\
    );
\new_crc[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_25_in,
      I2 => \new_crc[4]_i_2_n_0\,
      I3 => \new_crc[13]_i_8_n_0\,
      I4 => p_18_in22_in,
      I5 => p_29_in,
      O => \new_crc[13]_i_4_n_0\
    );
\new_crc[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[13]_i_9_n_0\,
      I1 => p_24_in63_in,
      I2 => p_2_in14_in,
      I3 => p_24_in,
      I4 => p_17_in47_in,
      I5 => \new_crc[24]_i_14_n_0\,
      O => \new_crc[13]_i_5_n_0\
    );
\new_crc[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_23_in5_in,
      I1 => p_6_in,
      O => \new_crc[13]_i_6_n_0\
    );
\new_crc[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in68_in,
      I1 => p_20_in30_in,
      I2 => \new_crc[13]_i_10_n_0\,
      I3 => \new_crc[13]_i_11_n_0\,
      I4 => p_5_in,
      I5 => p_13_in64_in,
      O => \new_crc[13]_i_7_n_0\
    );
\new_crc[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_3_in33_in,
      I1 => p_4_in,
      I2 => p_18_in7_in,
      O => \new_crc[13]_i_8_n_0\
    );
\new_crc[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => p_16_in9_in,
      O => \new_crc[13]_i_9_n_0\
    );
\new_crc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D005DFF5DFF5D00"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[14]_i_2_n_0\,
      I5 => \new_crc[14]_i_3_n_0\,
      O => \p_2_in__0\(14)
    );
\new_crc[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_129_in,
      I1 => \new_crc[14]_i_4_n_0\,
      I2 => p_16_in21_in,
      I3 => p_20_in48_in,
      I4 => p_3_in,
      I5 => p_17_in8_in,
      O => \new_crc[14]_i_2_n_0\
    );
\new_crc[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in56_in,
      I1 => \new_crc_reg_n_0_[0]\,
      I2 => p_12_in,
      I3 => \new_crc[14]_i_5_n_0\,
      I4 => \new_crc[14]_i_6_n_0\,
      I5 => \new_crc[14]_i_7_n_0\,
      O => \new_crc[14]_i_3_n_0\
    );
\new_crc[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_24_in11_in,
      I1 => p_17_in47_in,
      I2 => p_12_in69_in,
      I3 => p_9_in67_in,
      I4 => p_20_in23_in,
      O => \new_crc[14]_i_4_n_0\
    );
\new_crc[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_6_in26_in,
      I1 => p_12_in19_in,
      I2 => p_26_in49_in,
      O => \new_crc[14]_i_5_n_0\
    );
\new_crc[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in14_in,
      I1 => p_22_in38_in,
      I2 => \new_crc[14]_i_8_n_0\,
      I3 => p_11_in2_in,
      I4 => p_9_in,
      I5 => \new_crc[14]_i_9_n_0\,
      O => \new_crc[14]_i_6_n_0\
    );
\new_crc[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[30]_i_7_n_0\,
      I1 => \new_crc[9]_i_9_n_0\,
      I2 => p_19_in72_in,
      I3 => p_22_in24_in,
      I4 => p_22_in29_in,
      I5 => p_4_in15_in,
      O => \new_crc[14]_i_7_n_0\
    );
\new_crc[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_15_in,
      I1 => p_38_in,
      I2 => p_17_in,
      O => \new_crc[14]_i_8_n_0\
    );
\new_crc[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in9_in,
      I1 => p_24_in,
      I2 => p_25_in39_in,
      I3 => p_2_in,
      I4 => p_19_in37_in,
      O => \new_crc[14]_i_9_n_0\
    );
\new_crc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C100C1FFC1FFC100"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[15]_i_2_n_0\,
      I5 => \new_crc[15]_i_3_n_0\,
      O => \p_2_in__0\(15)
    );
\new_crc[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_8_in,
      I1 => p_22_in24_in,
      I2 => p_11_in,
      I3 => p_5_in0_in,
      I4 => p_10_in3_in,
      I5 => p_17_in62_in,
      O => \new_crc[15]_i_2_n_0\
    );
\new_crc[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[15]_i_4_n_0\,
      I1 => \new_crc[15]_i_5_n_0\,
      I2 => \new_crc[17]_i_4_n_0\,
      I3 => p_14_in,
      I4 => p_38_in,
      I5 => \new_crc[15]_i_6_n_0\,
      O => \new_crc[15]_i_3_n_0\
    );
\new_crc[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in56_in,
      I1 => p_28_in57_in,
      I2 => p_20_in48_in,
      I3 => p_21_in,
      I4 => \new_crc[31]_i_10_n_0\,
      I5 => \new_crc[15]_i_7_n_0\,
      O => \new_crc[15]_i_4_n_0\
    );
\new_crc[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[15]_i_8_n_0\,
      I1 => p_27_in10_in,
      I2 => p_28_in,
      I3 => \new_crc[31]_i_13_n_0\,
      I4 => p_30_in,
      I5 => \new_crc[21]_i_9_n_0\,
      O => \new_crc[15]_i_5_n_0\
    );
\new_crc[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => p_1_in73_in,
      I2 => p_1_in113_in,
      I3 => p_3_in54_in,
      I4 => p_25_in,
      I5 => \new_crc[14]_i_5_n_0\,
      O => \new_crc[15]_i_6_n_0\
    );
\new_crc[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in9_in,
      I1 => p_3_in,
      I2 => p_17_in8_in,
      I3 => p_2_in45_in,
      I4 => \new_crc[15]_i_9_n_0\,
      O => \new_crc[15]_i_7_n_0\
    );
\new_crc[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_3_in33_in,
      I1 => p_5_in,
      I2 => p_21_in6_in,
      O => \new_crc[15]_i_8_n_0\
    );
\new_crc[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_16_in36_in,
      I1 => p_2_in,
      I2 => p_20_in,
      I3 => p_22_in38_in,
      O => \new_crc[15]_i_9_n_0\
    );
\new_crc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0B0BFB0BFBFB0"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[16]_i_2_n_0\,
      I4 => \new_crc[16]_i_3_n_0\,
      I5 => \new_crc[16]_i_4_n_0\,
      O => \p_2_in__0\(16)
    );
\new_crc[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_21_in,
      I1 => p_16_in21_in,
      I2 => p_9_in,
      I3 => \bdin_reg_n_0_[63]\,
      I4 => \new_crc[16]_i_5_n_0\,
      I5 => \new_crc[21]_i_8_n_0\,
      O => \new_crc[16]_i_2_n_0\
    );
\new_crc[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in62_in,
      I1 => \new_crc_reg_n_0_[0]\,
      I2 => p_17_in68_in,
      I3 => p_19_in,
      I4 => p_11_in2_in,
      I5 => \new_crc[21]_i_5_n_0\,
      O => \new_crc[16]_i_3_n_0\
    );
\new_crc[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[16]_i_6_n_0\,
      I1 => p_17_in,
      I2 => p_10_in,
      I3 => p_22_in38_in,
      I4 => p_17_in47_in,
      I5 => \new_crc[16]_i_7_n_0\,
      O => \new_crc[16]_i_4_n_0\
    );
\new_crc[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in16_in,
      I1 => p_2_in45_in,
      O => \new_crc[16]_i_5_n_0\
    );
\new_crc[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_38_in,
      I1 => p_14_in,
      I2 => p_18_in22_in,
      I3 => p_9_in28_in,
      O => \new_crc[16]_i_6_n_0\
    );
\new_crc[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => p_10_in18_in,
      I2 => p_28_in57_in,
      I3 => p_12_in,
      I4 => p_3_in54_in,
      I5 => \new_crc[16]_i_8_n_0\,
      O => \new_crc[16]_i_7_n_0\
    );
\new_crc[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_7_in,
      I1 => p_8_in4_in,
      I2 => p_30_in,
      I3 => p_20_in30_in,
      I4 => p_23_in5_in,
      I5 => p_6_in,
      O => \new_crc[16]_i_8_n_0\
    );
\new_crc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047FF47FF4700"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[17]_i_2_n_0\,
      I5 => \new_crc[17]_i_3_n_0\,
      O => \p_2_in__0\(17)
    );
\new_crc[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_24_in25_in,
      I1 => p_9_in35_in,
      I2 => p_24_in63_in,
      I3 => \new_crc[17]_i_4_n_0\,
      I4 => p_3_in40_in,
      I5 => p_16_in36_in,
      O => \new_crc[17]_i_2_n_0\
    );
\new_crc[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[17]_i_5_n_0\,
      I1 => \new_crc[25]_i_8_n_0\,
      I2 => p_3_in33_in,
      I3 => p_29_in,
      I4 => \new_crc[17]_i_6_n_0\,
      I5 => \new_crc[26]_i_10_n_0\,
      O => \new_crc[17]_i_3_n_0\
    );
\new_crc[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in20_in,
      I1 => p_23_in,
      O => \new_crc[17]_i_4_n_0\
    );
\new_crc[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => p_10_in3_in,
      O => \new_crc[17]_i_5_n_0\
    );
\new_crc[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in37_in,
      I1 => p_24_in,
      I2 => p_3_in54_in,
      I3 => p_13_in,
      I4 => p_18_in22_in,
      I5 => \new_crc[4]_i_6_n_0\,
      O => \new_crc[17]_i_6_n_0\
    );
\new_crc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => init_value(10),
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => p_17_in,
      I3 => p_0_in53_in,
      I4 => p_0_in,
      I5 => \new_crc[18]_i_3_n_0\,
      O => \p_2_in__0\(18)
    );
\new_crc[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \rbytes_reg_reg[2]\(0),
      O => init_value(10)
    );
\new_crc[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[18]_i_4_n_0\,
      I1 => p_21_in6_in,
      I2 => \new_crc[18]_i_5_n_0\,
      I3 => p_5_in,
      I4 => \new_crc[19]_i_8_n_0\,
      I5 => \new_crc[18]_i_6_n_0\,
      O => \new_crc[18]_i_3_n_0\
    );
\new_crc[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_24_in,
      I1 => p_19_in37_in,
      I2 => \new_crc[26]_i_5_n_0\,
      I3 => p_25_in39_in,
      I4 => p_16_in,
      I5 => \new_crc[18]_i_7_n_0\,
      O => \new_crc[18]_i_4_n_0\
    );
\new_crc[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_22_in24_in,
      I1 => p_19_in72_in,
      O => \new_crc[18]_i_5_n_0\
    );
\new_crc[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_28_in,
      I1 => p_29_in,
      I2 => p_11_in,
      I3 => p_5_in0_in,
      I4 => \new_crc[13]_i_6_n_0\,
      I5 => \new_crc[21]_i_9_n_0\,
      O => \new_crc[18]_i_6_n_0\
    );
\new_crc[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_13_in,
      I2 => \new_crc[30]_i_8_n_0\,
      I3 => \new_crc[7]_i_6_n_0\,
      I4 => p_17_in62_in,
      I5 => p_12_in,
      O => \new_crc[18]_i_7_n_0\
    );
\new_crc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70707F707F7F70"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[19]_i_2_n_0\,
      I4 => \new_crc[19]_i_3_n_0\,
      I5 => \new_crc[19]_i_4_n_0\,
      O => \p_2_in__0\(19)
    );
\new_crc[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_12_in,
      I1 => p_19_in,
      I2 => \new_crc_reg_n_0_[0]\,
      O => \new_crc[19]_i_10_n_0\
    );
\new_crc[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_15_in,
      I1 => p_20_in,
      I2 => p_0_in53_in,
      I3 => p_1_in73_in,
      I4 => \new_crc[19]_i_5_n_0\,
      O => \new_crc[19]_i_2_n_0\
    );
\new_crc[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[19]_i_6_n_0\,
      I1 => p_28_in,
      I2 => \new_crc[23]_i_8_n_0\,
      I3 => \new_crc[19]_i_7_n_0\,
      I4 => \new_crc[19]_i_8_n_0\,
      I5 => p_5_in,
      O => \new_crc[19]_i_3_n_0\
    );
\new_crc[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[19]_i_9_n_0\,
      I1 => p_26_in49_in,
      I2 => p_27_in10_in,
      I3 => p_4_in27_in,
      I4 => p_10_in18_in,
      I5 => \new_crc[25]_i_8_n_0\,
      O => \new_crc[19]_i_4_n_0\
    );
\new_crc[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_20_in48_in,
      I1 => p_14_in20_in,
      I2 => p_8_in17_in,
      I3 => p_17_in8_in,
      I4 => p_3_in,
      O => \new_crc[19]_i_5_n_0\
    );
\new_crc[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_7_in46_in,
      I1 => p_20_in56_in,
      I2 => p_22_in24_in,
      I3 => p_18_in,
      I4 => p_21_in6_in,
      O => \new_crc[19]_i_6_n_0\
    );
\new_crc[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_20_in30_in,
      I1 => p_17_in68_in,
      O => \new_crc[19]_i_7_n_0\
    );
\new_crc[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in15_in,
      I1 => p_22_in29_in,
      O => \new_crc[19]_i_8_n_0\
    );
\new_crc[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => p_1_in,
      I2 => p_20_in23_in,
      I3 => p_2_in14_in,
      I4 => p_22_in38_in,
      I5 => \new_crc[19]_i_10_n_0\,
      O => \new_crc[19]_i_9_n_0\
    );
\new_crc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => init_value(1),
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[1]_i_3_n_0\,
      I3 => \new_crc[1]_i_4_n_0\,
      I4 => \new_crc[1]_i_5_n_0\,
      I5 => \new_crc[1]_i_6_n_0\,
      O => \p_2_in__0\(1)
    );
\new_crc[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in,
      I1 => p_20_in,
      O => \new_crc[1]_i_10_n_0\
    );
\new_crc[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_25_in,
      I1 => p_20_in23_in,
      O => \new_crc[1]_i_11_n_0\
    );
\new_crc[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      O => init_value(1)
    );
\new_crc[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_79_in,
      I1 => p_22_in24_in,
      I2 => p_2_in1_in,
      I3 => p_19_in,
      I4 => p_11_in,
      I5 => p_5_in0_in,
      O => \new_crc[1]_i_3_n_0\
    );
\new_crc[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[1]_i_7_n_0\,
      I1 => \new_crc[19]_i_8_n_0\,
      I2 => \new_crc[23]_i_8_n_0\,
      I3 => p_20_in30_in,
      I4 => p_5_in,
      I5 => \new_crc[1]_i_8_n_0\,
      O => \new_crc[1]_i_4_n_0\
    );
\new_crc[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \bdin_reg_n_0_[63]\,
      I1 => p_29_in,
      I2 => \new_crc[5]_i_8_n_0\,
      I3 => \new_crc[12]_i_6_n_0\,
      I4 => p_21_in,
      I5 => p_8_in17_in,
      O => \new_crc[1]_i_5_n_0\
    );
\new_crc[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in,
      I1 => p_24_in,
      I2 => \new_crc[1]_i_9_n_0\,
      I3 => p_24_in11_in,
      I4 => p_38_in,
      I5 => \new_crc[1]_i_10_n_0\,
      O => \new_crc[1]_i_6_n_0\
    );
\new_crc[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[1]_i_11_n_0\,
      I1 => \new_crc[17]_i_4_n_0\,
      I2 => p_18_in22_in,
      I3 => \new_crc[21]_i_10_n_0\,
      I4 => p_1_in,
      I5 => p_9_in28_in,
      O => \new_crc[1]_i_7_n_0\
    );
\new_crc[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => \new_crc[25]_i_8_n_0\,
      I2 => p_18_in7_in,
      I3 => p_4_in,
      I4 => p_21_in6_in,
      I5 => p_28_in,
      O => \new_crc[1]_i_8_n_0\
    );
\new_crc[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in14_in,
      I1 => p_6_in16_in,
      O => \new_crc[1]_i_9_n_0\
    );
\new_crc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774744774474774"
    )
        port map (
      I0 => \new_crc[20]_i_2_n_0\,
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[20]_i_3_n_0\,
      I3 => \new_crc[20]_i_4_n_0\,
      I4 => \new_crc[20]_i_5_n_0\,
      I5 => \new_crc[20]_i_6_n_0\,
      O => \p_2_in__0\(20)
    );
\new_crc[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in41_in,
      I1 => p_16_in21_in,
      I2 => p_16_in9_in,
      I3 => p_2_in14_in,
      O => \new_crc[20]_i_10_n_0\
    );
\new_crc[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      O => \new_crc[20]_i_2_n_0\
    );
\new_crc[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[20]_i_7_n_0\,
      I1 => p_26_in,
      I2 => p_3_in33_in,
      I3 => p_18_in,
      I4 => p_27_in10_in,
      I5 => \new_crc[20]_i_8_n_0\,
      O => \new_crc[20]_i_3_n_0\
    );
\new_crc[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_23_in,
      I1 => p_14_in,
      I2 => p_12_in19_in,
      I3 => p_6_in26_in,
      I4 => p_1_in98_in,
      I5 => p_1_in73_in,
      O => \new_crc[20]_i_4_n_0\
    );
\new_crc[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_23_in5_in,
      I1 => p_6_in,
      I2 => p_21_in6_in,
      I3 => p_5_in,
      I4 => p_20_in30_in,
      I5 => p_19_in42_in,
      O => \new_crc[20]_i_5_n_0\
    );
\new_crc[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in40_in,
      I1 => p_17_in,
      I2 => p_2_in,
      I3 => p_9_in35_in,
      I4 => \new_crc[20]_i_9_n_0\,
      O => \new_crc[20]_i_6_n_0\
    );
\new_crc[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => p_10_in55_in,
      I2 => p_11_in,
      I3 => p_17_in62_in,
      O => \new_crc[20]_i_7_n_0\
    );
\new_crc[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_28_in57_in,
      I1 => p_21_in,
      I2 => p_19_in72_in,
      I3 => p_5_in0_in,
      I4 => \new_crc[20]_i_10_n_0\,
      O => \new_crc[20]_i_8_n_0\
    );
\new_crc[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_22_in38_in,
      I1 => p_6_in34_in,
      I2 => p_20_in,
      I3 => p_16_in,
      O => \new_crc[20]_i_9_n_0\
    );
\new_crc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0B0BFB0BFBFB0"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[21]_i_2_n_0\,
      I4 => \new_crc[21]_i_3_n_0\,
      I5 => \new_crc[21]_i_4_n_0\,
      O => \p_2_in__0\(21)
    );
\new_crc[21]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in18_in,
      I1 => p_4_in27_in,
      O => \new_crc[21]_i_10_n_0\
    );
\new_crc[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in,
      I1 => p_18_in22_in,
      I2 => p_19_in,
      I3 => p_25_in,
      I4 => \new_crc[21]_i_12_n_0\,
      I5 => p_26_in,
      O => \new_crc[21]_i_11_n_0\
    );
\new_crc[21]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in61_in,
      I1 => p_13_in64_in,
      O => \new_crc[21]_i_12_n_0\
    );
\new_crc[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[21]_i_5_n_0\,
      I1 => \new_crc[21]_i_6_n_0\,
      I2 => \new_crc[21]_i_7_n_0\,
      I3 => p_16_in21_in,
      I4 => p_13_in,
      I5 => \new_crc[21]_i_8_n_0\,
      O => \new_crc[21]_i_2_n_0\
    );
\new_crc[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_3_in33_in,
      I1 => \new_crc[21]_i_9_n_0\,
      I2 => p_5_in0_in,
      I3 => p_11_in,
      I4 => \new_crc[21]_i_10_n_0\,
      I5 => \new_crc[25]_i_9_n_0\,
      O => \new_crc[21]_i_3_n_0\
    );
\new_crc[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_22_in,
      I1 => p_1_in113_in,
      I2 => p_1_in98_in,
      I3 => p_14_in20_in,
      I4 => p_23_in,
      I5 => \new_crc[21]_i_11_n_0\,
      O => \new_crc[21]_i_4_n_0\
    );
\new_crc[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_24_in63_in,
      O => \new_crc[21]_i_5_n_0\
    );
\new_crc[21]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in46_in,
      I1 => p_15_in50_in,
      O => \new_crc[21]_i_6_n_0\
    );
\new_crc[21]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_2_in45_in,
      I2 => p_38_in,
      I3 => p_16_in36_in,
      O => \new_crc[21]_i_7_n_0\
    );
\new_crc[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_15_in,
      I1 => p_2_in14_in,
      O => \new_crc[21]_i_8_n_0\
    );
\new_crc[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_18_in7_in,
      I1 => p_4_in,
      O => \new_crc[21]_i_9_n_0\
    );
\new_crc[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3FFA300"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => nextCRC32_D64_return(22),
      O => \p_2_in__0\(22)
    );
\new_crc[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => p_30_in,
      O => \new_crc[22]_i_10_n_0\
    );
\new_crc[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[22]_i_3_n_0\,
      I1 => p_19_in,
      I2 => p_8_in17_in,
      I3 => p_2_in1_in,
      I4 => \new_crc[22]_i_4_n_0\,
      I5 => \new_crc[22]_i_5_n_0\,
      O => nextCRC32_D64_return(22)
    );
\new_crc[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[17]_i_4_n_0\,
      I1 => p_16_in36_in,
      I2 => p_20_in,
      I3 => p_116_in,
      I4 => \new_crc[24]_i_10_n_0\,
      I5 => \new_crc[22]_i_7_n_0\,
      O => \new_crc[22]_i_3_n_0\
    );
\new_crc[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in,
      I1 => p_15_in,
      I2 => p_17_in47_in,
      I3 => p_17_in,
      O => \new_crc[22]_i_4_n_0\
    );
\new_crc[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_26_in,
      I1 => \new_crc[21]_i_10_n_0\,
      I2 => \new_crc[17]_i_5_n_0\,
      I3 => p_11_in,
      I4 => \new_crc[22]_i_8_n_0\,
      I5 => \new_crc[22]_i_9_n_0\,
      O => \new_crc[22]_i_5_n_0\
    );
\new_crc[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in113_in,
      I1 => p_1_in98_in,
      I2 => p_1_in73_in,
      O => p_116_in
    );
\new_crc[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_20_in23_in,
      I1 => p_1_in,
      O => \new_crc[22]_i_7_n_0\
    );
\new_crc[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \bdin_reg_n_0_[63]\,
      I1 => p_25_in,
      I2 => p_11_in2_in,
      I3 => p_13_in,
      I4 => p_9_in,
      I5 => \new_crc[9]_i_7_n_0\,
      O => \new_crc[22]_i_8_n_0\
    );
\new_crc[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[22]_i_10_n_0\,
      I1 => p_29_in,
      I2 => p_3_in33_in,
      I3 => p_19_in72_in,
      I4 => p_19_in42_in,
      I5 => \new_crc[24]_i_9_n_0\,
      O => \new_crc[22]_i_9_n_0\
    );
\new_crc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => \new_crc[23]_i_2_n_0\,
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[23]_i_3_n_0\,
      I3 => \new_crc[23]_i_4_n_0\,
      I4 => \new_crc[23]_i_5_n_0\,
      I5 => \new_crc[23]_i_6_n_0\,
      O => \p_2_in__0\(23)
    );
\new_crc[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[30]_i_8_n_0\,
      I1 => p_8_in17_in,
      I2 => p_13_in,
      I3 => p_18_in22_in,
      I4 => \bdin_reg_n_0_[63]\,
      I5 => p_25_in,
      O => \new_crc[23]_i_10_n_0\
    );
\new_crc[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_38_in,
      I1 => p_14_in20_in,
      O => \new_crc[23]_i_11_n_0\
    );
\new_crc[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      O => \new_crc[23]_i_2_n_0\
    );
\new_crc[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_9_in35_in,
      I1 => p_3_in40_in,
      I2 => p_20_in56_in,
      I3 => p_20_in48_in,
      I4 => \new_crc[23]_i_7_n_0\,
      O => \new_crc[23]_i_3_n_0\
    );
\new_crc[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in18_in,
      I1 => p_4_in27_in,
      I2 => p_11_in,
      I3 => p_5_in0_in,
      I4 => \new_crc[23]_i_8_n_0\,
      I5 => p_28_in,
      O => \new_crc[23]_i_4_n_0\
    );
\new_crc[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_4_in15_in,
      I1 => p_22_in29_in,
      I2 => p_21_in6_in,
      I3 => \new_crc[23]_i_9_n_0\,
      I4 => p_5_in,
      O => \new_crc[23]_i_5_n_0\
    );
\new_crc[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[26]_i_6_n_0\,
      I1 => p_1_in,
      I2 => p_16_in21_in,
      I3 => p_23_in,
      I4 => p_24_in25_in,
      I5 => \new_crc[23]_i_10_n_0\,
      O => \new_crc[23]_i_6_n_0\
    );
\new_crc[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_24_in,
      I2 => \new_crc[26]_i_5_n_0\,
      I3 => p_1_in113_in,
      I4 => p_1_in73_in,
      I5 => p_0_in53_in,
      O => \new_crc[23]_i_7_n_0\
    );
\new_crc[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => p_8_in4_in,
      O => \new_crc[23]_i_8_n_0\
    );
\new_crc[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => p_27_in10_in,
      I2 => p_9_in61_in,
      I3 => \new_crc[23]_i_11_n_0\,
      I4 => p_15_in,
      I5 => p_2_in45_in,
      O => \new_crc[23]_i_9_n_0\
    );
\new_crc[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0B0BFB0BFBFB0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1\,
      I1 => \new_crc[24]_i_2_n_0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[24]_i_3_n_0\,
      I4 => \new_crc[24]_i_4_n_0\,
      I5 => \new_crc[24]_i_5_n_0\,
      O => \p_2_in__0\(24)
    );
\new_crc[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in9_in,
      I1 => \new_crc[24]_i_13_n_0\,
      I2 => p_3_in54_in,
      I3 => p_3_in40_in,
      I4 => \new_crc[24]_i_14_n_0\,
      I5 => \new_crc[31]_i_14_n_0\,
      O => \new_crc[24]_i_10_n_0\
    );
\new_crc[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => p_7_in46_in,
      I2 => p_2_in1_in,
      I3 => p_22_in,
      I4 => p_22_in24_in,
      I5 => p_17_in62_in,
      O => \new_crc[24]_i_11_n_0\
    );
\new_crc[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_12_in,
      I1 => \new_crc_reg_n_0_[0]\,
      I2 => p_20_in56_in,
      O => \new_crc[24]_i_12_n_0\
    );
\new_crc[24]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in35_in,
      I1 => p_10_in,
      O => \new_crc[24]_i_13_n_0\
    );
\new_crc[24]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => p_19_in37_in,
      O => \new_crc[24]_i_14_n_0\
    );
\new_crc[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[2]\(1),
      O => \new_crc[24]_i_2_n_0\
    );
\new_crc[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in21_in,
      I1 => p_24_in25_in,
      I2 => p_6_in34_in,
      I3 => p_16_in36_in,
      I4 => p_109_in,
      I5 => p_0_in41_in,
      O => \new_crc[24]_i_3_n_0\
    );
\new_crc[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => p_30_in,
      I2 => \new_crc[24]_i_7_n_0\,
      I3 => p_21_in6_in,
      I4 => \new_crc[24]_i_8_n_0\,
      I5 => \new_crc[24]_i_9_n_0\,
      O => \new_crc[24]_i_4_n_0\
    );
\new_crc[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[30]_i_10_n_0\,
      I1 => \new_crc[24]_i_10_n_0\,
      I2 => p_25_in39_in,
      I3 => p_20_in,
      I4 => \new_crc[24]_i_11_n_0\,
      I5 => \new_crc[24]_i_12_n_0\,
      O => \new_crc[24]_i_5_n_0\
    );
\new_crc[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in59_in,
      I1 => p_1_in98_in,
      I2 => p_1_in73_in,
      O => p_109_in
    );
\new_crc[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_4_in27_in,
      I1 => p_10_in18_in,
      I2 => p_26_in,
      O => \new_crc[24]_i_7_n_0\
    );
\new_crc[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_5_in,
      I1 => p_14_in20_in,
      I2 => p_20_in30_in,
      I3 => p_2_in45_in,
      I4 => p_38_in,
      O => \new_crc[24]_i_8_n_0\
    );
\new_crc[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_8_in4_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_23_in5_in,
      O => \new_crc[24]_i_9_n_0\
    );
\new_crc[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => \new_crc[25]_i_2_n_0\,
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[25]_i_3_n_0\,
      I3 => \new_crc[25]_i_4_n_0\,
      I4 => \new_crc[25]_i_5_n_0\,
      I5 => \new_crc[25]_i_6_n_0\,
      O => \p_2_in__0\(25)
    );
\new_crc[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_3_in40_in,
      I1 => p_10_in,
      I2 => p_16_in36_in,
      I3 => p_17_in47_in,
      O => \new_crc[25]_i_10_n_0\
    );
\new_crc[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_38_in,
      I2 => p_22_in38_in,
      I3 => p_25_in39_in,
      I4 => \new_crc[25]_i_13_n_0\,
      O => \new_crc[25]_i_11_n_0\
    );
\new_crc[25]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_13_in,
      O => \new_crc[25]_i_12_n_0\
    );
\new_crc[25]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_20_in23_in,
      I1 => p_25_in,
      I2 => p_1_in98_in,
      I3 => p_1_in113_in,
      I4 => p_1_in,
      O => \new_crc[25]_i_13_n_0\
    );
\new_crc[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      O => \new_crc[25]_i_2_n_0\
    );
\new_crc[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_11_in2_in,
      I1 => p_16_in21_in,
      I2 => p_15_in,
      I3 => p_20_in48_in,
      I4 => p_8_in17_in,
      O => \new_crc[25]_i_3_n_0\
    );
\new_crc[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[25]_i_7_n_0\,
      I1 => \new_crc[25]_i_8_n_0\,
      I2 => p_26_in49_in,
      I3 => p_15_in50_in,
      I4 => p_7_in46_in,
      I5 => p_26_in,
      O => \new_crc[25]_i_4_n_0\
    );
\new_crc[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_30_in,
      I1 => p_6_in,
      I2 => p_23_in5_in,
      I3 => p_29_in,
      I4 => p_3_in33_in,
      I5 => \new_crc[25]_i_9_n_0\,
      O => \new_crc[25]_i_5_n_0\
    );
\new_crc[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[25]_i_10_n_0\,
      I1 => p_2_in45_in,
      I2 => p_2_in14_in,
      I3 => p_9_in35_in,
      I4 => p_0_in,
      I5 => \new_crc[25]_i_11_n_0\,
      O => \new_crc[25]_i_6_n_0\
    );
\new_crc[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[25]_i_12_n_0\,
      I1 => p_3_in54_in,
      I2 => p_10_in55_in,
      I3 => p_17_in62_in,
      I4 => p_14_in58_in,
      I5 => p_9_in,
      O => \new_crc[25]_i_7_n_0\
    );
\new_crc[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_in19_in,
      I1 => p_6_in26_in,
      O => \new_crc[25]_i_8_n_0\
    );
\new_crc[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_19_in42_in,
      I1 => p_4_in15_in,
      I2 => p_22_in29_in,
      I3 => p_17_in68_in,
      I4 => p_20_in30_in,
      O => \new_crc[25]_i_9_n_0\
    );
\new_crc[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070007FF07FF0700"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[26]_i_2_n_0\,
      I5 => \new_crc[26]_i_3_n_0\,
      O => \p_2_in__0\(26)
    );
\new_crc[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[13]_i_6_n_0\,
      I1 => p_19_in72_in,
      I2 => p_30_in,
      I3 => p_8_in4_in,
      I4 => p_7_in,
      I5 => \new_crc[26]_i_13_n_0\,
      O => \new_crc[26]_i_10_n_0\
    );
\new_crc[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in55_in,
      I1 => p_14_in58_in,
      O => \new_crc[26]_i_11_n_0\
    );
\new_crc[26]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_11_in2_in,
      I1 => p_13_in,
      I2 => p_9_in,
      O => \new_crc[26]_i_12_n_0\
    );
\new_crc[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in15_in,
      I1 => p_22_in29_in,
      I2 => p_18_in,
      I3 => p_20_in56_in,
      I4 => p_17_in68_in,
      I5 => p_19_in42_in,
      O => \new_crc[26]_i_13_n_0\
    );
\new_crc[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in73_in,
      I1 => p_114_in,
      I2 => p_1_in,
      I3 => \new_crc[26]_i_5_n_0\,
      I4 => \new_crc[26]_i_6_n_0\,
      I5 => \new_crc[26]_i_7_n_0\,
      O => \new_crc[26]_i_2_n_0\
    );
\new_crc[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_28_in,
      I1 => \new_crc[26]_i_8_n_0\,
      I2 => p_27_in10_in,
      I3 => p_3_in33_in,
      I4 => \new_crc[26]_i_9_n_0\,
      I5 => \new_crc[26]_i_10_n_0\,
      O => \new_crc[26]_i_3_n_0\
    );
\new_crc[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in98_in,
      I1 => p_1_in113_in,
      O => p_114_in
    );
\new_crc[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in41_in,
      I1 => p_17_in47_in,
      I2 => p_6_in34_in,
      O => \new_crc[26]_i_5_n_0\
    );
\new_crc[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_17_in,
      I2 => p_16_in9_in,
      I3 => p_3_in,
      I4 => p_17_in8_in,
      O => \new_crc[26]_i_6_n_0\
    );
\new_crc[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_16_in36_in,
      I2 => p_0_in53_in,
      I3 => p_24_in,
      I4 => p_3_in54_in,
      O => \new_crc[26]_i_7_n_0\
    );
\new_crc[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => p_26_in,
      I2 => p_9_in61_in,
      I3 => p_26_in49_in,
      I4 => p_28_in57_in,
      I5 => \new_crc[26]_i_11_n_0\,
      O => \new_crc[26]_i_8_n_0\
    );
\new_crc[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[26]_i_12_n_0\,
      I1 => p_8_in17_in,
      I2 => p_19_in,
      I3 => p_22_in,
      I4 => \bdin_reg_n_0_[63]\,
      I5 => p_25_in,
      O => \new_crc[26]_i_9_n_0\
    );
\new_crc[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5FFC500"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => nextCRC32_D64_return(27),
      O => \p_2_in__0\(27)
    );
\new_crc[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[27]_i_3_n_0\,
      I1 => p_121_in,
      I2 => p_20_in56_in,
      I3 => \new_crc[27]_i_4_n_0\,
      I4 => \new_crc[23]_i_5_n_0\,
      I5 => \new_crc[27]_i_5_n_0\,
      O => nextCRC32_D64_return(27)
    );
\new_crc[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_20_in23_in,
      I1 => p_1_in73_in,
      I2 => p_0_in,
      I3 => p_24_in11_in,
      I4 => \new_crc[27]_i_6_n_0\,
      O => \new_crc[27]_i_3_n_0\
    );
\new_crc[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_18_in7_in,
      I1 => p_4_in,
      I2 => p_29_in,
      I3 => p_22_in24_in,
      I4 => p_19_in72_in,
      I5 => \new_crc[13]_i_6_n_0\,
      O => \new_crc[27]_i_4_n_0\
    );
\new_crc[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[27]_i_7_n_0\,
      I1 => p_10_in3_in,
      I2 => p_8_in,
      I3 => p_28_in57_in,
      I4 => p_18_in,
      I5 => p_26_in,
      O => \new_crc[27]_i_5_n_0\
    );
\new_crc[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[26]_i_5_n_0\,
      I1 => \new_crc[31]_i_14_n_0\,
      I2 => p_16_in9_in,
      I3 => p_17_in,
      I4 => p_2_in,
      I5 => p_24_in25_in,
      O => \new_crc[27]_i_6_n_0\
    );
\new_crc[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc_reg_n_0_[0]\,
      I1 => p_24_in63_in,
      I2 => \new_crc[27]_i_8_n_0\,
      I3 => \new_crc[21]_i_6_n_0\,
      I4 => p_17_in62_in,
      I5 => p_12_in,
      O => \new_crc[27]_i_7_n_0\
    );
\new_crc[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in,
      I1 => p_25_in,
      O => \new_crc[27]_i_8_n_0\
    );
\new_crc[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F70707F707F7F70"
    )
        port map (
      I0 => \new_crc[28]_i_2_n_0\,
      I1 => \new_crc[28]_i_3_n_0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[28]_i_4_n_0\,
      I4 => \new_crc[28]_i_5_n_0\,
      I5 => \new_crc[28]_i_6_n_0\,
      O => \p_2_in__0\(28)
    );
\new_crc[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => p_2_in45_in,
      I2 => p_12_in69_in,
      I3 => p_3_in,
      O => \new_crc[28]_i_10_n_0\
    );
\new_crc[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in,
      I1 => p_22_in38_in,
      I2 => p_9_in67_in,
      I3 => p_24_in,
      I4 => \new_crc[28]_i_14_n_0\,
      I5 => \new_crc[28]_i_15_n_0\,
      O => \new_crc[28]_i_11_n_0\
    );
\new_crc[28]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => p_17_in62_in,
      O => \new_crc[28]_i_12_n_0\
    );
\new_crc[28]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_5_in,
      I1 => p_4_in15_in,
      I2 => p_22_in29_in,
      I3 => p_17_in68_in,
      I4 => p_20_in30_in,
      O => \new_crc[28]_i_13_n_0\
    );
\new_crc[28]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in,
      I1 => p_24_in11_in,
      O => \new_crc[28]_i_14_n_0\
    );
\new_crc[28]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_25_in39_in,
      I1 => p_16_in,
      O => \new_crc[28]_i_15_n_0\
    );
\new_crc[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      O => \new_crc[28]_i_2_n_0\
    );
\new_crc[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      O => \new_crc[28]_i_3_n_0\
    );
\new_crc[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_30_in,
      I1 => p_9_in,
      I2 => p_20_in56_in,
      I3 => p_24_in63_in,
      I4 => p_11_in2_in,
      O => \new_crc[28]_i_4_n_0\
    );
\new_crc[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[28]_i_7_n_0\,
      I1 => p_14_in20_in,
      I2 => p_38_in,
      I3 => p_121_in,
      I4 => p_9_in28_in,
      I5 => \new_crc[28]_i_9_n_0\,
      O => \new_crc[28]_i_5_n_0\
    );
\new_crc[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[28]_i_10_n_0\,
      I1 => p_17_in8_in,
      I2 => p_21_in,
      I3 => p_6_in16_in,
      I4 => p_2_in14_in,
      I5 => \new_crc[28]_i_11_n_0\,
      O => \new_crc[28]_i_6_n_0\
    );
\new_crc[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_25_in,
      I2 => p_3_in54_in,
      I3 => \new_crc[21]_i_6_n_0\,
      I4 => p_10_in55_in,
      I5 => \new_crc[28]_i_12_n_0\,
      O => \new_crc[28]_i_7_n_0\
    );
\new_crc[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in59_in,
      I1 => p_1_in113_in,
      I2 => p_1_in98_in,
      O => p_121_in
    );
\new_crc[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[25]_i_8_n_0\,
      I1 => p_28_in,
      I2 => p_21_in6_in,
      I3 => p_18_in,
      I4 => p_26_in,
      I5 => \new_crc[28]_i_13_n_0\,
      O => \new_crc[28]_i_9_n_0\
    );
\new_crc[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774744774474774"
    )
        port map (
      I0 => \new_crc[29]_i_2_n_0\,
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => p_10_in55_in,
      I3 => p_9_in61_in,
      I4 => \new_crc[29]_i_3_n_0\,
      I5 => \new_crc[29]_i_4_n_0\,
      O => \p_2_in__0\(29)
    );
\new_crc[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_30_in,
      I1 => p_8_in4_in,
      I2 => p_7_in,
      O => \new_crc[29]_i_10_n_0\
    );
\new_crc[29]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in33_in,
      I1 => p_27_in10_in,
      O => \new_crc[29]_i_11_n_0\
    );
\new_crc[29]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in72_in,
      I1 => p_5_in0_in,
      O => \new_crc[29]_i_12_n_0\
    );
\new_crc[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_24_in,
      I1 => p_17_in,
      O => \new_crc[29]_i_13_n_0\
    );
\new_crc[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      O => \new_crc[29]_i_2_n_0\
    );
\new_crc[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[29]_i_5_n_0\,
      I1 => \new_crc[29]_i_6_n_0\,
      I2 => p_21_in6_in,
      I3 => p_22_in24_in,
      I4 => p_19_in42_in,
      I5 => \new_crc[29]_i_7_n_0\,
      O => \new_crc[29]_i_3_n_0\
    );
\new_crc[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_13_in,
      I1 => p_9_in,
      I2 => p_0_in,
      I3 => p_2_in14_in,
      I4 => \new_crc[29]_i_8_n_0\,
      I5 => \new_crc[29]_i_9_n_0\,
      O => \new_crc[29]_i_4_n_0\
    );
\new_crc[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_3_in54_in,
      I1 => p_29_in,
      I2 => p_25_in,
      I3 => p_18_in22_in,
      I4 => \new_crc[29]_i_10_n_0\,
      I5 => \new_crc[29]_i_11_n_0\,
      O => \new_crc[29]_i_5_n_0\
    );
\new_crc[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_17_in68_in,
      I1 => p_20_in30_in,
      I2 => p_15_in,
      I3 => p_5_in,
      I4 => p_13_in64_in,
      O => \new_crc[29]_i_6_n_0\
    );
\new_crc[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in3_in,
      I1 => p_18_in,
      I2 => p_8_in,
      I3 => \new_crc[29]_i_12_n_0\,
      I4 => p_11_in,
      I5 => p_26_in49_in,
      O => \new_crc[29]_i_7_n_0\
    );
\new_crc[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_17_in62_in,
      I1 => p_14_in58_in,
      I2 => p_11_in2_in,
      I3 => p_1_in59_in,
      I4 => p_1_in113_in,
      I5 => p_1_in73_in,
      O => \new_crc[29]_i_8_n_0\
    );
\new_crc[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[29]_i_13_n_0\,
      I1 => p_16_in9_in,
      I2 => p_2_in,
      I3 => \new_crc[17]_i_4_n_0\,
      I4 => p_16_in,
      I5 => p_24_in11_in,
      O => \new_crc[29]_i_9_n_0\
    );
\new_crc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CB00CBFFCBFFCB00"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[2]_i_2_n_0\,
      I5 => \new_crc[2]_i_3_n_0\,
      O => \p_2_in__0\(2)
    );
\new_crc[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_18_in22_in,
      I1 => p_1_in,
      I2 => p_9_in,
      I3 => p_2_in1_in,
      I4 => p_13_in,
      O => \new_crc[2]_i_10_n_0\
    );
\new_crc[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in14_in,
      I1 => p_16_in9_in,
      O => \new_crc[2]_i_11_n_0\
    );
\new_crc[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_3_in54_in,
      I1 => p_94_in,
      I2 => p_11_in2_in,
      I3 => \bdin_reg_n_0_[63]\,
      I4 => p_30_in,
      I5 => \new_crc_reg_n_0_[0]\,
      O => \new_crc[2]_i_2_n_0\
    );
\new_crc[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[2]_i_5_n_0\,
      I1 => \new_crc[2]_i_6_n_0\,
      I2 => \new_crc[9]_i_9_n_0\,
      I3 => \new_crc[21]_i_9_n_0\,
      I4 => p_22_in24_in,
      I5 => \new_crc[2]_i_7_n_0\,
      O => \new_crc[2]_i_3_n_0\
    );
\new_crc[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => p_0_in,
      O => p_94_in
    );
\new_crc[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[2]_i_8_n_0\,
      I1 => \new_crc[2]_i_9_n_0\,
      I2 => p_10_in,
      I3 => p_9_in35_in,
      I4 => p_24_in,
      I5 => p_3_in40_in,
      O => \new_crc[2]_i_5_n_0\
    );
\new_crc[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[21]_i_10_n_0\,
      I1 => p_19_in,
      I2 => p_12_in,
      I3 => p_28_in,
      I4 => p_29_in,
      I5 => p_3_in33_in,
      O => \new_crc[2]_i_6_n_0\
    );
\new_crc[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_14_in,
      I1 => p_23_in,
      I2 => p_25_in39_in,
      I3 => p_20_in,
      I4 => \new_crc[2]_i_10_n_0\,
      O => \new_crc[2]_i_7_n_0\
    );
\new_crc[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in21_in,
      I1 => p_0_in41_in,
      I2 => p_8_in17_in,
      I3 => p_24_in25_in,
      I4 => \new_crc[24]_i_14_n_0\,
      I5 => \new_crc[2]_i_11_n_0\,
      O => \new_crc[2]_i_8_n_0\
    );
\new_crc[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_6_in34_in,
      I1 => p_17_in,
      I2 => p_22_in38_in,
      I3 => p_16_in36_in,
      O => \new_crc[2]_i_9_n_0\
    );
\new_crc[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20202F202F2F20"
    )
        port map (
      I0 => \new_crc[30]_i_2_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[30]_i_3_n_0\,
      I4 => \new_crc[30]_i_4_n_0\,
      I5 => \new_crc[30]_i_5_n_0\,
      O => \p_2_in__0\(30)
    );
\new_crc[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_2_in14_in,
      I2 => p_24_in11_in,
      I3 => p_14_in,
      O => \new_crc[30]_i_10_n_0\
    );
\new_crc[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[21]_i_10_n_0\,
      I1 => p_19_in,
      I2 => p_22_in,
      I3 => \new_crc[17]_i_5_n_0\,
      I4 => p_9_in61_in,
      I5 => p_13_in64_in,
      O => \new_crc[30]_i_11_n_0\
    );
\new_crc[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      O => \new_crc[30]_i_2_n_0\
    );
\new_crc[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_129_in,
      I1 => p_15_in,
      I2 => p_38_in,
      I3 => p_17_in,
      I4 => p_12_in69_in,
      I5 => p_9_in67_in,
      O => \new_crc[30]_i_3_n_0\
    );
\new_crc[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[30]_i_7_n_0\,
      I1 => p_20_in30_in,
      I2 => p_17_in68_in,
      I3 => p_19_in72_in,
      I4 => p_22_in24_in,
      I5 => p_19_in42_in,
      O => \new_crc[30]_i_4_n_0\
    );
\new_crc[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[30]_i_8_n_0\,
      I1 => p_12_in,
      I2 => \new_crc_reg_n_0_[0]\,
      I3 => \new_crc[30]_i_9_n_0\,
      I4 => \new_crc[30]_i_10_n_0\,
      I5 => \new_crc[30]_i_11_n_0\,
      O => \new_crc[30]_i_5_n_0\
    );
\new_crc[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => p_1_in98_in,
      I2 => p_1_in59_in,
      I3 => p_0_in,
      I4 => p_2_in45_in,
      O => p_129_in
    );
\new_crc[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_3_in33_in,
      I1 => p_28_in57_in,
      I2 => p_26_in,
      I3 => \new_crc[4]_i_5_n_0\,
      I4 => \new_crc[13]_i_6_n_0\,
      I5 => \new_crc[21]_i_9_n_0\,
      O => \new_crc[30]_i_7_n_0\
    );
\new_crc[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in16_in,
      I1 => p_9_in28_in,
      O => \new_crc[30]_i_8_n_0\
    );
\new_crc[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_19_in37_in,
      I1 => p_14_in20_in,
      I2 => p_22_in38_in,
      O => \new_crc[30]_i_9_n_0\
    );
\new_crc[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FF44F444F444"
    )
        port map (
      I0 => \we_int_\,
      I1 => \state_reg_n_0_[1]\,
      I2 => pulse_0,
      I3 => \state_reg_n_0_[0]\,
      I4 => fmac_speed(1),
      I5 => fmac_speed(0),
      O => \new_crc[31]_i_1_n_0\
    );
\new_crc[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_24_in63_in,
      I2 => p_9_in,
      I3 => p_11_in2_in,
      O => \new_crc[31]_i_10_n_0\
    );
\new_crc[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[31]_i_14_n_0\,
      I1 => p_6_in16_in,
      I2 => p_3_in,
      I3 => p_22_in38_in,
      I4 => p_16_in,
      I5 => \new_crc[3]_i_5_n_0\,
      O => \new_crc[31]_i_11_n_0\
    );
\new_crc[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_30_in,
      I1 => p_4_in,
      I2 => p_18_in7_in,
      O => \new_crc[31]_i_12_n_0\
    );
\new_crc[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_22_in29_in,
      I1 => p_4_in15_in,
      I2 => p_19_in42_in,
      O => \new_crc[31]_i_13_n_0\
    );
\new_crc[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => p_9_in67_in,
      O => \new_crc[31]_i_14_n_0\
    );
\new_crc[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => init_value(22),
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => p_18_in,
      I3 => p_135_in,
      I4 => \new_crc[31]_i_6_n_0\,
      I5 => \new_crc[31]_i_7_n_0\,
      O => \p_2_in__0\(31)
    );
\new_crc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__0\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      O => init_value(22)
    );
\new_crc[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F020"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => \state_reg_n_0_[0]\,
      I3 => pulse_0,
      O => \new_crc[31]_i_4_n_0\
    );
\new_crc[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => p_1_in73_in,
      I2 => p_1_in113_in,
      I3 => p_3_in54_in,
      O => p_135_in
    );
\new_crc[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[31]_i_8_n_0\,
      I1 => p_14_in20_in,
      I2 => p_14_in,
      I3 => p_25_in,
      I4 => p_23_in,
      I5 => \new_crc[31]_i_9_n_0\,
      O => \new_crc[31]_i_6_n_0\
    );
\new_crc[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in48_in,
      I1 => p_13_in,
      I2 => p_15_in,
      I3 => p_17_in8_in,
      I4 => \new_crc[31]_i_10_n_0\,
      I5 => \new_crc[31]_i_11_n_0\,
      O => \new_crc[31]_i_7_n_0\
    );
\new_crc[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => p_20_in23_in,
      I2 => p_28_in,
      I3 => p_12_in19_in,
      I4 => p_6_in26_in,
      O => \new_crc[31]_i_8_n_0\
    );
\new_crc[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[31]_i_12_n_0\,
      I1 => p_3_in33_in,
      I2 => p_27_in10_in,
      I3 => \new_crc[31]_i_13_n_0\,
      I4 => \new_crc[23]_i_8_n_0\,
      I5 => p_19_in72_in,
      O => \new_crc[31]_i_9_n_0\
    );
\new_crc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0B0BFB0BFBFB0"
    )
        port map (
      I0 => \new_crc[25]_i_2_n_0\,
      I1 => \new_crc[30]_i_2_n_0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[3]_i_2_n_0\,
      I4 => \new_crc[3]_i_3_n_0\,
      I5 => \new_crc[3]_i_4_n_0\,
      O => \p_2_in__0\(3)
    );
\new_crc[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[30]_i_9_n_0\,
      I1 => p_8_in17_in,
      I2 => p_10_in,
      I3 => p_22_in,
      I4 => p_2_in1_in,
      I5 => p_13_in,
      O => \new_crc[3]_i_10_n_0\
    );
\new_crc[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[4]_i_2_n_0\,
      I1 => \new_crc[3]_i_5_n_0\,
      I2 => \new_crc[3]_i_6_n_0\,
      I3 => \new_crc[3]_i_7_n_0\,
      I4 => p_20_in48_in,
      I5 => \new_crc[3]_i_8_n_0\,
      O => \new_crc[3]_i_2_n_0\
    );
\new_crc[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => p_19_in42_in,
      I2 => \new_crc[14]_i_5_n_0\,
      I3 => \new_crc[21]_i_9_n_0\,
      I4 => p_22_in24_in,
      I5 => \new_crc[3]_i_9_n_0\,
      O => \new_crc[3]_i_3_n_0\
    );
\new_crc[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[3]_i_10_n_0\,
      I1 => \new_crc[21]_i_6_n_0\,
      I2 => p_18_in,
      I3 => p_12_in,
      I4 => \new_crc_reg_n_0_[0]\,
      I5 => \new_crc[17]_i_5_n_0\,
      O => \new_crc[3]_i_4_n_0\
    );
\new_crc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in35_in,
      I1 => p_3_in40_in,
      O => \new_crc[3]_i_5_n_0\
    );
\new_crc[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in,
      I1 => p_16_in21_in,
      I2 => p_23_in,
      I3 => p_24_in25_in,
      O => \new_crc[3]_i_6_n_0\
    );
\new_crc[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_17_in8_in,
      I1 => p_3_in,
      O => \new_crc[3]_i_7_n_0\
    );
\new_crc[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => p_1_in73_in,
      I2 => p_38_in,
      I3 => \new_crc[26]_i_5_n_0\,
      I4 => p_2_in45_in,
      I5 => p_0_in,
      O => \new_crc[3]_i_8_n_0\
    );
\new_crc[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_3_in33_in,
      I1 => p_29_in,
      I2 => p_28_in,
      O => \new_crc[3]_i_9_n_0\
    );
\new_crc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10101F101F1F10"
    )
        port map (
      I0 => \new_crc[20]_i_2_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \new_crc[31]_i_4_n_0\,
      I3 => \new_crc[4]_i_2_n_0\,
      I4 => p_17_in47_in,
      I5 => \new_crc[4]_i_3_n_0\,
      O => \p_2_in__0\(4)
    );
\new_crc[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in36_in,
      I1 => p_25_in39_in,
      O => \new_crc[4]_i_2_n_0\
    );
\new_crc[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[4]_i_4_n_0\,
      I1 => \new_crc[30]_i_8_n_0\,
      I2 => \new_crc[4]_i_5_n_0\,
      I3 => \new_crc[4]_i_6_n_0\,
      I4 => \new_crc[4]_i_7_n_0\,
      I5 => \new_crc[4]_i_8_n_0\,
      O => \new_crc[4]_i_3_n_0\
    );
\new_crc[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_6_in34_in,
      I1 => p_0_in41_in,
      I2 => p_3_in54_in,
      I3 => p_22_in38_in,
      O => \new_crc[4]_i_4_n_0\
    );
\new_crc[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_28_in,
      I1 => p_29_in,
      O => \new_crc[4]_i_5_n_0\
    );
\new_crc[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in,
      I1 => p_8_in17_in,
      I2 => p_1_in,
      I3 => p_14_in,
      O => \new_crc[4]_i_6_n_0\
    );
\new_crc[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_20_in23_in,
      I1 => p_24_in11_in,
      I2 => p_0_in53_in,
      I3 => p_24_in,
      I4 => p_1_in59_in,
      O => \new_crc[4]_i_7_n_0\
    );
\new_crc[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[4]_i_9_n_0\,
      I1 => \new_crc[11]_i_7_n_0\,
      I2 => p_5_in,
      I3 => p_15_in,
      I4 => \new_crc[11]_i_8_n_0\,
      I5 => p_11_in2_in,
      O => \new_crc[4]_i_8_n_0\
    );
\new_crc[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_6_in,
      I1 => p_23_in5_in,
      I2 => p_21_in6_in,
      O => \new_crc[4]_i_9_n_0\
    );
\new_crc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774744774474774"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[5]_i_2_n_0\,
      I3 => \new_crc[5]_i_3_n_0\,
      I4 => \new_crc[5]_i_4_n_0\,
      I5 => \new_crc[5]_i_5_n_0\,
      O => \p_2_in__0\(5)
    );
\new_crc[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_20_in56_in,
      I1 => p_17_in8_in,
      I2 => p_19_in,
      I3 => \new_crc[5]_i_6_n_0\,
      O => \new_crc[5]_i_2_n_0\
    );
\new_crc[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \new_crc[26]_i_8_n_0\,
      I1 => p_28_in,
      I2 => p_21_in6_in,
      I3 => \new_crc[24]_i_11_n_0\,
      I4 => \new_crc[5]_i_7_n_0\,
      O => \new_crc[5]_i_3_n_0\
    );
\new_crc[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => p_24_in11_in,
      I2 => \new_crc[26]_i_5_n_0\,
      I3 => p_1_in59_in,
      I4 => p_1_in98_in,
      I5 => p_0_in53_in,
      O => \new_crc[5]_i_4_n_0\
    );
\new_crc[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[5]_i_8_n_0\,
      I1 => p_24_in25_in,
      I2 => p_24_in63_in,
      I3 => \bdin_reg_n_0_[63]\,
      I4 => p_10_in,
      I5 => p_18_in22_in,
      O => \new_crc[5]_i_5_n_0\
    );
\new_crc[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_6_in16_in,
      I1 => p_16_in9_in,
      I2 => \new_crc[21]_i_8_n_0\,
      I3 => p_24_in,
      I4 => p_16_in,
      I5 => \new_crc[5]_i_9_n_0\,
      O => \new_crc[5]_i_6_n_0\
    );
\new_crc[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in15_in,
      I1 => p_22_in29_in,
      I2 => p_18_in7_in,
      I3 => p_4_in,
      I4 => p_20_in30_in,
      I5 => p_5_in,
      O => \new_crc[5]_i_7_n_0\
    );
\new_crc[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_11_in2_in,
      I1 => p_9_in,
      O => \new_crc[5]_i_8_n_0\
    );
\new_crc[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      O => \new_crc[5]_i_9_n_0\
    );
\new_crc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B88BB88B8BB8"
    )
        port map (
      I0 => \new_crc[28]_i_3_n_0\,
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[6]_i_2_n_0\,
      I3 => \new_crc[6]_i_3_n_0\,
      I4 => \new_crc[6]_i_4_n_0\,
      I5 => \new_crc[6]_i_5_n_0\,
      O => \p_2_in__0\(6)
    );
\new_crc[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in113_in,
      I1 => p_1_in73_in,
      I2 => p_14_in,
      I3 => p_25_in,
      I4 => p_24_in63_in,
      I5 => p_8_in17_in,
      O => \new_crc[6]_i_2_n_0\
    );
\new_crc[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_21_in6_in,
      I1 => p_18_in,
      I2 => p_22_in24_in,
      I3 => p_20_in56_in,
      I4 => p_7_in46_in,
      I5 => \new_crc[9]_i_9_n_0\,
      O => \new_crc[6]_i_3_n_0\
    );
\new_crc[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_5_in,
      I1 => p_13_in64_in,
      I2 => p_17_in68_in,
      I3 => \new_crc[6]_i_6_n_0\,
      I4 => p_15_in,
      O => \new_crc[6]_i_4_n_0\
    );
\new_crc[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[6]_i_7_n_0\,
      I1 => p_3_in33_in,
      I2 => \new_crc[23]_i_8_n_0\,
      I3 => p_10_in3_in,
      I4 => p_8_in,
      I5 => p_28_in57_in,
      O => \new_crc[6]_i_5_n_0\
    );
\new_crc[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => p_10_in55_in,
      I2 => p_9_in61_in,
      I3 => \new_crc[6]_i_8_n_0\,
      I4 => \new_crc[28]_i_12_n_0\,
      I5 => \new_crc[6]_i_9_n_0\,
      O => \new_crc[6]_i_6_n_0\
    );
\new_crc[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in14_in,
      I1 => p_22_in38_in,
      I2 => p_24_in25_in,
      I3 => p_15_in50_in,
      I4 => \new_crc[22]_i_7_n_0\,
      I5 => \new_crc[14]_i_9_n_0\,
      O => \new_crc[6]_i_7_n_0\
    );
\new_crc[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => p_3_in,
      I2 => p_38_in,
      I3 => p_9_in67_in,
      O => \new_crc[6]_i_8_n_0\
    );
\new_crc[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_17_in8_in,
      I1 => p_2_in45_in,
      O => \new_crc[6]_i_9_n_0\
    );
\new_crc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"430043FF43FF4300"
    )
        port map (
      I0 => \rbytes_reg_reg[1]_rep__0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[7]_i_2_n_0\,
      I5 => \new_crc[7]_i_3_n_0\,
      O => \p_2_in__0\(7)
    );
\new_crc[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_0_in,
      I1 => p_25_in39_in,
      I2 => p_2_in1_in,
      I3 => \new_crc[7]_i_4_n_0\,
      I4 => p_12_in,
      I5 => p_1_in73_in,
      O => \new_crc[7]_i_2_n_0\
    );
\new_crc[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[7]_i_5_n_0\,
      I1 => \new_crc[6]_i_4_n_0\,
      I2 => \new_crc[29]_i_7_n_0\,
      I3 => p_21_in6_in,
      I4 => p_20_in30_in,
      I5 => p_19_in42_in,
      O => \new_crc[7]_i_3_n_0\
    );
\new_crc[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_20_in,
      I2 => p_2_in14_in,
      I3 => p_9_in28_in,
      I4 => p_6_in16_in,
      O => \new_crc[7]_i_4_n_0\
    );
\new_crc[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[7]_i_6_n_0\,
      I1 => p_29_in,
      I2 => \new_crc[4]_i_4_n_0\,
      I3 => \bdin_reg_n_0_[63]\,
      I4 => p_24_in63_in,
      I5 => \new_crc[7]_i_7_n_0\,
      O => \new_crc[7]_i_5_n_0\
    );
\new_crc[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \new_crc_reg_n_0_[0]\,
      I1 => p_10_in,
      I2 => p_22_in,
      I3 => p_19_in,
      I4 => p_20_in48_in,
      O => \new_crc[7]_i_6_n_0\
    );
\new_crc[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_30_in,
      I1 => p_3_in33_in,
      I2 => p_22_in24_in,
      I3 => p_7_in,
      I4 => p_8_in4_in,
      O => \new_crc[7]_i_7_n_0\
    );
\new_crc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"830083FF83FF8300"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__0\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \new_crc[31]_i_4_n_0\,
      I4 => \new_crc[8]_i_2_n_0\,
      I5 => \new_crc[8]_i_3_n_0\,
      O => \p_2_in__0\(8)
    );
\new_crc[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[8]_i_4_n_0\,
      I1 => \new_crc[8]_i_5_n_0\,
      I2 => p_6_in16_in,
      I3 => p_2_in14_in,
      I4 => p_10_in,
      I5 => p_0_in53_in,
      O => \new_crc[8]_i_2_n_0\
    );
\new_crc[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[8]_i_6_n_0\,
      I1 => \new_crc[13]_i_7_n_0\,
      I2 => p_3_in33_in,
      I3 => p_28_in,
      I4 => p_19_in42_in,
      I5 => p_21_in6_in,
      O => \new_crc[8]_i_3_n_0\
    );
\new_crc[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_19_in72_in,
      I2 => p_8_in17_in,
      I3 => p_16_in21_in,
      I4 => \bdin_reg_n_0_[63]\,
      I5 => p_28_in57_in,
      O => \new_crc[8]_i_4_n_0\
    );
\new_crc[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_24_in11_in,
      I1 => p_22_in38_in,
      I2 => p_1_in,
      I3 => p_20_in23_in,
      O => \new_crc[8]_i_5_n_0\
    );
\new_crc[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[8]_i_7_n_0\,
      I1 => \new_crc[25]_i_8_n_0\,
      I2 => \new_crc[17]_i_5_n_0\,
      I3 => p_15_in50_in,
      I4 => p_7_in46_in,
      I5 => \new_crc[21]_i_10_n_0\,
      O => \new_crc[8]_i_6_n_0\
    );
\new_crc[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in73_in,
      I1 => p_9_in28_in,
      I2 => p_11_in,
      I3 => p_21_in,
      I4 => p_5_in0_in,
      I5 => p_1_in59_in,
      O => \new_crc[8]_i_7_n_0\
    );
\new_crc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4774744774474774"
    )
        port map (
      I0 => \new_crc[29]_i_2_n_0\,
      I1 => \new_crc[31]_i_4_n_0\,
      I2 => \new_crc[9]_i_2_n_0\,
      I3 => \new_crc[9]_i_3_n_0\,
      I4 => \new_crc[9]_i_4_n_0\,
      I5 => \new_crc[9]_i_5_n_0\,
      O => \p_2_in__0\(9)
    );
\new_crc[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[31]_i_14_n_0\,
      I1 => p_16_in9_in,
      I2 => p_2_in,
      I3 => p_6_in34_in,
      I4 => p_16_in36_in,
      I5 => \new_crc[3]_i_5_n_0\,
      O => \new_crc[9]_i_10_n_0\
    );
\new_crc[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_18_in22_in,
      I1 => p_9_in28_in,
      I2 => p_9_in,
      I3 => p_1_in98_in,
      I4 => p_1_in73_in,
      O => \new_crc[9]_i_11_n_0\
    );
\new_crc[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_11_in2_in,
      I1 => \new_crc[9]_i_6_n_0\,
      I2 => p_8_in17_in,
      I3 => p_28_in57_in,
      I4 => p_0_in41_in,
      I5 => p_24_in25_in,
      O => \new_crc[9]_i_2_n_0\
    );
\new_crc[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[9]_i_7_n_0\,
      I1 => p_12_in,
      I2 => p_19_in,
      I3 => p_24_in63_in,
      I4 => \new_crc_reg_n_0_[0]\,
      I5 => \new_crc[9]_i_8_n_0\,
      O => \new_crc[9]_i_3_n_0\
    );
\new_crc[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[13]_i_8_n_0\,
      I1 => p_27_in10_in,
      I2 => p_29_in,
      I3 => \new_crc[9]_i_9_n_0\,
      I4 => \new_crc[23]_i_8_n_0\,
      I5 => p_19_in72_in,
      O => \new_crc[9]_i_4_n_0\
    );
\new_crc[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \new_crc[9]_i_10_n_0\,
      I1 => \new_crc[9]_i_11_n_0\,
      I2 => p_23_in,
      I3 => p_25_in39_in,
      I4 => p_1_in,
      I5 => p_20_in23_in,
      O => \new_crc[9]_i_5_n_0\
    );
\new_crc[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in14_in,
      I1 => p_15_in,
      I2 => p_0_in,
      I3 => p_6_in16_in,
      O => \new_crc[9]_i_6_n_0\
    );
\new_crc[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => p_21_in,
      I2 => p_10_in55_in,
      I3 => p_5_in0_in,
      O => \new_crc[9]_i_7_n_0\
    );
\new_crc[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_26_in,
      I1 => p_10_in18_in,
      I2 => p_4_in27_in,
      I3 => p_12_in19_in,
      I4 => p_6_in26_in,
      I5 => p_11_in,
      O => \new_crc[9]_i_8_n_0\
    );
\new_crc[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in42_in,
      I1 => p_20_in30_in,
      O => \new_crc[9]_i_9_n_0\
    );
\new_crc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(0),
      Q => \new_crc_reg_n_0_[0]\,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(10),
      Q => p_13_in64_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(11),
      Q => p_12_in69_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(12),
      Q => p_11_in2_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(13),
      Q => p_10_in3_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(14),
      Q => p_9_in28_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(15),
      Q => p_8_in4_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(16),
      Q => p_23_in5_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(17),
      Q => p_22_in29_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(18),
      Q => p_21_in6_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(19),
      Q => p_20_in30_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => p_6_in26_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(20),
      Q => p_19_in42_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(21),
      Q => p_18_in7_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(22),
      Q => p_17_in8_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(23),
      Q => p_16_in9_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(24),
      Q => p_38_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(25),
      Q => p_30_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(26),
      Q => p_29_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(27),
      Q => p_28_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(28),
      Q => p_27_in10_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(29),
      Q => p_26_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => p_5_in0_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(30),
      Q => p_25_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(31),
      Q => p_24_in11_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => p_4_in27_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => p_3_in40_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => p_2_in1_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => p_1_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => p_0_in41_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(8),
      Q => p_15_in50_in,
      R => \^new_crc_reg[0]_0\
    );
\new_crc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \new_crc[31]_i_1_n_0\,
      D => \p_2_in__0\(9),
      Q => p_14_in58_in,
      R => \^new_crc_reg[0]_0\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \crc_we_\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state[0]_i_2_n_0\,
      O => \state[0]_i_1__0_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000FF0032FF"
    )
        port map (
      I0 => pulse_0,
      I1 => \crc_clr_\,
      I2 => mode_1G,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030088"
    )
        port map (
      I0 => \last_int_\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \crc_we_\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[0]\,
      O => \state[1]_i_1__0_n_0\
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000055CF00"
    )
        port map (
      I0 => \last_int_\,
      I1 => \crc_clr_\,
      I2 => \^bcnt0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[2]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \state_reg_n_0_[0]\,
      S => \^new_crc_reg[0]_0\
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => \^new_crc_reg[0]_0\
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \state[2]_i_1__0_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => \^new_crc_reg[0]_0\
    );
\txd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_24_in11_in,
      I3 => \txd[0]_i_2_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(0),
      O => D(0)
    );
\txd[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D33FFFFFF0000"
    )
        port map (
      I0 => p_8_in4_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_16_in9_in,
      I3 => p_0_in41_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[0]_i_2_n_0\
    );
\txd[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[10]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(10),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_26_in,
      O => D(10)
    );
\txd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3DFDFFFF3DFD"
    )
        port map (
      I0 => p_18_in7_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_2_in1_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_10_in3_in,
      O => \txd[10]_i_2_n_0\
    );
\txd[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[11]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(11),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_27_in10_in,
      O => D(11)
    );
\txd[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C130C1C0C1F0C1"
    )
        port map (
      I0 => p_19_in42_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => p_3_in40_in,
      I5 => p_11_in2_in,
      O => \txd[11]_i_2_n_0\
    );
\txd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[12]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(12),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_28_in,
      O => D(12)
    );
\txd[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3DFDFFFF3DFD"
    )
        port map (
      I0 => p_20_in30_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_4_in27_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_12_in69_in,
      O => \txd[12]_i_2_n_0\
    );
\txd[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[13]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(13),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_29_in,
      O => D(13)
    );
\txd[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3DFDFFFF3DFD"
    )
        port map (
      I0 => p_21_in6_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_5_in0_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_13_in64_in,
      O => \txd[13]_i_2_n_0\
    );
\txd[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[14]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(14),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_30_in,
      O => D(14)
    );
\txd[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3DFDFFFF3DFD"
    )
        port map (
      I0 => p_22_in29_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_6_in26_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_14_in58_in,
      O => \txd[14]_i_2_n_0\
    );
\txd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[15]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(15),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_38_in,
      O => D(15)
    );
\txd[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3DFDFFFF3DFD"
    )
        port map (
      I0 => p_23_in5_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \new_crc_reg_n_0_[0]\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_15_in50_in,
      O => \txd[15]_i_2_n_0\
    );
\txd[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(16),
      I2 => p_24_in11_in,
      I3 => p_16_in9_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[16]_i_2_n_0\
    );
\txd[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFDFD"
    )
        port map (
      I0 => p_8_in4_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_0_in41_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[16]_i_3_n_0\
    );
\txd[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(17),
      I2 => p_25_in,
      I3 => p_17_in8_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[17]_i_2_n_0\
    );
\txd[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF3D3D"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_1_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[17]_i_3_n_0\
    );
\txd[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(18),
      I2 => p_26_in,
      I3 => p_18_in7_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[18]_i_2_n_0\
    );
\txd[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFDFD"
    )
        port map (
      I0 => p_10_in3_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_2_in1_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[18]_i_3_n_0\
    );
\txd[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAFAAAAAAA"
    )
        port map (
      I0 => \txd[19]_i_2_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => insert_crc,
      I5 => p_3_in40_in,
      O => D(19)
    );
\txd[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => p_11_in2_in,
      I4 => insert_crc,
      I5 => \txd[19]_i_3_n_0\,
      O => \txd[19]_i_2_n_0\
    );
\txd[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(19),
      I2 => p_27_in10_in,
      I3 => p_19_in42_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[19]_i_3_n_0\
    );
\txd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_25_in,
      I3 => \txd[1]_i_2_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(1),
      O => D(1)
    );
\txd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D00CCFFFF0000"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_17_in8_in,
      I3 => p_1_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[1]_i_2_n_0\
    );
\txd[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(20),
      I2 => p_28_in,
      I3 => p_20_in30_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[20]_i_2_n_0\
    );
\txd[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFDFD"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_4_in27_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[20]_i_3_n_0\
    );
\txd[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(21),
      I2 => p_29_in,
      I3 => p_21_in6_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[21]_i_2_n_0\
    );
\txd[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFDFD"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_5_in0_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[21]_i_3_n_0\
    );
\txd[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(22),
      I2 => p_30_in,
      I3 => p_22_in29_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[22]_i_2_n_0\
    );
\txd[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFDFD"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_6_in26_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[22]_i_3_n_0\
    );
\txd[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC88DD8D8DCCCC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(23),
      I2 => p_38_in,
      I3 => p_23_in5_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[23]_i_2_n_0\
    );
\txd[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFDFD"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \new_crc_reg_n_0_[0]\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      O => \txd[23]_i_3_n_0\
    );
\txd[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_0\,
      I1 => p_0_in41_in,
      I2 => insert_crc,
      I3 => \bdata2_reg[63]\(24),
      I4 => \rbytes_reg_reg[2]_0\,
      I5 => \txd[24]_i_2_n_0\,
      O => D(24)
    );
\txd[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(24),
      I1 => p_8_in4_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_24_in11_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_16_in9_in,
      O => \txd[24]_i_2_n_0\
    );
\txd[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFDFFFF3FFD0000"
    )
        port map (
      I0 => p_1_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \rbytes_reg_reg[0]_rep__1\,
      I4 => insert_crc,
      I5 => \txd[25]_i_2_n_0\,
      O => D(25)
    );
\txd[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD8CDC88888CDC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(25),
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_9_in28_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \txd[57]_i_3_n_0\,
      O => \txd[25]_i_2_n_0\
    );
\txd[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_0\,
      I1 => p_2_in1_in,
      I2 => insert_crc,
      I3 => \bdata2_reg[63]\(26),
      I4 => \rbytes_reg_reg[2]_0\,
      I5 => \txd[26]_i_2_n_0\,
      O => D(26)
    );
\txd[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(26),
      I1 => p_10_in3_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_26_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_18_in7_in,
      O => \txd[26]_i_2_n_0\
    );
\txd[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000003AAAAAAAA"
    )
        port map (
      I0 => \txd[27]_i_2_n_0\,
      I1 => p_3_in40_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => insert_crc,
      O => D(27)
    );
\txd[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD8CDC88888CDC"
    )
        port map (
      I0 => \rbytes_reg_reg[2]_0\,
      I1 => \bdata2_reg[63]\(27),
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => p_11_in2_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \txd[59]_i_3_n_0\,
      O => \txd[27]_i_2_n_0\
    );
\txd[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_0\,
      I1 => p_4_in27_in,
      I2 => insert_crc,
      I3 => \bdata2_reg[63]\(28),
      I4 => \rbytes_reg_reg[2]_0\,
      I5 => \txd[28]_i_2_n_0\,
      O => D(28)
    );
\txd[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(28),
      I1 => p_12_in69_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_28_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_20_in30_in,
      O => \txd[28]_i_2_n_0\
    );
\txd[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_0\,
      I1 => p_5_in0_in,
      I2 => insert_crc,
      I3 => \bdata2_reg[63]\(29),
      I4 => \rbytes_reg_reg[2]_0\,
      I5 => \txd[29]_i_2_n_0\,
      O => D(29)
    );
\txd[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(29),
      I1 => p_13_in64_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_29_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_21_in6_in,
      O => \txd[29]_i_2_n_0\
    );
\txd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_26_in,
      I3 => \txd[2]_i_2_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(2),
      O => D(2)
    );
\txd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D33FFFFFF0000"
    )
        port map (
      I0 => p_10_in3_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_18_in7_in,
      I3 => p_2_in1_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[2]_i_2_n_0\
    );
\txd[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_0\,
      I1 => p_6_in26_in,
      I2 => insert_crc,
      I3 => \bdata2_reg[63]\(30),
      I4 => \rbytes_reg_reg[2]_0\,
      I5 => \txd[30]_i_2_n_0\,
      O => D(30)
    );
\txd[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(30),
      I1 => p_14_in58_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_30_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_22_in29_in,
      O => \txd[30]_i_2_n_0\
    );
\txd[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBFBFB0B0B0"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_0\,
      I1 => \new_crc_reg_n_0_[0]\,
      I2 => insert_crc,
      I3 => \bdata2_reg[63]\(31),
      I4 => \rbytes_reg_reg[2]_0\,
      I5 => \txd[31]_i_4_n_0\,
      O => D(31)
    );
\txd[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(31),
      I1 => p_15_in50_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_38_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_23_in5_in,
      O => \txd[31]_i_4_n_0\
    );
\txd[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[32]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[32]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(32),
      I5 => txd1,
      O => D(32)
    );
\txd[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(32),
      I1 => p_0_in41_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_16_in9_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_8_in4_in,
      O => \txd[32]_i_2_n_0\
    );
\txd[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \bdata2_reg[63]\(32),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_24_in11_in,
      O => \txd[32]_i_3_n_0\
    );
\txd[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1\,
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => insert_crc,
      I4 => \txd[33]_i_2_n_0\,
      O => D(33)
    );
\txd[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFCCCCAAAACCCC"
    )
        port map (
      I0 => \txd[33]_i_3_n_0\,
      I1 => \bdata2_reg[63]\(33),
      I2 => \rbytes_reg_reg[1]_rep__0_0\,
      I3 => p_25_in,
      I4 => txd1,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[33]_i_2_n_0\
    );
\txd[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(33),
      I1 => p_1_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_17_in8_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_9_in28_in,
      O => \txd[33]_i_3_n_0\
    );
\txd[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[34]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[34]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(34),
      I5 => txd1,
      O => D(34)
    );
\txd[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(34),
      I1 => p_2_in1_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_18_in7_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_10_in3_in,
      O => \txd[34]_i_2_n_0\
    );
\txd[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \bdata2_reg[63]\(34),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_26_in,
      O => \txd[34]_i_3_n_0\
    );
\txd[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \rbytes_reg_reg[2]\(1),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => insert_crc,
      I4 => \txd[35]_i_2_n_0\,
      O => D(35)
    );
\txd[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CFCCCCAAAACCCC"
    )
        port map (
      I0 => \txd[35]_i_3_n_0\,
      I1 => \bdata2_reg[63]\(35),
      I2 => \rbytes_reg_reg[1]_rep__0_0\,
      I3 => p_27_in10_in,
      I4 => txd1,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[35]_i_2_n_0\
    );
\txd[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(35),
      I1 => p_3_in40_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_19_in42_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_11_in2_in,
      O => \txd[35]_i_3_n_0\
    );
\txd[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[36]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[36]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(36),
      I5 => txd1,
      O => D(36)
    );
\txd[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(36),
      I1 => p_4_in27_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_20_in30_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_12_in69_in,
      O => \txd[36]_i_2_n_0\
    );
\txd[36]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \bdata2_reg[63]\(36),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_28_in,
      O => \txd[36]_i_3_n_0\
    );
\txd[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[37]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[37]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(37),
      I5 => txd1,
      O => D(37)
    );
\txd[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(37),
      I1 => p_5_in0_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_21_in6_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_13_in64_in,
      O => \txd[37]_i_2_n_0\
    );
\txd[37]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \bdata2_reg[63]\(37),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_29_in,
      O => \txd[37]_i_3_n_0\
    );
\txd[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[38]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[38]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(38),
      I5 => txd1,
      O => D(38)
    );
\txd[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(38),
      I1 => p_6_in26_in,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_22_in29_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_14_in58_in,
      O => \txd[38]_i_2_n_0\
    );
\txd[38]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \bdata2_reg[63]\(38),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_30_in,
      O => \txd[38]_i_3_n_0\
    );
\txd[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[39]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[39]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(39),
      I5 => txd1,
      O => D(39)
    );
\txd[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F30A0A03F3FAFA"
    )
        port map (
      I0 => \bdata2_reg[63]\(39),
      I1 => \new_crc_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_23_in5_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_15_in50_in,
      O => \txd[39]_i_2_n_0\
    );
\txd[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AB"
    )
        port map (
      I0 => \bdata2_reg[63]\(39),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_38_in,
      O => \txd[39]_i_3_n_0\
    );
\txd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \txd[3]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \bdata2_reg[63]\(3),
      O => D(3)
    );
\txd[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003F0500003F05"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => p_3_in40_in,
      I2 => \rbytes_reg_reg[0]_rep__0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \txd[3]_i_3_n_0\,
      O => \txd[3]_i_2_n_0\
    );
\txd[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_19_in42_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_11_in2_in,
      O => \txd[3]_i_3_n_0\
    );
\txd[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(40),
      I2 => txd1,
      I3 => txd(40),
      O => D(40)
    );
\txd[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[40]_i_3_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \txd[56]_i_3_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(40),
      O => txd(40)
    );
\txd[40]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_8_in4_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_0_in41_in,
      O => \txd[40]_i_3_n_0\
    );
\txd[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(41),
      I2 => txd1,
      I3 => txd(41),
      O => D(41)
    );
\txd[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAF0CAFCCA00CA0C"
    )
        port map (
      I0 => \txd[41]_i_3_n_0\,
      I1 => \bdata2_reg[63]\(41),
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[2]\(0),
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \txd[57]_i_3_n_0\,
      O => txd(41)
    );
\txd[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_1_in,
      O => \txd[41]_i_3_n_0\
    );
\txd[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(42),
      I2 => txd1,
      I3 => txd(42),
      O => D(42)
    );
\txd[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[42]_i_3_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \txd[58]_i_3_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(42),
      O => txd(42)
    );
\txd[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_10_in3_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_2_in1_in,
      O => \txd[42]_i_3_n_0\
    );
\txd[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => txd(43),
      I1 => insert_crc,
      I2 => txd1,
      I3 => \bdata2_reg[63]\(43),
      O => D(43)
    );
\txd[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[59]_i_4_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \txd[59]_i_3_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(43),
      O => txd(43)
    );
\txd[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(44),
      I2 => txd1,
      I3 => txd(44),
      O => D(44)
    );
\txd[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[44]_i_3_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \txd[60]_i_3_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(44),
      O => txd(44)
    );
\txd[44]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_4_in27_in,
      O => \txd[44]_i_3_n_0\
    );
\txd[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(45),
      I2 => txd1,
      I3 => txd(45),
      O => D(45)
    );
\txd[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[45]_i_3_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \txd[61]_i_3_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(45),
      O => txd(45)
    );
\txd[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_5_in0_in,
      O => \txd[45]_i_3_n_0\
    );
\txd[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(46),
      I2 => txd1,
      I3 => txd(46),
      O => D(46)
    );
\txd[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[46]_i_3_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \txd[62]_i_3_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(46),
      O => txd(46)
    );
\txd[46]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_6_in26_in,
      O => \txd[46]_i_3_n_0\
    );
\txd[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(47),
      I2 => txd1,
      I3 => txd(47),
      O => D(47)
    );
\txd[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0FF00AAF0CC"
    )
        port map (
      I0 => \txd[47]_i_3_n_0\,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \txd[63]_i_5_n_0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \rbytes_reg_reg[2]\(0),
      I5 => \bdata2_reg[63]\(47),
      O => txd(47)
    );
\txd[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \new_crc_reg_n_0_[0]\,
      O => \txd[47]_i_3_n_0\
    );
\txd[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[48]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[48]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(48),
      I5 => txd1,
      O => D(48)
    );
\txd[48]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFE"
    )
        port map (
      I0 => \bdata2_reg[63]\(48),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_0_in41_in,
      O => \txd[48]_i_2_n_0\
    );
\txd[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_8_in4_in,
      I1 => p_16_in9_in,
      I2 => p_24_in11_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(48),
      O => \txd[48]_i_3_n_0\
    );
\txd[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[49]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[49]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(49),
      I5 => txd1,
      O => D(49)
    );
\txd[49]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"32F2"
    )
        port map (
      I0 => \bdata2_reg[63]\(49),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_1_in,
      O => \txd[49]_i_2_n_0\
    );
\txd[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => p_17_in8_in,
      I2 => p_25_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(49),
      O => \txd[49]_i_3_n_0\
    );
\txd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_28_in,
      I3 => \txd[4]_i_2_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(4),
      O => D(4)
    );
\txd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D33FFFFFF0000"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_20_in30_in,
      I3 => p_4_in27_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[4]_i_2_n_0\
    );
\txd[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[50]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[50]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(50),
      I5 => txd1,
      O => D(50)
    );
\txd[50]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFE"
    )
        port map (
      I0 => \bdata2_reg[63]\(50),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_2_in1_in,
      O => \txd[50]_i_2_n_0\
    );
\txd[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_10_in3_in,
      I1 => p_18_in7_in,
      I2 => p_26_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(50),
      O => \txd[50]_i_3_n_0\
    );
\txd[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EA00FF00EA0000"
    )
        port map (
      I0 => \txd[51]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[51]_i_3_n_0\,
      I3 => insert_crc,
      I4 => txd1,
      I5 => \bdata2_reg[63]\(51),
      O => D(51)
    );
\txd[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00730070"
    )
        port map (
      I0 => p_3_in40_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \rbytes_reg_reg[2]\(1),
      I4 => \bdata2_reg[63]\(51),
      O => \txd[51]_i_2_n_0\
    );
\txd[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_11_in2_in,
      I1 => p_19_in42_in,
      I2 => p_27_in10_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(51),
      O => \txd[51]_i_3_n_0\
    );
\txd[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[52]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[52]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(52),
      I5 => txd1,
      O => D(52)
    );
\txd[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFE"
    )
        port map (
      I0 => \bdata2_reg[63]\(52),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_4_in27_in,
      O => \txd[52]_i_2_n_0\
    );
\txd[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => p_20_in30_in,
      I2 => p_28_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(52),
      O => \txd[52]_i_3_n_0\
    );
\txd[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[53]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[53]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(53),
      I5 => txd1,
      O => D(53)
    );
\txd[53]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFE"
    )
        port map (
      I0 => \bdata2_reg[63]\(53),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_5_in0_in,
      O => \txd[53]_i_2_n_0\
    );
\txd[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => p_21_in6_in,
      I2 => p_29_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(53),
      O => \txd[53]_i_3_n_0\
    );
\txd[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[54]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[54]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(54),
      I5 => txd1,
      O => D(54)
    );
\txd[54]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFE"
    )
        port map (
      I0 => \bdata2_reg[63]\(54),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => p_6_in26_in,
      O => \txd[54]_i_2_n_0\
    );
\txd[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => p_22_in29_in,
      I2 => p_30_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(54),
      O => \txd[54]_i_3_n_0\
    );
\txd[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFF00"
    )
        port map (
      I0 => \txd[55]_i_2_n_0\,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \txd[55]_i_3_n_0\,
      I3 => insert_crc,
      I4 => \bdata2_reg[63]\(55),
      I5 => txd1,
      O => D(55)
    );
\txd[55]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3EFE"
    )
        port map (
      I0 => \bdata2_reg[63]\(55),
      I1 => \rbytes_reg_reg[1]_rep__0\,
      I2 => \rbytes_reg_reg[0]_rep__1\,
      I3 => \new_crc_reg_n_0_[0]\,
      O => \txd[55]_i_2_n_0\
    );
\txd[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF330F5500330F55"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => p_23_in5_in,
      I2 => p_38_in,
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => \bdata2_reg[63]\(55),
      O => \txd[55]_i_3_n_0\
    );
\txd[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(56),
      I2 => txd1,
      I3 => \txd[56]_i_2_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[56]_i_3_n_0\,
      O => D(56)
    );
\txd[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F5F3F0F0F5F30"
    )
        port map (
      I0 => p_8_in4_in,
      I1 => p_0_in41_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(56),
      O => \txd[56]_i_2_n_0\
    );
\txd[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_24_in11_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_16_in9_in,
      O => \txd[56]_i_3_n_0\
    );
\txd[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(57),
      I2 => txd1,
      I3 => \txd[57]_i_2_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[57]_i_3_n_0\,
      O => D(57)
    );
\txd[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F5F3F000F5F30"
    )
        port map (
      I0 => p_9_in28_in,
      I1 => p_1_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__1\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(57),
      O => \txd[57]_i_2_n_0\
    );
\txd[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_25_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_17_in8_in,
      O => \txd[57]_i_3_n_0\
    );
\txd[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(58),
      I2 => txd1,
      I3 => \txd[58]_i_2_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[58]_i_3_n_0\,
      O => D(58)
    );
\txd[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F5F3F0F0F5F30"
    )
        port map (
      I0 => p_10_in3_in,
      I1 => p_2_in1_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(58),
      O => \txd[58]_i_2_n_0\
    );
\txd[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_26_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_18_in7_in,
      O => \txd[58]_i_3_n_0\
    );
\txd[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => txd(59),
      I1 => insert_crc,
      I2 => txd1,
      I3 => \bdata2_reg[63]\(59),
      O => D(59)
    );
\txd[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A0FCAF00A00C"
    )
        port map (
      I0 => \txd[59]_i_3_n_0\,
      I1 => \bdata2_reg[63]\(59),
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[2]\(0),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \txd[59]_i_4_n_0\,
      O => txd(59)
    );
\txd[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_27_in10_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_19_in42_in,
      O => \txd[59]_i_3_n_0\
    );
\txd[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_11_in2_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_3_in40_in,
      O => \txd[59]_i_4_n_0\
    );
\txd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_29_in,
      I3 => \txd[5]_i_2_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(5),
      O => D(5)
    );
\txd[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D33FFFFFF0000"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_21_in6_in,
      I3 => p_5_in0_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[5]_i_2_n_0\
    );
\txd[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(60),
      I2 => txd1,
      I3 => \txd[60]_i_2_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[60]_i_3_n_0\,
      O => D(60)
    );
\txd[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F5F3F0F0F5F30"
    )
        port map (
      I0 => p_12_in69_in,
      I1 => p_4_in27_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__1\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(60),
      O => \txd[60]_i_2_n_0\
    );
\txd[60]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_28_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_20_in30_in,
      O => \txd[60]_i_3_n_0\
    );
\txd[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(61),
      I2 => txd1,
      I3 => \txd[61]_i_2_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[61]_i_3_n_0\,
      O => D(61)
    );
\txd[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F5F3F0F0F5F30"
    )
        port map (
      I0 => p_13_in64_in,
      I1 => p_5_in0_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__1\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(61),
      O => \txd[61]_i_2_n_0\
    );
\txd[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_29_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_21_in6_in,
      O => \txd[61]_i_3_n_0\
    );
\txd[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(62),
      I2 => txd1,
      I3 => \txd[62]_i_2_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[62]_i_3_n_0\,
      O => D(62)
    );
\txd[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F5F3F0F0F5F30"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => p_6_in26_in,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__0\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(62),
      O => \txd[62]_i_2_n_0\
    );
\txd[62]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_30_in,
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => p_22_in29_in,
      O => \txd[62]_i_3_n_0\
    );
\txd[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEFEFEAEFEAE"
    )
        port map (
      I0 => insert_crc,
      I1 => \bdata2_reg[63]\(63),
      I2 => txd1,
      I3 => \txd[63]_i_4_n_0\,
      I4 => \new_crc[30]_i_2_n_0\,
      I5 => \txd[63]_i_5_n_0\,
      O => D(63)
    );
\txd[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F5F3F0F0F5F30"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => \new_crc_reg_n_0_[0]\,
      I2 => \rbytes_reg_reg[2]\(1),
      I3 => \rbytes_reg_reg[0]_rep__1\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \bdata2_reg[63]\(63),
      O => \txd[63]_i_4_n_0\
    );
\txd[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_38_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_23_in5_in,
      O => \txd[63]_i_5_n_0\
    );
\txd[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_30_in,
      I3 => \txd[6]_i_2_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(6),
      O => D(6)
    );
\txd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D33FFFFFF0000"
    )
        port map (
      I0 => p_14_in58_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_22_in29_in,
      I3 => p_6_in26_in,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[6]_i_2_n_0\
    );
\txd[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFFFFAB0000"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_1\,
      I1 => \new_crc[28]_i_2_n_0\,
      I2 => p_38_in,
      I3 => \txd[7]_i_3_n_0\,
      I4 => insert_crc,
      I5 => \bdata2_reg[63]\(7),
      O => D(7)
    );
\txd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D33FFFFFF0000"
    )
        port map (
      I0 => p_15_in50_in,
      I1 => \rbytes_reg_reg[0]_rep__1\,
      I2 => p_23_in5_in,
      I3 => \new_crc_reg_n_0_[0]\,
      I4 => \rbytes_reg_reg[1]_rep__0\,
      I5 => \rbytes_reg_reg[2]\(1),
      O => \txd[7]_i_3_n_0\
    );
\txd[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[8]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(8),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_24_in11_in,
      O => D(8)
    );
\txd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3DFDFFFF3DFD"
    )
        port map (
      I0 => p_16_in9_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_0_in41_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_8_in4_in,
      O => \txd[8]_i_2_n_0\
    );
\txd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B888BB88BB8B"
    )
        port map (
      I0 => \txd[9]_i_2_n_0\,
      I1 => insert_crc,
      I2 => \rbytes_reg_reg[2]_0\,
      I3 => \bdata2_reg[63]\(9),
      I4 => \new_crc[23]_i_2_n_0\,
      I5 => p_25_in,
      O => D(9)
    );
\txd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F33D3D33F3FDFD"
    )
        port map (
      I0 => p_17_in8_in,
      I1 => \rbytes_reg_reg[2]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => p_9_in28_in,
      I4 => \rbytes_reg_reg[0]_rep__1\,
      I5 => p_1_in,
      O => \txd[9]_i_2_n_0\
    );
\txd_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[16]_i_2_n_0\,
      I1 => \txd[16]_i_3_n_0\,
      O => D(16),
      S => insert_crc
    );
\txd_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[17]_i_2_n_0\,
      I1 => \txd[17]_i_3_n_0\,
      O => D(17),
      S => insert_crc
    );
\txd_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[18]_i_2_n_0\,
      I1 => \txd[18]_i_3_n_0\,
      O => D(18),
      S => insert_crc
    );
\txd_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[20]_i_2_n_0\,
      I1 => \txd[20]_i_3_n_0\,
      O => D(20),
      S => insert_crc
    );
\txd_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[21]_i_2_n_0\,
      I1 => \txd[21]_i_3_n_0\,
      O => D(21),
      S => insert_crc
    );
\txd_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[22]_i_2_n_0\,
      I1 => \txd[22]_i_3_n_0\,
      O => D(22),
      S => insert_crc
    );
\txd_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \txd[23]_i_2_n_0\,
      I1 => \txd[23]_i_3_n_0\,
      O => D(23),
      S => insert_crc
    );
\we_int__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7FFF7F7F700F7"
    )
        port map (
      I0 => pulse_1,
      I1 => Q(0),
      I2 => \crc_cnt_reg[15]\(0),
      I3 => fmac_speed(0),
      I4 => fmac_speed(1),
      I5 => \crc_we_\,
      O => \we_int__i_1_n_0\
    );
\we_int__reg\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \we_int__i_1_n_0\,
      Q => \we_int_\,
      S => \^new_crc_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gige_s2p is
  port (
    gmii_rx_dv_dly : out STD_LOGIC;
    first_data_dly : out STD_LOGIC;
    frame_dly1_reg_0 : out STD_LOGIC;
    link_ok : out STD_LOGIC;
    pdet_in_dly_reg_0 : out STD_LOGIC;
    link_break : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \count_reg[7]_0\ : out STD_LOGIC;
    \consec_idle_reg[0]_0\ : out STD_LOGIC;
    \count_reg[8]_0\ : out STD_LOGIC;
    x_byte_cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_reg_0 : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rst__0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    lclk : in STD_LOGIC;
    first_data0 : in STD_LOGIC;
    first_data_dly_reg_0 : in STD_LOGIC;
    \data_in_dly1_reg[2]_0\ : in STD_LOGIC;
    link_ok_reg_0 : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_\ : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    mode_100M : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gige_s2p;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gige_s2p is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cff0 : STD_LOGIC;
  signal cff1 : STD_LOGIC;
  signal cff2 : STD_LOGIC;
  signal cff3 : STD_LOGIC;
  signal cff4 : STD_LOGIC;
  signal cff5 : STD_LOGIC;
  signal cff6 : STD_LOGIC;
  signal cff7 : STD_LOGIC;
  signal consec_idle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \consec_idle[7]_i_1_n_0\ : STD_LOGIC;
  signal \^consec_idle_reg[0]_0\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count100 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal count1000 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal count1002 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count100[14]_i_2_n_0\ : STD_LOGIC;
  signal \count100[15]_i_3_n_0\ : STD_LOGIC;
  signal \count100[15]_i_4_n_0\ : STD_LOGIC;
  signal \count100[15]_i_5_n_0\ : STD_LOGIC;
  signal \count100[15]_i_6_n_0\ : STD_LOGIC;
  signal \count100[15]_i_7_n_0\ : STD_LOGIC;
  signal \count100[1]_i_1_n_0\ : STD_LOGIC;
  signal \count100[9]_i_2_n_0\ : STD_LOGIC;
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[10]_i_1_n_0\ : STD_LOGIC;
  signal \count[11]_i_1_n_0\ : STD_LOGIC;
  signal \count[12]_i_1_n_0\ : STD_LOGIC;
  signal \count[13]_i_1_n_0\ : STD_LOGIC;
  signal \count[14]_i_1_n_0\ : STD_LOGIC;
  signal \count[14]_i_2_n_0\ : STD_LOGIC;
  signal \count[14]_i_3_n_0\ : STD_LOGIC;
  signal \count[15]_i_1_n_0\ : STD_LOGIC;
  signal \count[15]_i_2_n_0\ : STD_LOGIC;
  signal \count[15]_i_3_n_0\ : STD_LOGIC;
  signal \count[15]_i_4_n_0\ : STD_LOGIC;
  signal \count[15]_i_5_n_0\ : STD_LOGIC;
  signal \count[15]_i_6_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_2_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[5]_i_1_n_0\ : STD_LOGIC;
  signal \count[6]_i_1_n_0\ : STD_LOGIC;
  signal \count[6]_i_2_n_0\ : STD_LOGIC;
  signal \count[6]_i_3_n_0\ : STD_LOGIC;
  signal \count[7]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_1_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[9]_i_1_n_0\ : STD_LOGIC;
  signal \count[9]_i_3_n_0\ : STD_LOGIC;
  signal \^count_reg[8]_0\ : STD_LOGIC;
  signal counter2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal counter20 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal counter22 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \counter2[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter2[1]_i_2_n_0\ : STD_LOGIC;
  signal \counter2[7]_i_3_n_0\ : STD_LOGIC;
  signal \counter2[7]_i_4_n_0\ : STD_LOGIC;
  signal ctrl_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ctrl_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \ctrl_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \ctrl_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_3__0_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_in_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_in_dly1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_in_dly1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_dly1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_dly1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_dly1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_dly1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_dly1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_in_dly1[7]_i_1_n_0\ : STD_LOGIC;
  signal data_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \data_out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[34]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[39]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[39]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[41]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[41]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[41]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[42]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[47]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[49]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[49]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_7_n_0\ : STD_LOGIC;
  signal \dff0[7]_i_1_n_0\ : STD_LOGIC;
  signal \dff0[7]_i_2_n_0\ : STD_LOGIC;
  signal \dff0[7]_i_3_n_0\ : STD_LOGIC;
  signal \dff0[7]_i_4_n_0\ : STD_LOGIC;
  signal eof : STD_LOGIC;
  signal eof0 : STD_LOGIC;
  signal eof0_2 : STD_LOGIC;
  signal \eof0_i_2__1_n_0\ : STD_LOGIC;
  signal \eof0_i_3__1_n_0\ : STD_LOGIC;
  signal \eof0_i_4__0_n_0\ : STD_LOGIC;
  signal \eof0_i_5__0_n_0\ : STD_LOGIC;
  signal \eof0_i_6__1_n_0\ : STD_LOGIC;
  signal \eof0_i_7__0_n_0\ : STD_LOGIC;
  signal eof1 : STD_LOGIC;
  signal eof1_5 : STD_LOGIC;
  signal \eof1_i_2__0_n_0\ : STD_LOGIC;
  signal \eof1_i_3__1_n_0\ : STD_LOGIC;
  signal \eof1_i_4__1_n_0\ : STD_LOGIC;
  signal eof2 : STD_LOGIC;
  signal eof2_1 : STD_LOGIC;
  signal eof2_i_2_n_0 : STD_LOGIC;
  signal eof2_i_3_n_0 : STD_LOGIC;
  signal eof2_i_4_n_0 : STD_LOGIC;
  signal eof3 : STD_LOGIC;
  signal eof3_4 : STD_LOGIC;
  signal eof3_i_2_n_0 : STD_LOGIC;
  signal eof3_i_3_n_0 : STD_LOGIC;
  signal eof3_i_4_n_0 : STD_LOGIC;
  signal eof3_i_5_n_0 : STD_LOGIC;
  signal eof4 : STD_LOGIC;
  signal eof4_3 : STD_LOGIC;
  signal eof4_i_2_n_0 : STD_LOGIC;
  signal eof4_i_3_n_0 : STD_LOGIC;
  signal eof4_i_4_n_0 : STD_LOGIC;
  signal eof4_i_5_n_0 : STD_LOGIC;
  signal eof4_i_6_n_0 : STD_LOGIC;
  signal eof4_i_7_n_0 : STD_LOGIC;
  signal eof5 : STD_LOGIC;
  signal eof5_6 : STD_LOGIC;
  signal eof5_i_2_n_0 : STD_LOGIC;
  signal eof5_i_3_n_0 : STD_LOGIC;
  signal eof5_i_4_n_0 : STD_LOGIC;
  signal eof5_i_5_n_0 : STD_LOGIC;
  signal eof5_i_6_n_0 : STD_LOGIC;
  signal eof5_i_7_n_0 : STD_LOGIC;
  signal eof6 : STD_LOGIC;
  signal eof6_0 : STD_LOGIC;
  signal eof6_i_1_n_0 : STD_LOGIC;
  signal eof6_i_3_n_0 : STD_LOGIC;
  signal eof6_i_4_n_0 : STD_LOGIC;
  signal eof6_i_5_n_0 : STD_LOGIC;
  signal eof6_i_6_n_0 : STD_LOGIC;
  signal eof_dly1 : STD_LOGIC;
  signal eof_dly2 : STD_LOGIC;
  signal eof_i_2_n_0 : STD_LOGIC;
  signal first_data : STD_LOGIC;
  signal frame_dly1 : STD_LOGIC;
  signal \^frame_dly1_reg_0\ : STD_LOGIC;
  signal idle_detect : STD_LOGIC;
  signal idle_detect0 : STD_LOGIC;
  signal link_break1 : STD_LOGIC;
  signal \link_break1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_n_0\ : STD_LOGIC;
  signal \link_break1_carry__0_n_1\ : STD_LOGIC;
  signal \link_break1_carry__0_n_2\ : STD_LOGIC;
  signal \link_break1_carry__0_n_3\ : STD_LOGIC;
  signal \link_break1_carry__0_n_5\ : STD_LOGIC;
  signal \link_break1_carry__0_n_6\ : STD_LOGIC;
  signal \link_break1_carry__0_n_7\ : STD_LOGIC;
  signal \link_break1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \link_break1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \link_break1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \link_break1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \link_break1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \link_break1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \link_break1_carry__1_n_3\ : STD_LOGIC;
  signal \link_break1_carry__1_n_5\ : STD_LOGIC;
  signal \link_break1_carry__1_n_6\ : STD_LOGIC;
  signal \link_break1_carry__1_n_7\ : STD_LOGIC;
  signal link_break1_carry_i_1_n_0 : STD_LOGIC;
  signal link_break1_carry_i_2_n_0 : STD_LOGIC;
  signal link_break1_carry_i_3_n_0 : STD_LOGIC;
  signal link_break1_carry_i_4_n_0 : STD_LOGIC;
  signal link_break1_carry_i_5_n_0 : STD_LOGIC;
  signal link_break1_carry_i_6_n_0 : STD_LOGIC;
  signal link_break1_carry_i_7_n_0 : STD_LOGIC;
  signal link_break1_carry_i_8_n_0 : STD_LOGIC;
  signal link_break1_carry_n_0 : STD_LOGIC;
  signal link_break1_carry_n_1 : STD_LOGIC;
  signal link_break1_carry_n_2 : STD_LOGIC;
  signal link_break1_carry_n_3 : STD_LOGIC;
  signal link_break1_carry_n_5 : STD_LOGIC;
  signal link_break1_carry_n_6 : STD_LOGIC;
  signal link_break1_carry_n_7 : STD_LOGIC;
  signal \link_ok0__0\ : STD_LOGIC;
  signal link_ok_i_2_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal pdet_in_dly : STD_LOGIC;
  signal \^pdet_in_dly_reg_0\ : STD_LOGIC;
  signal pulse100 : STD_LOGIC;
  signal pulse100_dly1 : STD_LOGIC;
  signal pulse100_i_1_n_0 : STD_LOGIC;
  signal pvld : STD_LOGIC;
  signal pvld_i_1_n_0 : STD_LOGIC;
  signal pvld_i_2_n_0 : STD_LOGIC;
  signal x_bcnt_we_i_1_n_0 : STD_LOGIC;
  signal \^x_byte_cnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \x_byte_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_byte_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \x_byte_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \x_byte_cnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \x_byte_cnt_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \x_byte_cnt_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \x_byte_cnt_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \x_byte_cnt_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \x_byte_cnt_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_byte_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal x_we : STD_LOGIC;
  signal x_we_i_2_n_0 : STD_LOGIC;
  signal NLW_link_break1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_link_break1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_link_break1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_link_break1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_link_break1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_link_break1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_byte_cnt_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_x_byte_cnt_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_x_byte_cnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count100[10]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \count100[11]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \count100[12]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \count100[13]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \count100[15]_i_5\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \count100[15]_i_6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \count100[15]_i_7\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \count100[1]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \count100[2]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \count100[3]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \count100[4]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \count100[7]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \count100[8]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \count100[9]_i_2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \count[11]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \count[12]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \count[13]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \count[14]_i_3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \count[15]_i_5\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \count[15]_i_6\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \count[1]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \count[4]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \count[4]_i_3\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \count[6]_i_2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \count[7]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \counter2[0]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \counter2[1]_i_2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \counter2[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \counter2[3]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \counter2[4]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \counter2[7]_i_2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \counter2[7]_i_3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ctrl_out[0]_i_5\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ctrl_out[1]_i_3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \ctrl_out[2]_i_2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ctrl_out[3]_i_2__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ctrl_out[3]_i_3__0\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ctrl_out[4]_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ctrl_out[6]_i_1__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \ctrl_out[7]_i_1__0\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \data_in_dly1[4]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \data_in_dly1[5]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \data_in_dly1[6]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \data_in_dly1[7]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \data_out[0]_i_3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \data_out[17]_i_5\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \data_out[19]_i_3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \data_out[22]_i_2__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \data_out[23]_i_2__0\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \data_out[24]_i_4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \data_out[26]_i_2__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \data_out[26]_i_3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \data_out[2]_i_3\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \data_out[31]_i_2__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \data_out[31]_i_4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \data_out[32]_i_1__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \data_out[33]_i_3\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \data_out[33]_i_4\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \data_out[33]_i_5\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \data_out[33]_i_6\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \data_out[34]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \data_out[34]_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \data_out[3]_i_2__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \data_out[40]_i_1__0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \data_out[41]_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \data_out[41]_i_3\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \data_out[42]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \data_out[48]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \data_out[49]_i_2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \data_out[4]_i_3\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \data_out[50]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \data_out[51]_i_1__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \data_out[52]_i_1__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \data_out[53]_i_1__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \data_out[54]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \data_out[55]_i_1__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \data_out[55]_i_3\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \data_out[55]_i_4\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \data_out[57]_i_1__0\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \data_out[58]_i_1__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \data_out[59]_i_1__0\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \data_out[60]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \data_out[61]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_out[62]_i_1__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \data_out[63]_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_out[6]_i_1__0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \data_out[8]_i_3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \data_out[8]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \data_out[8]_i_5\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \data_out[9]_i_4\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \data_out[9]_i_6\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \data_out[9]_i_7\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \dff0[7]_i_3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \eof0_i_4__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \eof0_i_6__1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of eof2_i_3 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of eof3_i_3 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of eof3_i_5 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of eof4_i_2 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of eof4_i_6 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of eof4_i_7 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of eof5_i_3 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of eof5_i_5 : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of eof5_i_6 : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of eof6_i_5 : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of eof6_i_6 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of eof_i_2 : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of idle_detect_i_1 : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of pvld_i_2 : label is "soft_lutpair443";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \consec_idle_reg[0]_0\ <= \^consec_idle_reg[0]_0\;
  \count_reg[8]_0\ <= \^count_reg[8]_0\;
  frame_dly1_reg_0 <= \^frame_dly1_reg_0\;
  pdet_in_dly_reg_0 <= \^pdet_in_dly_reg_0\;
  x_byte_cnt(15 downto 0) <= \^x_byte_cnt\(15 downto 0);
cff0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => \^pdet_in_dly_reg_0\,
      Q => cff0,
      R => \rst__0\
    );
cff1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff0,
      Q => cff1,
      R => \rst__0\
    );
cff2_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff1,
      Q => cff2,
      R => \rst__0\
    );
cff3_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff2,
      Q => cff3,
      R => \rst__0\
    );
cff4_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff3,
      Q => cff4,
      R => \rst__0\
    );
cff5_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff4,
      Q => cff5,
      R => \rst__0\
    );
cff6_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff5,
      Q => cff6,
      R => \rst__0\
    );
cff7_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => cff6,
      Q => cff7,
      R => \rst__0\
    );
\consec_idle[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => \rst_\,
      O => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => idle_detect,
      Q => consec_idle(0),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(0),
      Q => consec_idle(1),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(1),
      Q => consec_idle(2),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(2),
      Q => consec_idle(3),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(3),
      Q => consec_idle(4),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(4),
      Q => consec_idle(5),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(5),
      Q => consec_idle(6),
      R => \consec_idle[7]_i_1_n_0\
    );
\consec_idle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => consec_idle(6),
      Q => consec_idle(7),
      R => \consec_idle[7]_i_1_n_0\
    );
\count100[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count100(0),
      O => count1002(0)
    );
\count100[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count100(10),
      I1 => \count100[14]_i_2_n_0\,
      O => count1002(10)
    );
\count100[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => count100(11),
      I1 => \count100[14]_i_2_n_0\,
      I2 => count100(10),
      O => count1002(11)
    );
\count100[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => count100(12),
      I1 => count100(10),
      I2 => \count100[14]_i_2_n_0\,
      I3 => count100(11),
      O => count1002(12)
    );
\count100[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => count100(11),
      I1 => \count100[14]_i_2_n_0\,
      I2 => count100(10),
      I3 => count100(12),
      I4 => count100(13),
      O => count1002(13)
    );
\count100[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => count100(14),
      I1 => count100(11),
      I2 => \count100[14]_i_2_n_0\,
      I3 => count100(10),
      I4 => count100(12),
      I5 => count100(13),
      O => count1002(14)
    );
\count100[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => count100(8),
      I1 => \count100[9]_i_2_n_0\,
      I2 => count100(6),
      I3 => count100(5),
      I4 => count100(7),
      I5 => count100(9),
      O => \count100[14]_i_2_n_0\
    );
\count100[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0800FFFF"
    )
        port map (
      I0 => count100(0),
      I1 => count100(1),
      I2 => \count100[15]_i_3_n_0\,
      I3 => \count100[15]_i_4_n_0\,
      I4 => \rst_\,
      I5 => \count100[15]_i_5_n_0\,
      O => count1000(5)
    );
\count100[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count100(15),
      I1 => \count100[15]_i_6_n_0\,
      I2 => count100(14),
      O => count1002(15)
    );
\count100[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => count100(7),
      I1 => count100(4),
      I2 => count100(2),
      I3 => count100(3),
      I4 => count100(5),
      I5 => count100(6),
      O => \count100[15]_i_3_n_0\
    );
\count100[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => count100(8),
      I1 => count100(13),
      I2 => count100(14),
      I3 => count100(15),
      I4 => \count100[15]_i_7_n_0\,
      O => \count100[15]_i_4_n_0\
    );
\count100[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^frame_dly1_reg_0\,
      I1 => frame_dly1,
      O => \count100[15]_i_5_n_0\
    );
\count100[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => count100(13),
      I1 => count100(12),
      I2 => count100(10),
      I3 => \count100[14]_i_2_n_0\,
      I4 => count100(11),
      O => \count100[15]_i_6_n_0\
    );
\count100[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count100(12),
      I1 => count100(10),
      I2 => count100(9),
      I3 => count100(11),
      O => \count100[15]_i_7_n_0\
    );
\count100[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FF4"
    )
        port map (
      I0 => frame_dly1,
      I1 => \^frame_dly1_reg_0\,
      I2 => count100(0),
      I3 => count100(1),
      O => \count100[1]_i_1_n_0\
    );
\count100[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => count100(2),
      I1 => count100(1),
      I2 => count100(0),
      O => count1002(2)
    );
\count100[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => count100(3),
      I1 => count100(0),
      I2 => count100(1),
      I3 => count100(2),
      O => count1002(3)
    );
\count100[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => count100(4),
      I1 => count100(2),
      I2 => count100(1),
      I3 => count100(0),
      I4 => count100(3),
      O => count1002(4)
    );
\count100[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => count100(3),
      I1 => count100(0),
      I2 => count100(1),
      I3 => count100(2),
      I4 => count100(4),
      I5 => count100(5),
      O => count1002(5)
    );
\count100[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => count100(6),
      I1 => \count100[9]_i_2_n_0\,
      I2 => count100(5),
      O => count1002(6)
    );
\count100[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA6A"
    )
        port map (
      I0 => count100(7),
      I1 => count100(5),
      I2 => count100(6),
      I3 => \count100[9]_i_2_n_0\,
      O => count1002(7)
    );
\count100[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => count100(8),
      I1 => \count100[9]_i_2_n_0\,
      I2 => count100(6),
      I3 => count100(5),
      I4 => count100(7),
      O => count1002(8)
    );
\count100[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => count100(9),
      I1 => count100(7),
      I2 => count100(5),
      I3 => count100(6),
      I4 => \count100[9]_i_2_n_0\,
      I5 => count100(8),
      O => count1002(9)
    );
\count100[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count100(3),
      I1 => count100(0),
      I2 => count100(1),
      I3 => count100(2),
      I4 => count100(4),
      O => \count100[9]_i_2_n_0\
    );
\count100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(0),
      Q => count100(0),
      R => count1000(5)
    );
\count100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(10),
      Q => count100(10),
      R => count1000(5)
    );
\count100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(11),
      Q => count100(11),
      R => count1000(5)
    );
\count100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(12),
      Q => count100(12),
      R => count1000(5)
    );
\count100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(13),
      Q => count100(13),
      R => count1000(5)
    );
\count100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(14),
      Q => count100(14),
      R => count1000(5)
    );
\count100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(15),
      Q => count100(15),
      R => count1000(5)
    );
\count100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \count100[1]_i_1_n_0\,
      Q => count100(1),
      R => \rst__0\
    );
\count100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(2),
      Q => count100(2),
      R => count1000(5)
    );
\count100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(3),
      Q => count100(3),
      R => count1000(5)
    );
\count100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(4),
      Q => count100(4),
      R => count1000(5)
    );
\count100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(5),
      Q => count100(5),
      R => count1000(5)
    );
\count100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(6),
      Q => count100(6),
      R => count1000(5)
    );
\count100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(7),
      Q => count100(7),
      R => count1000(5)
    );
\count100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(8),
      Q => count100(8),
      R => count1000(5)
    );
\count100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => count1002(9),
      Q => count100(9),
      R => count1000(5)
    );
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count[15]_i_4_n_0\,
      I1 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count(10),
      I1 => \count[14]_i_2_n_0\,
      O => \count[10]_i_1_n_0\
    );
\count[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => count(11),
      I1 => \count[14]_i_2_n_0\,
      I2 => count(10),
      O => \count[11]_i_1_n_0\
    );
\count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => count(12),
      I1 => \count[14]_i_2_n_0\,
      I2 => count(11),
      I3 => count(10),
      O => \count[12]_i_1_n_0\
    );
\count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => count(13),
      I1 => count(12),
      I2 => count(10),
      I3 => count(11),
      I4 => \count[14]_i_2_n_0\,
      O => \count[13]_i_1_n_0\
    );
\count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => count(14),
      I1 => \count[14]_i_2_n_0\,
      I2 => count(11),
      I3 => count(10),
      I4 => count(12),
      I5 => count(13),
      O => \count[14]_i_1_n_0\
    );
\count[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count(9),
      I1 => \count[14]_i_3_n_0\,
      I2 => count(2),
      I3 => count(0),
      I4 => count(1),
      I5 => count(8),
      O => \count[14]_i_2_n_0\
    );
\count[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => count(5),
      I1 => count(6),
      I2 => count(4),
      I3 => count(7),
      I4 => count(3),
      O => \count[14]_i_3_n_0\
    );
\count[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => \count[15]_i_4_n_0\,
      I3 => \rst_\,
      O => \count[15]_i_1_n_0\
    );
\count[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \rst_\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      O => \count[15]_i_2_n_0\
    );
\count[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA6"
    )
        port map (
      I0 => count(15),
      I1 => \count[15]_i_5_n_0\,
      I2 => count(12),
      I3 => count(14),
      I4 => count(13),
      O => \count[15]_i_3_n_0\
    );
\count[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7530753030FF7530"
    )
        port map (
      I0 => frame_dly1,
      I1 => \count[9]_i_3_n_0\,
      I2 => \count[15]_i_6_n_0\,
      I3 => \^frame_dly1_reg_0\,
      I4 => fmac_speed(0),
      I5 => fmac_speed(1),
      O => \count[15]_i_4_n_0\
    );
\count[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => count(10),
      I1 => count(11),
      I2 => \count[14]_i_2_n_0\,
      O => \count[15]_i_5_n_0\
    );
\count[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count(9),
      I1 => \eof0_i_7__0_n_0\,
      O => \count[15]_i_6_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF990999999909"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^frame_dly1_reg_0\,
      I3 => frame_dly1,
      I4 => mode_1G,
      I5 => \count[1]_i_2_n_0\,
      O => \count[1]_i_1_n_0\
    );
\count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \count[9]_i_3_n_0\,
      I1 => \count[15]_i_6_n_0\,
      I2 => \^frame_dly1_reg_0\,
      O => \count[1]_i_2_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAB"
    )
        port map (
      I0 => \count[15]_i_4_n_0\,
      I1 => count(0),
      I2 => count(1),
      I3 => count(2),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020A0F0A020A000"
    )
        port map (
      I0 => \count[3]_i_2_n_0\,
      I1 => \count[1]_i_2_n_0\,
      I2 => \rst_\,
      I3 => fmac_speed(1),
      I4 => fmac_speed(0),
      I5 => count(3),
      O => \count[3]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE01FE01"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      I2 => count(2),
      I3 => count(3),
      I4 => mode_1G,
      I5 => \count[4]_i_2_n_0\,
      O => \count[3]_i_2_n_0\
    );
\count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEB00C300C3EBEB"
    )
        port map (
      I0 => \count[4]_i_2_n_0\,
      I1 => count(4),
      I2 => \count[4]_i_3_n_0\,
      I3 => \count[15]_i_4_n_0\,
      I4 => fmac_speed(1),
      I5 => fmac_speed(0),
      O => \count[4]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => frame_dly1,
      I1 => \^frame_dly1_reg_0\,
      I2 => \count[9]_i_3_n_0\,
      I3 => \count[15]_i_6_n_0\,
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count(2),
      I1 => count(3),
      I2 => count(1),
      I3 => count(0),
      O => \count[4]_i_3_n_0\
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => count(5),
      I1 => count(2),
      I2 => count(3),
      I3 => count(1),
      I4 => count(0),
      I5 => count(4),
      O => \count[5]_i_1_n_0\
    );
\count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B4F4F000C000B"
    )
        port map (
      I0 => frame_dly1,
      I1 => \^frame_dly1_reg_0\,
      I2 => \count[6]_i_2_n_0\,
      I3 => \count[6]_i_3_n_0\,
      I4 => fmac_speed(0),
      I5 => fmac_speed(1),
      O => \count[6]_i_1_n_0\
    );
\count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => count(6),
      I1 => count(5),
      I2 => count(4),
      I3 => \count[4]_i_3_n_0\,
      O => \count[6]_i_2_n_0\
    );
\count[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count[15]_i_6_n_0\,
      I1 => \count[9]_i_3_n_0\,
      O => \count[6]_i_3_n_0\
    );
\count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => count(7),
      I1 => count(2),
      I2 => count(3),
      I3 => count(1),
      I4 => count(0),
      I5 => \count[7]_i_2_n_0\,
      O => \count[7]_i_1_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => count(4),
      I1 => count(6),
      I2 => count(5),
      O => \count[7]_i_2_n_0\
    );
\count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F22FF22F0000F00F"
    )
        port map (
      I0 => \^frame_dly1_reg_0\,
      I1 => frame_dly1,
      I2 => count(8),
      I3 => \count[8]_i_2_n_0\,
      I4 => \count[15]_i_4_n_0\,
      I5 => \^count_reg[8]_0\,
      O => \count[8]_i_1_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count(3),
      I1 => count(7),
      I2 => \count[7]_i_2_n_0\,
      I3 => count(2),
      I4 => count(0),
      I5 => count(1),
      O => \count[8]_i_2_n_0\
    );
\count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F22002200FF0F"
    )
        port map (
      I0 => \^frame_dly1_reg_0\,
      I1 => frame_dly1,
      I2 => \count[15]_i_4_n_0\,
      I3 => \^count_reg[8]_0\,
      I4 => count(9),
      I5 => \count[9]_i_3_n_0\,
      O => \count[9]_i_1_n_0\
    );
\count[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      O => \^count_reg[8]_0\
    );
\count[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => count(8),
      I1 => count(1),
      I2 => count(0),
      I3 => count(2),
      I4 => \count[14]_i_3_n_0\,
      O => \count[9]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => \rst__0\
    );
\count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[10]_i_1_n_0\,
      Q => count(10),
      R => \count[15]_i_1_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[11]_i_1_n_0\,
      Q => count(11),
      R => \count[15]_i_1_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[12]_i_1_n_0\,
      Q => count(12),
      R => \count[15]_i_1_n_0\
    );
\count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[13]_i_1_n_0\,
      Q => count(13),
      R => \count[15]_i_1_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[14]_i_1_n_0\,
      Q => count(14),
      R => \count[15]_i_1_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[15]_i_3_n_0\,
      Q => count(15),
      R => \count[15]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => \rst__0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[2]_i_1_n_0\,
      Q => count(2),
      R => \rst__0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \count[3]_i_1_n_0\,
      Q => count(3),
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[4]_i_1_n_0\,
      Q => count(4),
      R => \rst__0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[5]_i_1_n_0\,
      Q => count(5),
      R => \count[15]_i_1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[6]_i_1_n_0\,
      Q => count(6),
      R => \rst__0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[7]_i_1_n_0\,
      Q => count(7),
      R => \count[15]_i_1_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[8]_i_1_n_0\,
      Q => count(8),
      R => \rst__0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \count[15]_i_2_n_0\,
      D => \count[9]_i_1_n_0\,
      Q => count(9),
      R => \rst__0\
    );
\counter2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2(0),
      O => counter22(0)
    );
\counter2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBABEBEBEBE"
    )
        port map (
      I0 => \count100[15]_i_5_n_0\,
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => \counter2[1]_i_2_n_0\,
      I4 => counter2(2),
      I5 => counter2(3),
      O => \counter2[1]_i_1_n_0\
    );
\counter2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2(6),
      I1 => counter2(4),
      I2 => counter2(7),
      I3 => counter2(5),
      O => \counter2[1]_i_2_n_0\
    );
\counter2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => counter2(2),
      I1 => counter2(1),
      I2 => counter2(0),
      O => counter22(2)
    );
\counter2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => counter2(3),
      I1 => counter2(0),
      I2 => counter2(1),
      I3 => counter2(2),
      O => counter22(3)
    );
\counter2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => counter2(4),
      I1 => counter2(2),
      I2 => counter2(1),
      I3 => counter2(0),
      I4 => counter2(3),
      O => counter22(4)
    );
\counter2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => counter2(5),
      I1 => counter2(3),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(2),
      I5 => counter2(4),
      O => counter22(5)
    );
\counter2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter2(6),
      I1 => \counter2[7]_i_4_n_0\,
      O => counter22(6)
    );
\counter2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => frame_dly1,
      I1 => \^frame_dly1_reg_0\,
      I2 => \counter2[7]_i_3_n_0\,
      I3 => \rst_\,
      O => counter20(3)
    );
\counter2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => counter2(7),
      I1 => \counter2[7]_i_4_n_0\,
      I2 => counter2(6),
      O => counter22(7)
    );
\counter2[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \counter2[1]_i_2_n_0\,
      I1 => counter2(2),
      I2 => counter2(1),
      I3 => counter2(3),
      I4 => counter2(0),
      O => \counter2[7]_i_3_n_0\
    );
\counter2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter2(5),
      I1 => counter2(3),
      I2 => counter2(0),
      I3 => counter2(1),
      I4 => counter2(2),
      I5 => counter2(4),
      O => \counter2[7]_i_4_n_0\
    );
\counter2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(0),
      Q => counter2(0),
      R => counter20(3)
    );
\counter2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \counter2[1]_i_1_n_0\,
      Q => counter2(1),
      R => \rst__0\
    );
\counter2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(2),
      Q => counter2(2),
      R => counter20(3)
    );
\counter2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(3),
      Q => counter2(3),
      R => counter20(3)
    );
\counter2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(4),
      Q => counter2(4),
      R => counter20(3)
    );
\counter2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(5),
      Q => counter2(5),
      R => counter20(3)
    );
\counter2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(6),
      Q => counter2(6),
      R => counter20(3)
    );
\counter2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => counter22(7),
      Q => counter2(7),
      R => counter20(3)
    );
ctrl_in_reg: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => first_data_dly_reg_0,
      Q => \^pdet_in_dly_reg_0\,
      S => \rst__0\
    );
\ctrl_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E000E0000"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => cff7,
      I2 => \ctrl_out[0]_i_2_n_0\,
      I3 => \ctrl_out[0]_i_3_n_0\,
      I4 => \ctrl_out[0]_i_4_n_0\,
      I5 => cff4,
      O => ctrl_out(0)
    );
\ctrl_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040F04"
    )
        port map (
      I0 => cff5,
      I1 => \data_out[26]_i_4_n_0\,
      I2 => eof0,
      I3 => \data_out[34]_i_2_n_0\,
      I4 => cff6,
      O => \ctrl_out[0]_i_2_n_0\
    );
\ctrl_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => cff2,
      I1 => \ctrl_out[0]_i_5_n_0\,
      I2 => eof0,
      I3 => cff3,
      I4 => \data_out[8]_i_4_n_0\,
      O => \ctrl_out[0]_i_3_n_0\
    );
\ctrl_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => pvld,
      I1 => eof1,
      I2 => eof2,
      I3 => eof0,
      I4 => eof3,
      I5 => \^consec_idle_reg[0]_0\,
      O => \ctrl_out[0]_i_4_n_0\
    );
\ctrl_out[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => eof1,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      I3 => eof0,
      O => \ctrl_out[0]_i_5_n_0\
    );
\ctrl_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0E0E000E0E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => cff6,
      I2 => \ctrl_out[1]_i_2_n_0\,
      I3 => cff5,
      I4 => \data_out[34]_i_2_n_0\,
      I5 => eof0,
      O => ctrl_out(1)
    );
\ctrl_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F444F4FFFF"
    )
        port map (
      I0 => \ctrl_out[1]_i_3_n_0\,
      I1 => \data_out[26]_i_4_n_0\,
      I2 => \data_out[8]_i_4_n_0\,
      I3 => \ctrl_out[3]_i_3__0_n_0\,
      I4 => cff3,
      I5 => \ctrl_out[0]_i_4_n_0\,
      O => \ctrl_out[1]_i_2_n_0\
    );
\ctrl_out[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => eof0,
      I1 => cff4,
      O => \ctrl_out[1]_i_3_n_0\
    );
\ctrl_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0E0E0E000E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => cff5,
      I2 => \ctrl_out[2]_i_2_n_0\,
      I3 => \data_out[26]_i_4_n_0\,
      I4 => cff3,
      I5 => eof0,
      O => ctrl_out(2)
    );
\ctrl_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1111"
    )
        port map (
      I0 => \ctrl_out[0]_i_4_n_0\,
      I1 => cff2,
      I2 => eof0,
      I3 => cff4,
      I4 => \data_out[34]_i_2_n_0\,
      O => \ctrl_out[2]_i_2_n_0\
    );
\ctrl_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => cff4,
      I2 => \data_out[34]_i_2_n_0\,
      I3 => \ctrl_out[3]_i_2__0_n_0\,
      I4 => \data_out[26]_i_4_n_0\,
      I5 => \ctrl_out[3]_i_3__0_n_0\,
      O => ctrl_out(3)
    );
\ctrl_out[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => eof0,
      I1 => cff3,
      O => \ctrl_out[3]_i_2__0_n_0\
    );
\ctrl_out[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => eof0,
      I1 => cff2,
      O => \ctrl_out[3]_i_3__0_n_0\
    );
\ctrl_out[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EEEE"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => cff3,
      I2 => eof0,
      I3 => cff2,
      I4 => \data_out[34]_i_2_n_0\,
      O => ctrl_out(4)
    );
\ctrl_out[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cff2,
      I1 => \data_out[42]_i_2_n_0\,
      O => ctrl_out(5)
    );
\ctrl_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cff1,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => ctrl_out(6)
    );
\ctrl_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cff0,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => ctrl_out(7)
    );
\ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      S => \rst__0\
    );
\ctrl_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      S => \rst__0\
    );
\ctrl_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      S => \rst__0\
    );
\ctrl_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      S => \rst__0\
    );
\ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(4),
      S => \rst__0\
    );
\ctrl_out_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(5),
      S => \rst__0\
    );
\ctrl_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(6),
      S => \rst__0\
    );
\ctrl_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => ctrl_out(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7),
      S => \rst__0\
    );
\data_in_dly1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => first_data,
      I1 => \rst_\,
      O => \data_in_dly1[1]_i_1_n_0\
    );
\data_in_dly1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_in_dly(2),
      I1 => first_data,
      O => \data_in_dly1[2]_i_1_n_0\
    );
\data_in_dly1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_in_dly(3),
      I1 => first_data,
      O => \data_in_dly1[3]_i_1_n_0\
    );
\data_in_dly1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_in_dly(4),
      I1 => first_data,
      O => \data_in_dly1[4]_i_1_n_0\
    );
\data_in_dly1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_in_dly(5),
      I1 => first_data,
      O => \data_in_dly1[5]_i_1_n_0\
    );
\data_in_dly1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_in_dly(6),
      I1 => first_data,
      O => \data_in_dly1[6]_i_1_n_0\
    );
\data_in_dly1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_in_dly(7),
      I1 => first_data,
      O => \data_in_dly1[7]_i_1_n_0\
    );
\data_in_dly1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_in_dly(0),
      Q => data_in_dly1(0),
      S => \data_in_dly1[1]_i_1_n_0\
    );
\data_in_dly1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_in_dly(1),
      Q => \^q\(0),
      S => \data_in_dly1[1]_i_1_n_0\
    );
\data_in_dly1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1[2]_i_1_n_0\,
      Q => \^q\(1),
      S => \rst__0\
    );
\data_in_dly1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1[3]_i_1_n_0\,
      Q => data_in_dly1(3),
      R => \rst__0\
    );
\data_in_dly1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1[4]_i_1_n_0\,
      Q => data_in_dly1(4),
      R => \rst__0\
    );
\data_in_dly1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1[5]_i_1_n_0\,
      Q => data_in_dly1(5),
      R => \rst__0\
    );
\data_in_dly1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1[6]_i_1_n_0\,
      Q => data_in_dly1(6),
      R => \rst__0\
    );
\data_in_dly1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1[7]_i_1_n_0\,
      Q => data_in_dly1(7),
      R => \rst__0\
    );
\data_in_dly_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => D(0),
      Q => data_in_dly(0),
      S => \rst__0\
    );
\data_in_dly_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => D(1),
      Q => data_in_dly(1),
      S => \rst__0\
    );
\data_in_dly_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => D(2),
      Q => data_in_dly(2),
      S => \rst__0\
    );
\data_in_dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(3),
      Q => data_in_dly(3),
      R => \rst__0\
    );
\data_in_dly_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(4),
      Q => data_in_dly(4),
      R => \rst__0\
    );
\data_in_dly_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(5),
      Q => data_in_dly(5),
      R => \rst__0\
    );
\data_in_dly_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(6),
      Q => data_in_dly(6),
      R => \rst__0\
    );
\data_in_dly_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(7),
      Q => data_in_dly(7),
      R => \rst__0\
    );
\data_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0E0E0E000E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(0),
      I2 => \data_out[0]_i_2__0_n_0\,
      I3 => \data_out[26]_i_4_n_0\,
      I4 => eof0,
      I5 => data0(16),
      O => data_out(0)
    );
\data_out[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAEFFFF"
    )
        port map (
      I0 => \data_out[0]_i_3_n_0\,
      I1 => \data_out[34]_i_2_n_0\,
      I2 => eof0,
      I3 => data0(8),
      I4 => data0(24),
      I5 => \ctrl_out[0]_i_4_n_0\,
      O => \data_out[0]_i_2__0_n_0\
    );
\data_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444F4"
    )
        port map (
      I0 => data0(40),
      I1 => \ctrl_out[0]_i_5_n_0\,
      I2 => \data_out[8]_i_4_n_0\,
      I3 => data0(32),
      I4 => eof0,
      O => \data_out[0]_i_3_n_0\
    );
\data_out[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E000E0E0E0E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(10),
      I2 => \data_out[10]_i_2__0_n_0\,
      I3 => eof0,
      I4 => data0(26),
      I5 => \data_out[26]_i_4_n_0\,
      O => data_out(10)
    );
\data_out[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FF10FF10FFFF"
    )
        port map (
      I0 => data0(18),
      I1 => eof0,
      I2 => \data_out[34]_i_2_n_0\,
      I3 => \data_out[10]_i_3_n_0\,
      I4 => data0(34),
      I5 => \ctrl_out[0]_i_4_n_0\,
      O => \data_out[10]_i_2__0_n_0\
    );
\data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => eof0,
      I1 => data0(42),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => eof2,
      I4 => pvld,
      I5 => eof1,
      O => \data_out[10]_i_3_n_0\
    );
\data_out[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000C0F0C050"
    )
        port map (
      I0 => \data_out[11]_i_2__0_n_0\,
      I1 => data0(11),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof1,
      I5 => eof0,
      O => data_out(11)
    );
\data_out[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(19),
      I1 => eof5,
      I2 => data0(11),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[11]_i_3_n_0\,
      O => \data_out[11]_i_2__0_n_0\
    );
\data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => eof4,
      I1 => data0(27),
      I2 => eof3,
      I3 => data0(35),
      I4 => eof2,
      I5 => data0(43),
      O => \data_out[11]_i_3_n_0\
    );
\data_out[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000C0F0C050"
    )
        port map (
      I0 => \data_out[12]_i_2__0_n_0\,
      I1 => data0(12),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof1,
      I5 => eof0,
      O => data_out(12)
    );
\data_out[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(20),
      I1 => eof5,
      I2 => data0(12),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[12]_i_3_n_0\,
      O => \data_out[12]_i_2__0_n_0\
    );
\data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => eof4,
      I1 => data0(28),
      I2 => eof3,
      I3 => data0(36),
      I4 => eof2,
      I5 => data0(44),
      O => \data_out[12]_i_3_n_0\
    );
\data_out[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000C0F0C050"
    )
        port map (
      I0 => \data_out[13]_i_2__0_n_0\,
      I1 => data0(13),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof1,
      I5 => eof0,
      O => data_out(13)
    );
\data_out[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(21),
      I1 => eof5,
      I2 => data0(13),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[13]_i_3_n_0\,
      O => \data_out[13]_i_2__0_n_0\
    );
\data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => eof4,
      I1 => data0(29),
      I2 => eof3,
      I3 => data0(37),
      I4 => eof2,
      I5 => data0(45),
      O => \data_out[13]_i_3_n_0\
    );
\data_out[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000C0F0C050"
    )
        port map (
      I0 => \data_out[14]_i_2__0_n_0\,
      I1 => data0(14),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof1,
      I5 => eof0,
      O => data_out(14)
    );
\data_out[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(22),
      I1 => eof5,
      I2 => data0(14),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[14]_i_3_n_0\,
      O => \data_out[14]_i_2__0_n_0\
    );
\data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => eof4,
      I1 => data0(30),
      I2 => eof3,
      I3 => data0(38),
      I4 => eof2,
      I5 => data0(46),
      O => \data_out[14]_i_3_n_0\
    );
\data_out[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0D0000000D0"
    )
        port map (
      I0 => \data_out[15]_i_2__0_n_0\,
      I1 => eof1,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof0,
      I5 => data0(15),
      O => data_out(15)
    );
\data_out[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(23),
      I1 => eof5,
      I2 => data0(15),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[15]_i_3_n_0\,
      O => \data_out[15]_i_2__0_n_0\
    );
\data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => eof4,
      I1 => data0(31),
      I2 => eof3,
      I3 => data0(39),
      I4 => eof2,
      I5 => data0(47),
      O => \data_out[15]_i_3_n_0\
    );
\data_out[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E000E0E0E0E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(16),
      I2 => \data_out[16]_i_2__0_n_0\,
      I3 => eof0,
      I4 => data0(32),
      I5 => \data_out[26]_i_4_n_0\,
      O => data_out(16)
    );
\data_out[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1111"
    )
        port map (
      I0 => \ctrl_out[0]_i_4_n_0\,
      I1 => data0(40),
      I2 => data0(24),
      I3 => eof0,
      I4 => \data_out[34]_i_2_n_0\,
      O => \data_out[16]_i_2__0_n_0\
    );
\data_out[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8A"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => \data_out[17]_i_2__0_n_0\,
      I2 => \data_out[41]_i_2_n_0\,
      I3 => data0(17),
      I4 => \data_out[17]_i_3_n_0\,
      I5 => \data_out[17]_i_4_n_0\,
      O => data_out(17)
    );
\data_out[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof6,
      I2 => pvld,
      I3 => eof1,
      I4 => eof0,
      I5 => eof5,
      O => \data_out[17]_i_2__0_n_0\
    );
\data_out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \data_out[17]_i_5_n_0\,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => eof3,
      I3 => \data_out[33]_i_5_n_0\,
      I4 => eof0,
      I5 => data0(41),
      O => \data_out[17]_i_3_n_0\
    );
\data_out[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
        port map (
      I0 => \data_out[31]_i_2__0_n_0\,
      I1 => \data_out[55]_i_4_n_0\,
      I2 => pvld,
      I3 => \^consec_idle_reg[0]_0\,
      I4 => data0(33),
      I5 => \data_out[17]_i_6_n_0\,
      O => \data_out[17]_i_4_n_0\
    );
\data_out[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => eof2,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      I3 => eof1,
      I4 => eof0,
      O => \data_out[17]_i_5_n_0\
    );
\data_out[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof5,
      I2 => \data_out[41]_i_2_n_0\,
      I3 => data0(25),
      I4 => \data_out[9]_i_4_n_0\,
      I5 => eof1,
      O => \data_out[17]_i_6_n_0\
    );
\data_out[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E000E0E0E0E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(18),
      I2 => \data_out[18]_i_2__0_n_0\,
      I3 => eof0,
      I4 => data0(34),
      I5 => \data_out[26]_i_4_n_0\,
      O => data_out(18)
    );
\data_out[18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1111"
    )
        port map (
      I0 => \ctrl_out[0]_i_4_n_0\,
      I1 => data0(42),
      I2 => data0(26),
      I3 => eof0,
      I4 => \data_out[34]_i_2_n_0\,
      O => \data_out[18]_i_2__0_n_0\
    );
\data_out[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD555C000C000"
    )
        port map (
      I0 => \data_out[19]_i_2__0_n_0\,
      I1 => data0(19),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof2,
      I5 => \data_out[33]_i_3_n_0\,
      O => data_out(19)
    );
\data_out[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4FFF4"
    )
        port map (
      I0 => data0(35),
      I1 => eof4,
      I2 => \data_out[19]_i_3_n_0\,
      I3 => eof3,
      I4 => data0(43),
      O => \data_out[19]_i_2__0_n_0\
    );
\data_out[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(19),
      I2 => data0(27),
      I3 => eof5,
      I4 => eof4,
      O => \data_out[19]_i_3_n_0\
    );
\data_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004545"
    )
        port map (
      I0 => \data_out[1]_i_2__0_n_0\,
      I1 => data0(9),
      I2 => \data_out[34]_i_2_n_0\,
      I3 => data0(17),
      I4 => \data_out[26]_i_4_n_0\,
      I5 => \data_out[1]_i_3_n_0\,
      O => data_out(1)
    );
\data_out[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F440000"
    )
        port map (
      I0 => data0(33),
      I1 => eof2,
      I2 => data0(41),
      I3 => eof1,
      I4 => \^consec_idle_reg[0]_0\,
      I5 => pvld,
      O => \data_out[1]_i_2__0_n_0\
    );
\data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0C00EFEFEEEA"
    )
        port map (
      I0 => \data_out[24]_i_2__0_n_0\,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      I3 => eof0,
      I4 => \data_out[1]_i_4_n_0\,
      I5 => data0(1),
      O => \data_out[1]_i_3_n_0\
    );
\data_out[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => eof1,
      I1 => eof2,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => eof3,
      I4 => data0(25),
      O => \data_out[1]_i_4_n_0\
    );
\data_out[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD555C000C000"
    )
        port map (
      I0 => \data_out[20]_i_2__0_n_0\,
      I1 => data0(20),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof2,
      I5 => \data_out[33]_i_3_n_0\,
      O => data_out(20)
    );
\data_out[20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4FFF4"
    )
        port map (
      I0 => data0(36),
      I1 => eof4,
      I2 => \data_out[20]_i_3_n_0\,
      I3 => eof3,
      I4 => data0(44),
      O => \data_out[20]_i_2__0_n_0\
    );
\data_out[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(20),
      I2 => data0(28),
      I3 => eof5,
      I4 => eof4,
      O => \data_out[20]_i_3_n_0\
    );
\data_out[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD555C000C000"
    )
        port map (
      I0 => \data_out[21]_i_2__0_n_0\,
      I1 => data0(21),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof2,
      I5 => \data_out[33]_i_3_n_0\,
      O => data_out(21)
    );
\data_out[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4FFF4"
    )
        port map (
      I0 => data0(37),
      I1 => eof4,
      I2 => \data_out[21]_i_3_n_0\,
      I3 => eof3,
      I4 => data0(45),
      O => \data_out[21]_i_2__0_n_0\
    );
\data_out[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(21),
      I2 => data0(29),
      I3 => eof5,
      I4 => eof4,
      O => \data_out[21]_i_3_n_0\
    );
\data_out[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD555C000C000"
    )
        port map (
      I0 => \data_out[22]_i_2__0_n_0\,
      I1 => data0(22),
      I2 => \^consec_idle_reg[0]_0\,
      I3 => pvld,
      I4 => eof2,
      I5 => \data_out[33]_i_3_n_0\,
      O => data_out(22)
    );
\data_out[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4FFF4"
    )
        port map (
      I0 => data0(38),
      I1 => eof4,
      I2 => \data_out[22]_i_3_n_0\,
      I3 => eof3,
      I4 => data0(46),
      O => \data_out[22]_i_2__0_n_0\
    );
\data_out[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(22),
      I2 => data0(30),
      I3 => eof5,
      I4 => eof4,
      O => \data_out[22]_i_3_n_0\
    );
\data_out[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \data_out[23]_i_2__0_n_0\,
      I1 => eof2,
      I2 => \data_out[33]_i_3_n_0\,
      I3 => data0(23),
      I4 => \^consec_idle_reg[0]_0\,
      I5 => pvld,
      O => data_out(23)
    );
\data_out[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F4FFF4"
    )
        port map (
      I0 => data0(39),
      I1 => eof4,
      I2 => \data_out[23]_i_3_n_0\,
      I3 => eof3,
      I4 => data0(47),
      O => \data_out[23]_i_2__0_n_0\
    );
\data_out[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(23),
      I2 => data0(31),
      I3 => eof5,
      I4 => eof4,
      O => \data_out[23]_i_3_n_0\
    );
\data_out[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDDFF0D"
    )
        port map (
      I0 => \data_out[26]_i_4_n_0\,
      I1 => data0(40),
      I2 => \data_out[24]_i_2__0_n_0\,
      I3 => eof0,
      I4 => data0(24),
      I5 => \data_out[24]_i_3_n_0\,
      O => data_out(24)
    );
\data_out[24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \data_out[24]_i_4_n_0\,
      I1 => \data_out[41]_i_2_n_0\,
      I2 => pvld,
      I3 => \^consec_idle_reg[0]_0\,
      I4 => eof1,
      I5 => eof2,
      O => \data_out[24]_i_2__0_n_0\
    );
\data_out[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FF08080808"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => data0(24),
      I3 => data0(32),
      I4 => eof0,
      I5 => \data_out[34]_i_2_n_0\,
      O => \data_out[24]_i_3_n_0\
    );
\data_out[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => eof6,
      I1 => eof5,
      O => \data_out[24]_i_4_n_0\
    );
\data_out[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE0E0EEEEEEEE"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(25),
      I2 => \data_out[25]_i_2__0_n_0\,
      I3 => \data_out[31]_i_2__0_n_0\,
      I4 => data0(41),
      I5 => \data_out[31]_i_4_n_0\,
      O => data_out(25)
    );
\data_out[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F0DD"
    )
        port map (
      I0 => eof6,
      I1 => data0(25),
      I2 => data0(33),
      I3 => eof5,
      I4 => eof4,
      I5 => eof3,
      O => \data_out[25]_i_2__0_n_0\
    );
\data_out[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000EEE0EEE0EEE"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(26),
      I2 => \data_out[34]_i_2_n_0\,
      I3 => \data_out[26]_i_2__0_n_0\,
      I4 => \data_out[26]_i_3_n_0\,
      I5 => \data_out[26]_i_4_n_0\,
      O => data_out(26)
    );
\data_out[26]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(34),
      I1 => eof0,
      O => \data_out[26]_i_2__0_n_0\
    );
\data_out[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(42),
      I1 => eof0,
      O => \data_out[26]_i_3_n_0\
    );
\data_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => pvld,
      I1 => eof1,
      I2 => eof3,
      I3 => eof2,
      I4 => eof4,
      I5 => \^consec_idle_reg[0]_0\,
      O => \data_out[26]_i_4_n_0\
    );
\data_out[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F44444444444"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(27),
      I2 => \data_out[31]_i_4_n_0\,
      I3 => \data_out[31]_i_2__0_n_0\,
      I4 => data0(43),
      I5 => \data_out[27]_i_2__0_n_0\,
      O => data_out(27)
    );
\data_out[27]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF0FFF8FFF8"
    )
        port map (
      I0 => eof6,
      I1 => data0(27),
      I2 => eof4,
      I3 => eof3,
      I4 => data0(35),
      I5 => eof5,
      O => \data_out[27]_i_2__0_n_0\
    );
\data_out[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(28),
      I2 => \data_out[31]_i_2__0_n_0\,
      I3 => data0(44),
      I4 => \data_out[28]_i_2__0_n_0\,
      I5 => \data_out[31]_i_4_n_0\,
      O => data_out(28)
    );
\data_out[28]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(28),
      I2 => data0(36),
      I3 => eof5,
      I4 => eof4,
      I5 => eof3,
      O => \data_out[28]_i_2__0_n_0\
    );
\data_out[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(29),
      I2 => \data_out[31]_i_2__0_n_0\,
      I3 => data0(45),
      I4 => \data_out[29]_i_2__0_n_0\,
      I5 => \data_out[31]_i_4_n_0\,
      O => data_out(29)
    );
\data_out[29]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(29),
      I2 => data0(37),
      I3 => eof5,
      I4 => eof4,
      I5 => eof3,
      O => \data_out[29]_i_2__0_n_0\
    );
\data_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFD0DD"
    )
        port map (
      I0 => \data_out[26]_i_4_n_0\,
      I1 => data0(18),
      I2 => data0(10),
      I3 => \data_out[34]_i_2_n_0\,
      I4 => eof0,
      I5 => \data_out[2]_i_2__0_n_0\,
      O => data_out(2)
    );
\data_out[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF111F"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(2),
      I2 => data0(26),
      I3 => \ctrl_out[0]_i_4_n_0\,
      I4 => \data_out[2]_i_3_n_0\,
      O => \data_out[2]_i_2__0_n_0\
    );
\data_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444444F4"
    )
        port map (
      I0 => data0(42),
      I1 => \ctrl_out[0]_i_5_n_0\,
      I2 => \data_out[8]_i_4_n_0\,
      I3 => data0(34),
      I4 => eof0,
      O => \data_out[2]_i_3_n_0\
    );
\data_out[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(30),
      I2 => \data_out[31]_i_2__0_n_0\,
      I3 => data0(46),
      I4 => \data_out[30]_i_2__0_n_0\,
      I5 => \data_out[31]_i_4_n_0\,
      O => data_out(30)
    );
\data_out[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(30),
      I2 => data0(38),
      I3 => eof5,
      I4 => eof4,
      I5 => eof3,
      O => \data_out[30]_i_2__0_n_0\
    );
\data_out[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF444444444"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(31),
      I2 => \data_out[31]_i_2__0_n_0\,
      I3 => data0(47),
      I4 => \data_out[31]_i_3_n_0\,
      I5 => \data_out[31]_i_4_n_0\,
      O => data_out(31)
    );
\data_out[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => eof3,
      I1 => eof4,
      O => \data_out[31]_i_2__0_n_0\
    );
\data_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F77"
    )
        port map (
      I0 => eof6,
      I1 => data0(31),
      I2 => data0(39),
      I3 => eof5,
      I4 => eof4,
      I5 => eof3,
      O => \data_out[31]_i_3_n_0\
    );
\data_out[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => pvld,
      I2 => eof0,
      I3 => eof1,
      I4 => eof2,
      O => \data_out[31]_i_4_n_0\
    );
\data_out[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EEEE"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(32),
      I2 => data0(40),
      I3 => eof0,
      I4 => \data_out[34]_i_2_n_0\,
      O => data_out(32)
    );
\data_out[33]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0E000E"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => data0(33),
      I2 => \data_out[33]_i_2_n_0\,
      I3 => \data_out[33]_i_3_n_0\,
      I4 => \data_out[33]_i_4_n_0\,
      O => data_out(33)
    );
\data_out[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \data_out[33]_i_5_n_0\,
      I1 => eof3,
      I2 => eof2,
      I3 => data0(41),
      I4 => eof0,
      I5 => \data_out[33]_i_6_n_0\,
      O => \data_out[33]_i_2_n_0\
    );
\data_out[33]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => eof0,
      I1 => eof1,
      I2 => pvld,
      I3 => \^consec_idle_reg[0]_0\,
      O => \data_out[33]_i_3_n_0\
    );
\data_out[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => eof4,
      I1 => eof2,
      I2 => eof3,
      O => \data_out[33]_i_4_n_0\
    );
\data_out[33]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pvld,
      I1 => eof1,
      O => \data_out[33]_i_5_n_0\
    );
\data_out[33]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof5,
      O => \data_out[33]_i_6_n_0\
    );
\data_out[34]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEE0E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(34),
      I2 => \data_out[34]_i_2_n_0\,
      I3 => data0(42),
      I4 => eof0,
      O => data_out(34)
    );
\data_out[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => pvld,
      I2 => eof1,
      I3 => \^consec_idle_reg[0]_0\,
      I4 => eof5,
      O => \data_out[34]_i_2_n_0\
    );
\data_out[35]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => data0(35),
      I2 => eof4,
      I3 => eof5,
      I4 => data0(43),
      I5 => \data_out[39]_i_3_n_0\,
      O => data_out(35)
    );
\data_out[36]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => data0(36),
      I2 => eof4,
      I3 => eof5,
      I4 => data0(44),
      I5 => \data_out[39]_i_3_n_0\,
      O => data_out(36)
    );
\data_out[37]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => data0(37),
      I2 => eof4,
      I3 => eof5,
      I4 => data0(45),
      I5 => \data_out[39]_i_3_n_0\,
      O => data_out(37)
    );
\data_out[38]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => data0(38),
      I2 => eof4,
      I3 => eof5,
      I4 => data0(46),
      I5 => \data_out[39]_i_3_n_0\,
      O => data_out(38)
    );
\data_out[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
        port map (
      I0 => \data_out[39]_i_2_n_0\,
      I1 => data0(39),
      I2 => eof4,
      I3 => eof5,
      I4 => data0(47),
      I5 => \data_out[39]_i_3_n_0\,
      O => data_out(39)
    );
\data_out[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777077777"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => pvld,
      I2 => eof6,
      I3 => eof5,
      I4 => \data_out[31]_i_4_n_0\,
      I5 => eof3,
      O => \data_out[39]_i_2_n_0\
    );
\data_out[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => eof2,
      I1 => eof1,
      I2 => eof0,
      I3 => pvld,
      I4 => \^consec_idle_reg[0]_0\,
      I5 => eof3,
      O => \data_out[39]_i_3_n_0\
    );
\data_out[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8888"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => \data_out[3]_i_2__0_n_0\,
      I2 => eof1,
      I3 => pvld,
      I4 => \data_out[3]_i_3_n_0\,
      O => data_out(3)
    );
\data_out[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAAC0"
    )
        port map (
      I0 => data0(3),
      I1 => data0(43),
      I2 => eof1,
      I3 => pvld,
      I4 => eof0,
      O => \data_out[3]_i_2__0_n_0\
    );
\data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \data_out[3]_i_4_n_0\,
      I1 => data0(11),
      I2 => eof5,
      I3 => data0(3),
      I4 => eof6,
      I5 => \data_out[55]_i_3_n_0\,
      O => \data_out[3]_i_3_n_0\
    );
\data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => eof4,
      I1 => data0(19),
      I2 => data0(27),
      I3 => eof3,
      I4 => eof2,
      I5 => data0(35),
      O => \data_out[3]_i_4_n_0\
    );
\data_out[40]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(40),
      I1 => \data_out[42]_i_2_n_0\,
      O => data_out(40)
    );
\data_out[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0000FF7FFF7F"
    )
        port map (
      I0 => \data_out[41]_i_2_n_0\,
      I1 => eof5,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => \data_out[41]_i_3_n_0\,
      I4 => data0(41),
      I5 => \data_out[41]_i_4_n_0\,
      O => data_out(41)
    );
\data_out[41]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eof4,
      I1 => eof3,
      O => \data_out[41]_i_2_n_0\
    );
\data_out[41]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => eof0,
      I1 => eof2,
      I2 => eof1,
      I3 => pvld,
      O => \data_out[41]_i_3_n_0\
    );
\data_out[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002000000"
    )
        port map (
      I0 => eof6,
      I1 => eof0,
      I2 => eof1,
      I3 => \data_out[55]_i_3_n_0\,
      I4 => \^consec_idle_reg[0]_0\,
      I5 => pvld,
      O => \data_out[41]_i_4_n_0\
    );
\data_out[42]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(42),
      I1 => \data_out[42]_i_2_n_0\,
      O => data_out(42)
    );
\data_out[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777077"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => pvld,
      I2 => eof0,
      I3 => \data_out[49]_i_3_n_0\,
      I4 => eof1,
      I5 => eof2,
      O => \data_out[42]_i_2_n_0\
    );
\data_out[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F088880000"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => eof5,
      I3 => eof6,
      I4 => data0(43),
      I5 => \data_out[47]_i_2_n_0\,
      O => data_out(43)
    );
\data_out[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F088880000"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => eof5,
      I3 => eof6,
      I4 => data0(44),
      I5 => \data_out[47]_i_2_n_0\,
      O => data_out(44)
    );
\data_out[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F088880000"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => eof5,
      I3 => eof6,
      I4 => data0(45),
      I5 => \data_out[47]_i_2_n_0\,
      O => data_out(45)
    );
\data_out[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F088880000"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => eof5,
      I3 => eof6,
      I4 => data0(46),
      I5 => \data_out[47]_i_2_n_0\,
      O => data_out(46)
    );
\data_out[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F0F088880000"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => eof5,
      I3 => eof6,
      I4 => data0(47),
      I5 => \data_out[47]_i_2_n_0\,
      O => data_out(47)
    );
\data_out[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \data_out[41]_i_2_n_0\,
      I1 => eof2,
      I2 => eof1,
      I3 => eof0,
      I4 => pvld,
      I5 => \^consec_idle_reg[0]_0\,
      O => \data_out[47]_i_2_n_0\
    );
\data_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => data0(48),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(48)
    );
\data_out[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEEEEEEE"
    )
        port map (
      I0 => \data_out[49]_i_2_n_0\,
      I1 => data0(49),
      I2 => eof0,
      I3 => eof1,
      I4 => eof2,
      I5 => \data_out[49]_i_3_n_0\,
      O => data_out(49)
    );
\data_out[49]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      O => \data_out[49]_i_2_n_0\
    );
\data_out[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => pvld,
      I2 => eof4,
      I3 => eof3,
      I4 => eof5,
      I5 => eof6,
      O => \data_out[49]_i_3_n_0\
    );
\data_out[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof1,
      I2 => pvld,
      I3 => \data_out[4]_i_2__0_n_0\,
      I4 => \data_out[4]_i_3_n_0\,
      O => data_out(4)
    );
\data_out[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(12),
      I1 => eof5,
      I2 => data0(4),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[4]_i_4_n_0\,
      O => \data_out[4]_i_2__0_n_0\
    );
\data_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500553F"
    )
        port map (
      I0 => data0(4),
      I1 => data0(44),
      I2 => eof1,
      I3 => pvld,
      I4 => eof0,
      O => \data_out[4]_i_3_n_0\
    );
\data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => eof4,
      I1 => data0(20),
      I2 => data0(28),
      I3 => eof3,
      I4 => eof2,
      I5 => data0(36),
      O => \data_out[4]_i_4_n_0\
    );
\data_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => data0(50),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(50)
    );
\data_out[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \data_out[55]_i_2_n_0\,
      I1 => pvld,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => data0(51),
      O => data_out(51)
    );
\data_out[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \data_out[55]_i_2_n_0\,
      I1 => pvld,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => data0(52),
      O => data_out(52)
    );
\data_out[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \data_out[55]_i_2_n_0\,
      I1 => pvld,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => data0(53),
      O => data_out(53)
    );
\data_out[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \data_out[55]_i_2_n_0\,
      I1 => pvld,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => data0(54),
      O => data_out(54)
    );
\data_out[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => pvld,
      I1 => \^consec_idle_reg[0]_0\,
      I2 => data0(55),
      I3 => \data_out[55]_i_2_n_0\,
      O => data_out(55)
    );
\data_out[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \data_out[55]_i_3_n_0\,
      I1 => eof5,
      I2 => \data_out[55]_i_4_n_0\,
      I3 => pvld,
      I4 => eof6,
      I5 => \^consec_idle_reg[0]_0\,
      O => \data_out[55]_i_2_n_0\
    );
\data_out[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => eof3,
      I1 => eof4,
      I2 => eof2,
      O => \data_out[55]_i_3_n_0\
    );
\data_out[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => eof1,
      I1 => eof0,
      O => \data_out[55]_i_4_n_0\
    );
\data_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => data0(56),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(56)
    );
\data_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => data0(57),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(57)
    );
\data_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => data0(58),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(58)
    );
\data_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data0(59),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(59)
    );
\data_out[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof1,
      I2 => pvld,
      I3 => \data_out[5]_i_2__0_n_0\,
      I4 => \data_out[5]_i_3_n_0\,
      O => data_out(5)
    );
\data_out[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(13),
      I1 => eof5,
      I2 => data0(5),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[5]_i_4_n_0\,
      O => \data_out[5]_i_2__0_n_0\
    );
\data_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500553F"
    )
        port map (
      I0 => data0(5),
      I1 => data0(45),
      I2 => eof1,
      I3 => pvld,
      I4 => eof0,
      O => \data_out[5]_i_3_n_0\
    );
\data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => eof4,
      I1 => data0(21),
      I2 => data0(29),
      I3 => eof3,
      I4 => eof2,
      I5 => data0(37),
      O => \data_out[5]_i_4_n_0\
    );
\data_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data0(60),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(60)
    );
\data_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data0(61),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(61)
    );
\data_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data0(62),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(62)
    );
\data_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data0(63),
      I1 => \^consec_idle_reg[0]_0\,
      I2 => pvld,
      O => data_out(63)
    );
\data_out[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof1,
      I2 => pvld,
      I3 => \data_out[6]_i_2__0_n_0\,
      I4 => \data_out[6]_i_3_n_0\,
      O => data_out(6)
    );
\data_out[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(14),
      I1 => eof5,
      I2 => data0(6),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[6]_i_4_n_0\,
      O => \data_out[6]_i_2__0_n_0\
    );
\data_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500553F"
    )
        port map (
      I0 => data0(6),
      I1 => data0(46),
      I2 => eof1,
      I3 => pvld,
      I4 => eof0,
      O => \data_out[6]_i_3_n_0\
    );
\data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => eof4,
      I1 => data0(22),
      I2 => data0(30),
      I3 => eof3,
      I4 => eof2,
      I5 => data0(38),
      O => \data_out[6]_i_4_n_0\
    );
\data_out[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => \^consec_idle_reg[0]_0\,
      I1 => eof1,
      I2 => pvld,
      I3 => \data_out[7]_i_2__0_n_0\,
      I4 => \data_out[7]_i_3_n_0\,
      O => data_out(7)
    );
\data_out[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004777FFFF"
    )
        port map (
      I0 => data0(15),
      I1 => eof5,
      I2 => data0(7),
      I3 => eof6,
      I4 => \data_out[55]_i_3_n_0\,
      I5 => \data_out[7]_i_4_n_0\,
      O => \data_out[7]_i_2__0_n_0\
    );
\data_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500553F"
    )
        port map (
      I0 => data0(7),
      I1 => data0(47),
      I2 => eof1,
      I3 => pvld,
      I4 => eof0,
      O => \data_out[7]_i_3_n_0\
    );
\data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => eof4,
      I1 => data0(23),
      I2 => data0(31),
      I3 => eof3,
      I4 => eof2,
      I5 => data0(39),
      O => \data_out[7]_i_4_n_0\
    );
\data_out[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0E0E0E000E"
    )
        port map (
      I0 => \data_out[42]_i_2_n_0\,
      I1 => data0(8),
      I2 => \data_out[8]_i_2__0_n_0\,
      I3 => \data_out[26]_i_4_n_0\,
      I4 => eof0,
      I5 => data0(24),
      O => data_out(8)
    );
\data_out[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F444FFFF"
    )
        port map (
      I0 => \data_out[8]_i_3_n_0\,
      I1 => \data_out[34]_i_2_n_0\,
      I2 => \data_out[8]_i_4_n_0\,
      I3 => \data_out[8]_i_5_n_0\,
      I4 => data0(32),
      I5 => \ctrl_out[0]_i_4_n_0\,
      O => \data_out[8]_i_2__0_n_0\
    );
\data_out[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(16),
      I1 => eof0,
      O => \data_out[8]_i_3_n_0\
    );
\data_out[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => eof1,
      I1 => pvld,
      I2 => eof2,
      I3 => \^consec_idle_reg[0]_0\,
      O => \data_out[8]_i_4_n_0\
    );
\data_out[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(40),
      I1 => eof0,
      O => \data_out[8]_i_5_n_0\
    );
\data_out[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222222"
    )
        port map (
      I0 => \data_out[9]_i_2__0_n_0\,
      I1 => \data_out[9]_i_3_n_0\,
      I2 => \data_out[33]_i_4_n_0\,
      I3 => \^consec_idle_reg[0]_0\,
      I4 => \data_out[9]_i_4_n_0\,
      I5 => data0(25),
      O => data_out(9)
    );
\data_out[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AAAAA8AAAAAAA"
    )
        port map (
      I0 => \data_out[9]_i_5_n_0\,
      I1 => data0(41),
      I2 => \data_out[9]_i_4_n_0\,
      I3 => eof2,
      I4 => \^consec_idle_reg[0]_0\,
      I5 => eof1,
      O => \data_out[9]_i_2__0_n_0\
    );
\data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => data0(9),
      I1 => eof0,
      I2 => eof2,
      I3 => \data_out[49]_i_3_n_0\,
      I4 => \data_out[9]_i_6_n_0\,
      I5 => \data_out[55]_i_3_n_0\,
      O => \data_out[9]_i_3_n_0\
    );
\data_out[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pvld,
      I1 => eof0,
      O => \data_out[9]_i_4_n_0\
    );
\data_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFAACFFFFF"
    )
        port map (
      I0 => data0(9),
      I1 => \data_out[9]_i_7_n_0\,
      I2 => eof3,
      I3 => pvld,
      I4 => \^consec_idle_reg[0]_0\,
      I5 => data0(33),
      O => \data_out[9]_i_5_n_0\
    );
\data_out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => eof0,
      I1 => pvld,
      I2 => \^consec_idle_reg[0]_0\,
      I3 => eof5,
      I4 => data0(17),
      O => \data_out[9]_i_6_n_0\
    );
\data_out[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => eof2,
      I1 => eof0,
      O => \data_out[9]_i_7_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      S => \rst__0\
    );
\data_out_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(10),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(10),
      S => \rst__0\
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(11),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(11),
      R => \rst__0\
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(12),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(12),
      R => \rst__0\
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(13),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(13),
      R => \rst__0\
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(14),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(14),
      R => \rst__0\
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(15),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(15),
      R => \rst__0\
    );
\data_out_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(16),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(16),
      S => \rst__0\
    );
\data_out_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(17),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(17),
      S => \rst__0\
    );
\data_out_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(18),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(18),
      S => \rst__0\
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(19),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(19),
      R => \rst__0\
    );
\data_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(1),
      S => \rst__0\
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(20),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(20),
      R => \rst__0\
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(21),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(21),
      R => \rst__0\
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(22),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(22),
      R => \rst__0\
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(23),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(23),
      R => \rst__0\
    );
\data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(24),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(24),
      S => \rst__0\
    );
\data_out_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(25),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(25),
      S => \rst__0\
    );
\data_out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(26),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(26),
      S => \rst__0\
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(27),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(27),
      R => \rst__0\
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(28),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(28),
      R => \rst__0\
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(29),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(29),
      R => \rst__0\
    );
\data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2),
      S => \rst__0\
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(30),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(30),
      R => \rst__0\
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(31),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(31),
      R => \rst__0\
    );
\data_out_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(32),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(32),
      S => \rst__0\
    );
\data_out_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(33),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(33),
      S => \rst__0\
    );
\data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(34),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(34),
      S => \rst__0\
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(35),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(35),
      R => \rst__0\
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(36),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(36),
      R => \rst__0\
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(37),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(37),
      R => \rst__0\
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(38),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(38),
      R => \rst__0\
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(39),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(39),
      R => \rst__0\
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(3),
      R => \rst__0\
    );
\data_out_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(40),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(40),
      S => \rst__0\
    );
\data_out_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(41),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(41),
      S => \rst__0\
    );
\data_out_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(42),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(42),
      S => \rst__0\
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(43),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(43),
      R => \rst__0\
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(44),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(44),
      R => \rst__0\
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(45),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(45),
      R => \rst__0\
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(46),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(46),
      R => \rst__0\
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(47),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(47),
      R => \rst__0\
    );
\data_out_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(48),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(48),
      S => \rst__0\
    );
\data_out_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(49),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(49),
      S => \rst__0\
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(4),
      R => \rst__0\
    );
\data_out_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(50),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(50),
      S => \rst__0\
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(51),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(51),
      R => \rst__0\
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(52),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(52),
      R => \rst__0\
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(53),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(53),
      R => \rst__0\
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(54),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(54),
      R => \rst__0\
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(55),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(55),
      R => \rst__0\
    );
\data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(56),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(56),
      S => \rst__0\
    );
\data_out_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(57),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(57),
      S => \rst__0\
    );
\data_out_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(58),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(58),
      S => \rst__0\
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(59),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(59),
      R => \rst__0\
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(5),
      R => \rst__0\
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(60),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(60),
      R => \rst__0\
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(61),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(61),
      R => \rst__0\
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(62),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(62),
      R => \rst__0\
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(63),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(63),
      R => \rst__0\
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6),
      R => \rst__0\
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7),
      R => \rst__0\
    );
\data_out_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8),
      S => \rst__0\
    );
\data_out_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => data_out(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(9),
      S => \rst__0\
    );
\dff0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4CFC4C7C7CFC7C"
    )
        port map (
      I0 => \dff0[7]_i_2_n_0\,
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      I3 => \^frame_dly1_reg_0\,
      I4 => frame_dly1,
      I5 => \dff0[7]_i_3_n_0\,
      O => \dff0[7]_i_1_n_0\
    );
\dff0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => count100(5),
      I1 => count100(6),
      I2 => count100(0),
      I3 => count100(1),
      I4 => \dff0[7]_i_4_n_0\,
      I5 => \count100[15]_i_4_n_0\,
      O => \dff0[7]_i_2_n_0\
    );
\dff0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \counter2[1]_i_2_n_0\,
      I1 => counter2(3),
      I2 => counter2(2),
      I3 => counter2(0),
      I4 => counter2(1),
      O => \dff0[7]_i_3_n_0\
    );
\dff0[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count100(3),
      I1 => count100(2),
      I2 => count100(4),
      I3 => count100(7),
      O => \dff0[7]_i_4_n_0\
    );
\dff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data_in_dly1(0),
      Q => data0(56),
      R => \rst__0\
    );
\dff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => \^q\(0),
      Q => data0(57),
      R => \rst__0\
    );
\dff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => \^q\(1),
      Q => data0(58),
      R => \rst__0\
    );
\dff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data_in_dly1(3),
      Q => data0(59),
      R => \rst__0\
    );
\dff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data_in_dly1(4),
      Q => data0(60),
      R => \rst__0\
    );
\dff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data_in_dly1(5),
      Q => data0(61),
      R => \rst__0\
    );
\dff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data_in_dly1(6),
      Q => data0(62),
      R => \rst__0\
    );
\dff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data_in_dly1(7),
      Q => data0(63),
      R => \rst__0\
    );
\dff1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(56),
      Q => data0(48),
      R => \rst__0\
    );
\dff1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(57),
      Q => data0(49),
      R => \rst__0\
    );
\dff1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(58),
      Q => data0(50),
      R => \rst__0\
    );
\dff1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(59),
      Q => data0(51),
      R => \rst__0\
    );
\dff1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(60),
      Q => data0(52),
      R => \rst__0\
    );
\dff1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(61),
      Q => data0(53),
      R => \rst__0\
    );
\dff1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(62),
      Q => data0(54),
      R => \rst__0\
    );
\dff1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(63),
      Q => data0(55),
      R => \rst__0\
    );
\dff2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(48),
      Q => data0(40),
      R => \rst__0\
    );
\dff2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(49),
      Q => data0(41),
      R => \rst__0\
    );
\dff2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(50),
      Q => data0(42),
      R => \rst__0\
    );
\dff2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(51),
      Q => data0(43),
      R => \rst__0\
    );
\dff2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(52),
      Q => data0(44),
      R => \rst__0\
    );
\dff2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(53),
      Q => data0(45),
      R => \rst__0\
    );
\dff2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(54),
      Q => data0(46),
      R => \rst__0\
    );
\dff2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(55),
      Q => data0(47),
      R => \rst__0\
    );
\dff3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(40),
      Q => data0(32),
      R => \rst__0\
    );
\dff3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(41),
      Q => data0(33),
      R => \rst__0\
    );
\dff3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(42),
      Q => data0(34),
      R => \rst__0\
    );
\dff3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(43),
      Q => data0(35),
      R => \rst__0\
    );
\dff3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(44),
      Q => data0(36),
      R => \rst__0\
    );
\dff3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(45),
      Q => data0(37),
      R => \rst__0\
    );
\dff3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(46),
      Q => data0(38),
      R => \rst__0\
    );
\dff3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(47),
      Q => data0(39),
      R => \rst__0\
    );
\dff4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(32),
      Q => data0(24),
      R => \rst__0\
    );
\dff4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(33),
      Q => data0(25),
      R => \rst__0\
    );
\dff4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(34),
      Q => data0(26),
      R => \rst__0\
    );
\dff4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(35),
      Q => data0(27),
      R => \rst__0\
    );
\dff4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(36),
      Q => data0(28),
      R => \rst__0\
    );
\dff4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(37),
      Q => data0(29),
      R => \rst__0\
    );
\dff4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(38),
      Q => data0(30),
      R => \rst__0\
    );
\dff4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(39),
      Q => data0(31),
      R => \rst__0\
    );
\dff5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(24),
      Q => data0(16),
      R => \rst__0\
    );
\dff5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(25),
      Q => data0(17),
      R => \rst__0\
    );
\dff5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(26),
      Q => data0(18),
      R => \rst__0\
    );
\dff5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(27),
      Q => data0(19),
      R => \rst__0\
    );
\dff5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(28),
      Q => data0(20),
      R => \rst__0\
    );
\dff5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(29),
      Q => data0(21),
      R => \rst__0\
    );
\dff5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(30),
      Q => data0(22),
      R => \rst__0\
    );
\dff5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(31),
      Q => data0(23),
      R => \rst__0\
    );
\dff6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(16),
      Q => data0(8),
      R => \rst__0\
    );
\dff6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(17),
      Q => data0(9),
      R => \rst__0\
    );
\dff6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(18),
      Q => data0(10),
      R => \rst__0\
    );
\dff6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(19),
      Q => data0(11),
      R => \rst__0\
    );
\dff6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(20),
      Q => data0(12),
      R => \rst__0\
    );
\dff6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(21),
      Q => data0(13),
      R => \rst__0\
    );
\dff6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(22),
      Q => data0(14),
      R => \rst__0\
    );
\dff6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(23),
      Q => data0(15),
      R => \rst__0\
    );
\dff7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(8),
      Q => data0(0),
      R => \rst__0\
    );
\dff7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(9),
      Q => data0(1),
      R => \rst__0\
    );
\dff7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(10),
      Q => data0(2),
      R => \rst__0\
    );
\dff7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(11),
      Q => data0(3),
      R => \rst__0\
    );
\dff7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(12),
      Q => data0(4),
      R => \rst__0\
    );
\dff7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(13),
      Q => data0(5),
      R => \rst__0\
    );
\dff7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(14),
      Q => data0(6),
      R => \rst__0\
    );
\dff7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \dff0[7]_i_1_n_0\,
      D => data0(15),
      Q => data0(7),
      R => \rst__0\
    );
\eof0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => eof,
      I1 => \eof0_i_2__1_n_0\,
      I2 => eof4_i_3_n_0,
      I3 => \eof0_i_3__1_n_0\,
      I4 => \eof0_i_4__0_n_0\,
      I5 => \eof0_i_5__0_n_0\,
      O => eof0_2
    );
\eof0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => count(5),
      I1 => count(6),
      I2 => count(4),
      I3 => fmac_speed(0),
      I4 => fmac_speed(1),
      I5 => count(2),
      O => \eof0_i_2__1_n_0\
    );
\eof0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \eof0_i_6__1_n_0\,
      I1 => count(5),
      I2 => count(4),
      I3 => count(3),
      I4 => count(2),
      I5 => count(6),
      O => \eof0_i_3__1_n_0\
    );
\eof0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \eof0_i_7__0_n_0\,
      I1 => count(9),
      I2 => count(8),
      I3 => count(1),
      I4 => count(0),
      O => \eof0_i_4__0_n_0\
    );
\eof0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => pvld_i_2_n_0,
      I1 => count(2),
      I2 => count(4),
      I3 => fmac_speed(0),
      I4 => fmac_speed(1),
      I5 => eof5_i_6_n_0,
      O => \eof0_i_5__0_n_0\
    );
\eof0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7D"
    )
        port map (
      I0 => count(7),
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      O => \eof0_i_6__1_n_0\
    );
\eof0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count(11),
      I1 => count(10),
      I2 => count(15),
      I3 => count(13),
      I4 => count(14),
      I5 => count(12),
      O => \eof0_i_7__0_n_0\
    );
eof0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof0_2,
      Q => eof0,
      R => \rst__0\
    );
\eof1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8888888888"
    )
        port map (
      I0 => eof,
      I1 => \eof1_i_2__0_n_0\,
      I2 => eof5_i_3_n_0,
      I3 => fmac_speed(0),
      I4 => fmac_speed(1),
      I5 => count(2),
      O => eof1_5
    );
\eof1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => count(3),
      I1 => count(7),
      I2 => \eof1_i_3__1_n_0\,
      I3 => eof5_i_5_n_0,
      I4 => \eof1_i_4__1_n_0\,
      I5 => \eof0_i_4__0_n_0\,
      O => \eof1_i_2__0_n_0\
    );
\eof1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => count(4),
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      I3 => count(2),
      I4 => count(5),
      I5 => count(6),
      O => \eof1_i_3__1_n_0\
    );
\eof1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFFBF"
    )
        port map (
      I0 => eof5_i_6_n_0,
      I1 => count(4),
      I2 => count(2),
      I3 => count(7),
      I4 => fmac_speed(0),
      I5 => fmac_speed(1),
      O => \eof1_i_4__1_n_0\
    );
eof1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof1_5,
      Q => eof1,
      R => \rst__0\
    );
eof2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000200020002"
    )
        port map (
      I0 => eof,
      I1 => pvld_i_2_n_0,
      I2 => count(3),
      I3 => eof2_i_2_n_0,
      I4 => eof2_i_3_n_0,
      I5 => eof2_i_4_n_0,
      O => eof2_1
    );
eof2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFDF"
    )
        port map (
      I0 => count(2),
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => count(4),
      I4 => count(6),
      I5 => count(5),
      O => eof2_i_2_n_0
    );
eof2_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count(7),
      I1 => count(8),
      I2 => count(1),
      I3 => count(0),
      I4 => \count[15]_i_6_n_0\,
      O => eof2_i_3_n_0
    );
eof2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => count(5),
      I1 => count(4),
      I2 => count(6),
      I3 => count(2),
      I4 => count(3),
      I5 => \^count_reg[8]_0\,
      O => eof2_i_4_n_0
    );
eof2_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof2_1,
      Q => eof2,
      R => \rst__0\
    );
eof3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888A888"
    )
        port map (
      I0 => eof,
      I1 => eof3_i_2_n_0,
      I2 => count(5),
      I3 => eof4_i_3_n_0,
      I4 => eof3_i_3_n_0,
      I5 => count(6),
      O => eof3_4
    );
eof3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => eof3_i_4_n_0,
      I1 => eof2_i_3_n_0,
      I2 => eof5_i_7_n_0,
      I3 => mode_1G,
      I4 => count(2),
      I5 => eof3_i_5_n_0,
      O => eof3_i_2_n_0
    );
eof3_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => count(2),
      I1 => count(4),
      I2 => fmac_speed(0),
      I3 => fmac_speed(1),
      O => eof3_i_3_n_0
    );
eof3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => count(4),
      I1 => count(2),
      I2 => count(6),
      I3 => count(5),
      I4 => count(3),
      I5 => \^count_reg[8]_0\,
      O => eof3_i_4_n_0
    );
eof3_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => count(1),
      I1 => \count[15]_i_6_n_0\,
      I2 => count(8),
      O => eof3_i_5_n_0
    );
eof3_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof3_4,
      Q => eof3,
      R => \rst__0\
    );
eof4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAAAAAA"
    )
        port map (
      I0 => eof,
      I1 => \count[7]_i_2_n_0\,
      I2 => eof4_i_2_n_0,
      I3 => eof4_i_3_n_0,
      I4 => eof4_i_4_n_0,
      I5 => eof4_i_5_n_0,
      O => eof4_3
    );
eof4_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => count(2),
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      O => eof4_i_2_n_0
    );
eof4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => count(8),
      I1 => count(1),
      I2 => count(0),
      I3 => \count[15]_i_6_n_0\,
      I4 => count(7),
      I5 => count(3),
      O => eof4_i_3_n_0
    );
eof4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => eof4_i_6_n_0,
      I1 => count(3),
      I2 => count(7),
      I3 => count(5),
      I4 => count(6),
      I5 => eof4_i_7_n_0,
      O => eof4_i_4_n_0
    );
eof4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => eof6_i_6_n_0,
      I1 => count(3),
      I2 => pvld_i_2_n_0,
      I3 => count(4),
      I4 => mode_100M,
      I5 => count(2),
      O => eof4_i_5_n_0
    );
eof4_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \count[15]_i_6_n_0\,
      I1 => count(0),
      I2 => count(1),
      I3 => count(8),
      O => eof4_i_6_n_0
    );
eof4_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => count(4),
      I1 => count(2),
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => eof4_i_7_n_0
    );
eof4_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof4_3,
      Q => eof4,
      R => \rst__0\
    );
eof5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A8888AAAAAAAA"
    )
        port map (
      I0 => eof,
      I1 => eof5_i_2_n_0,
      I2 => eof5_i_3_n_0,
      I3 => count(2),
      I4 => mode_1G,
      I5 => eof5_i_4_n_0,
      O => eof5_6
    );
eof5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => eof5_i_5_n_0,
      I1 => count(2),
      I2 => count(4),
      I3 => eof5_i_6_n_0,
      I4 => count(7),
      I5 => \^count_reg[8]_0\,
      O => eof5_i_2_n_0
    );
eof5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \count[15]_i_6_n_0\,
      I1 => count(8),
      I2 => count(1),
      I3 => eof5_i_7_n_0,
      O => eof5_i_3_n_0
    );
eof5_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => eof4_i_3_n_0,
      I1 => count(2),
      I2 => mode_100M,
      I3 => count(4),
      I4 => count(5),
      I5 => count(6),
      O => eof5_i_4_n_0
    );
eof5_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \count[15]_i_6_n_0\,
      I1 => count(0),
      I2 => count(1),
      I3 => count(8),
      O => eof5_i_5_n_0
    );
eof5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => count(5),
      I1 => count(6),
      I2 => count(3),
      O => eof5_i_6_n_0
    );
eof5_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count(0),
      I1 => count(3),
      I2 => count(7),
      I3 => count(4),
      I4 => count(6),
      I5 => count(5),
      O => eof5_i_7_n_0
    );
eof5_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof5_6,
      Q => eof5,
      R => \rst__0\
    );
eof6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      O => eof6_i_1_n_0
    );
eof6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8AAA8A8"
    )
        port map (
      I0 => eof,
      I1 => eof6_i_3_n_0,
      I2 => eof6_i_4_n_0,
      I3 => eof6_i_5_n_0,
      I4 => mode_1G,
      I5 => count(2),
      O => eof6_0
    );
eof6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => count(5),
      I1 => eof4_i_3_n_0,
      I2 => count(6),
      I3 => count(4),
      I4 => count(2),
      I5 => \^count_reg[8]_0\,
      O => eof6_i_3_n_0
    );
eof6_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => eof6_i_6_n_0,
      I1 => count(3),
      I2 => pvld_i_2_n_0,
      I3 => mode_100M,
      I4 => count(2),
      I5 => count(4),
      O => eof6_i_4_n_0
    );
eof6_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => count(5),
      I1 => count(6),
      I2 => count(4),
      I3 => pvld_i_2_n_0,
      I4 => count(3),
      O => eof6_i_5_n_0
    );
eof6_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count(5),
      I1 => count(6),
      O => eof6_i_6_n_0
    );
eof6_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => eof6_0,
      Q => eof6,
      R => \rst__0\
    );
eof_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof,
      Q => eof_dly1,
      R => \rst__0\
    );
eof_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof_dly1,
      Q => eof_dly2,
      R => \rst__0\
    );
eof_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => eof_i_2_n_0,
      I1 => data_in_dly1(3),
      I2 => data_in_dly1(7),
      I3 => data_in_dly1(5),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => p_1_in
    );
eof_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => data_in_dly1(0),
      I1 => \^pdet_in_dly_reg_0\,
      I2 => data_in_dly1(6),
      I3 => data_in_dly1(4),
      O => eof_i_2_n_0
    );
eof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in,
      Q => eof,
      R => \rst__0\
    );
first_data_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => first_data,
      Q => first_data_dly,
      R => \rst__0\
    );
first_data_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => first_data0,
      Q => first_data,
      R => \rst__0\
    );
frame_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \^frame_dly1_reg_0\,
      Q => frame_dly1,
      R => '0'
    );
frame_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => data_in_dly1(5),
      I1 => data_in_dly1(7),
      I2 => data_in_dly1(3),
      I3 => eof_i_2_n_0,
      O => frame_reg_0
    );
frame_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_in_dly1_reg[2]_0\,
      Q => \^frame_dly1_reg_0\,
      R => \rst__0\
    );
gmii_rx_dv_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \out\,
      Q => gmii_rx_dv_dly,
      R => \rst__0\
    );
idle_detect_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pdet_in_dly,
      I1 => \^pdet_in_dly_reg_0\,
      O => idle_detect0
    );
idle_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => idle_detect0,
      Q => idle_detect,
      R => \rst__0\
    );
link_break1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => link_break1_carry_n_0,
      CO(6) => link_break1_carry_n_1,
      CO(5) => link_break1_carry_n_2,
      CO(4) => link_break1_carry_n_3,
      CO(3) => NLW_link_break1_carry_CO_UNCONNECTED(3),
      CO(2) => link_break1_carry_n_5,
      CO(1) => link_break1_carry_n_6,
      CO(0) => link_break1_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_link_break1_carry_O_UNCONNECTED(7 downto 0),
      S(7) => link_break1_carry_i_1_n_0,
      S(6) => link_break1_carry_i_2_n_0,
      S(5) => link_break1_carry_i_3_n_0,
      S(4) => link_break1_carry_i_4_n_0,
      S(3) => link_break1_carry_i_5_n_0,
      S(2) => link_break1_carry_i_6_n_0,
      S(1) => link_break1_carry_i_7_n_0,
      S(0) => link_break1_carry_i_8_n_0
    );
\link_break1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => link_break1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \link_break1_carry__0_n_0\,
      CO(6) => \link_break1_carry__0_n_1\,
      CO(5) => \link_break1_carry__0_n_2\,
      CO(4) => \link_break1_carry__0_n_3\,
      CO(3) => \NLW_link_break1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \link_break1_carry__0_n_5\,
      CO(1) => \link_break1_carry__0_n_6\,
      CO(0) => \link_break1_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_link_break1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \link_break1_carry__0_i_1_n_0\,
      S(6) => \link_break1_carry__0_i_2_n_0\,
      S(5) => \link_break1_carry__0_i_3_n_0\,
      S(4) => \link_break1_carry__0_i_4_n_0\,
      S(3) => \link_break1_carry__0_i_5_n_0\,
      S(2) => \link_break1_carry__0_i_6_n_0\,
      S(1) => \link_break1_carry__0_i_7_n_0\,
      S(0) => \link_break1_carry__0_i_8_n_0\
    );
\link_break1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => data0(45),
      I1 => data0(46),
      I2 => data0(47),
      O => \link_break1_carry__0_i_1_n_0\
    );
\link_break1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(42),
      I1 => data0(43),
      I2 => data0(44),
      O => \link_break1_carry__0_i_2_n_0\
    );
\link_break1_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => data0(39),
      I1 => data0(41),
      I2 => data0(40),
      O => \link_break1_carry__0_i_3_n_0\
    );
\link_break1_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => data0(36),
      I1 => data0(37),
      I2 => data0(38),
      O => \link_break1_carry__0_i_4_n_0\
    );
\link_break1_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => data0(34),
      I1 => data0(35),
      I2 => data0(33),
      O => \link_break1_carry__0_i_5_n_0\
    );
\link_break1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(31),
      I1 => data0(32),
      I2 => data0(30),
      O => \link_break1_carry__0_i_6_n_0\
    );
\link_break1_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(28),
      I1 => data0(29),
      I2 => data0(27),
      O => \link_break1_carry__0_i_7_n_0\
    );
\link_break1_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(24),
      I1 => data0(25),
      I2 => data0(26),
      O => \link_break1_carry__0_i_8_n_0\
    );
\link_break1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \link_break1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_link_break1_carry__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => link_break1,
      CO(4) => \link_break1_carry__1_n_3\,
      CO(3) => \NLW_link_break1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \link_break1_carry__1_n_5\,
      CO(1) => \link_break1_carry__1_n_6\,
      CO(0) => \link_break1_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_link_break1_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \link_break1_carry__1_i_1_n_0\,
      S(4) => \link_break1_carry__1_i_2_n_0\,
      S(3) => \link_break1_carry__1_i_3_n_0\,
      S(2) => \link_break1_carry__1_i_4_n_0\,
      S(1) => \link_break1_carry__1_i_5_n_0\,
      S(0) => \link_break1_carry__1_i_6_n_0\
    );
\link_break1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(63),
      O => \link_break1_carry__1_i_1_n_0\
    );
\link_break1_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(61),
      I1 => data0(62),
      I2 => data0(60),
      O => \link_break1_carry__1_i_2_n_0\
    );
\link_break1_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(58),
      I1 => data0(59),
      I2 => data0(57),
      O => \link_break1_carry__1_i_3_n_0\
    );
\link_break1_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(55),
      I1 => data0(56),
      I2 => data0(54),
      O => \link_break1_carry__1_i_4_n_0\
    );
\link_break1_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(52),
      I1 => data0(53),
      I2 => data0(51),
      O => \link_break1_carry__1_i_5_n_0\
    );
\link_break1_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(49),
      I1 => data0(50),
      I2 => data0(48),
      O => \link_break1_carry__1_i_6_n_0\
    );
link_break1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(22),
      I1 => data0(23),
      I2 => data0(21),
      O => link_break1_carry_i_1_n_0
    );
link_break1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => data0(19),
      I1 => data0(20),
      I2 => data0(18),
      O => link_break1_carry_i_2_n_0
    );
link_break1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => data0(17),
      I1 => data0(15),
      I2 => data0(16),
      O => link_break1_carry_i_3_n_0
    );
link_break1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => data0(12),
      I1 => data0(13),
      I2 => data0(14),
      O => link_break1_carry_i_4_n_0
    );
link_break1_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => data0(11),
      I1 => data0(10),
      I2 => data0(9),
      O => link_break1_carry_i_5_n_0
    );
link_break1_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => data0(7),
      I1 => data0(8),
      I2 => data0(6),
      O => link_break1_carry_i_6_n_0
    );
link_break1_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data0(3),
      I1 => data0(4),
      I2 => data0(5),
      O => link_break1_carry_i_7_n_0
    );
link_break1_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => data0(1),
      I1 => data0(2),
      I2 => data0(0),
      O => link_break1_carry_i_8_n_0
    );
link_break_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => link_break1,
      Q => link_break,
      R => \rst__0\
    );
link_ok_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => consec_idle(5),
      I1 => consec_idle(4),
      I2 => consec_idle(6),
      I3 => consec_idle(7),
      I4 => link_ok_i_2_n_0,
      O => \link_ok0__0\
    );
link_ok_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => consec_idle(2),
      I1 => consec_idle(3),
      I2 => consec_idle(0),
      I3 => consec_idle(1),
      O => link_ok_i_2_n_0
    );
link_ok_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \link_ok0__0\,
      Q => link_ok,
      R => \rst__0\
    );
linkup_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => link_ok_reg_0,
      Q => \^consec_idle_reg[0]_0\,
      R => \rst__0\
    );
pdet_in_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \^pdet_in_dly_reg_0\,
      Q => pdet_in_dly,
      R => \rst__0\
    );
pulse100_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pulse100,
      Q => pulse100_dly1,
      R => '0'
    );
pulse100_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \count100[15]_i_4_n_0\,
      I1 => count100(0),
      I2 => count100(1),
      I3 => \count100[15]_i_3_n_0\,
      O => pulse100_i_1_n_0
    );
pulse100_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pulse100_i_1_n_0,
      Q => pulse100,
      R => \rst__0\
    );
pvld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => count(2),
      I1 => count(3),
      I2 => pvld_i_2_n_0,
      I3 => count(4),
      I4 => count(6),
      I5 => count(5),
      O => pvld_i_1_n_0
    );
pvld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => count(0),
      I1 => count(7),
      I2 => count(8),
      I3 => \count[15]_i_6_n_0\,
      I4 => count(1),
      O => pvld_i_2_n_0
    );
pvld_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pvld_i_1_n_0,
      Q => pvld,
      R => \rst__0\
    );
x_bcnt_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AA0F3300AA0000"
    )
        port map (
      I0 => eof_dly2,
      I1 => \dff0[7]_i_2_n_0\,
      I2 => \dff0[7]_i_3_n_0\,
      I3 => fmac_speed(1),
      I4 => fmac_speed(0),
      I5 => eof,
      O => x_bcnt_we_i_1_n_0
    );
x_bcnt_we_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => eof6_i_1_n_0,
      D => x_bcnt_we_i_1_n_0,
      Q => \count_reg[7]_0\,
      R => \rst__0\
    );
\x_byte_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFEFFFF8A8B8A8"
    )
        port map (
      I0 => \x_byte_cnt[15]_i_4_n_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => \^frame_dly1_reg_0\,
      I4 => pulse100_dly1,
      I5 => \^x_byte_cnt\(0),
      O => \x_byte_cnt[0]_i_1_n_0\
    );
\x_byte_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \x_byte_cnt[15]_i_4_n_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => \rst_\,
      O => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => pulse100_dly1,
      I2 => fmac_speed(0),
      I3 => \^frame_dly1_reg_0\,
      O => \x_byte_cnt[15]_i_2_n_0\
    );
\x_byte_cnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => eof_i_2_n_0,
      I1 => data_in_dly1(3),
      I2 => data_in_dly1(7),
      I3 => data_in_dly1(5),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \x_byte_cnt[15]_i_4_n_0\
    );
\x_byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \x_byte_cnt[0]_i_1_n_0\,
      Q => \^x_byte_cnt\(0),
      R => \rst__0\
    );
\x_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(10),
      Q => \^x_byte_cnt\(10),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(11),
      Q => \^x_byte_cnt\(11),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(12),
      Q => \^x_byte_cnt\(12),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(13),
      Q => \^x_byte_cnt\(13),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(14),
      Q => \^x_byte_cnt\(14),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(15),
      Q => \^x_byte_cnt\(15),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[15]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_byte_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_x_byte_cnt_reg[15]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \x_byte_cnt_reg[15]_i_3_n_2\,
      CO(4) => \x_byte_cnt_reg[15]_i_3_n_3\,
      CO(3) => \NLW_x_byte_cnt_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \x_byte_cnt_reg[15]_i_3_n_5\,
      CO(1) => \x_byte_cnt_reg[15]_i_3_n_6\,
      CO(0) => \x_byte_cnt_reg[15]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_x_byte_cnt_reg[15]_i_3_O_UNCONNECTED\(7),
      O(6 downto 0) => p_3_in(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => \^x_byte_cnt\(15 downto 9)
    );
\x_byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(1),
      Q => \^x_byte_cnt\(1),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(2),
      Q => \^x_byte_cnt\(2),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(3),
      Q => \^x_byte_cnt\(3),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(4),
      Q => \^x_byte_cnt\(4),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(5),
      Q => \^x_byte_cnt\(5),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(6),
      Q => \^x_byte_cnt\(6),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(7),
      Q => \^x_byte_cnt\(7),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(8),
      Q => \^x_byte_cnt\(8),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
\x_byte_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^x_byte_cnt\(0),
      CI_TOP => '0',
      CO(7) => \x_byte_cnt_reg[8]_i_1_n_0\,
      CO(6) => \x_byte_cnt_reg[8]_i_1_n_1\,
      CO(5) => \x_byte_cnt_reg[8]_i_1_n_2\,
      CO(4) => \x_byte_cnt_reg[8]_i_1_n_3\,
      CO(3) => \NLW_x_byte_cnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_byte_cnt_reg[8]_i_1_n_5\,
      CO(1) => \x_byte_cnt_reg[8]_i_1_n_6\,
      CO(0) => \x_byte_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_3_in(8 downto 1),
      S(7 downto 0) => \^x_byte_cnt\(8 downto 1)
    );
\x_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \x_byte_cnt[15]_i_2_n_0\,
      D => p_3_in(9),
      Q => \^x_byte_cnt\(9),
      R => \x_byte_cnt[15]_i_1_n_0\
    );
x_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => eof3,
      I1 => eof4,
      I2 => eof6,
      I3 => eof5,
      I4 => \data_out[41]_i_3_n_0\,
      I5 => x_we_i_2_n_0,
      O => x_we
    );
x_we_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000070FFFFFFFF"
    )
        port map (
      I0 => \^frame_dly1_reg_0\,
      I1 => frame_dly1,
      I2 => pvld,
      I3 => eof,
      I4 => mode_1G,
      I5 => \^consec_idle_reg[0]_0\,
      O => x_we_i_2_n_0
    );
x_we_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => x_we,
      Q => wr_en,
      R => \rst__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_encap is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rts : out STD_LOGIC;
    wsel_reg_0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \bytes_remain_reg[15]_0\ : out STD_LOGIC;
    \count8_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_cnt_reg[12]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \nbytes_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \crc_cnt_reg[7]\ : out STD_LOGIC;
    \crc_cnt_reg[12]_0\ : out STD_LOGIC;
    \bdin_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bdata1_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \bdin_reg[47]\ : out STD_LOGIC;
    \bdin_reg[55]\ : out STD_LOGIC;
    \bdin_reg[54]\ : out STD_LOGIC;
    \bdin_reg[53]\ : out STD_LOGIC;
    \bdin_reg[52]\ : out STD_LOGIC;
    \bdin_reg[51]\ : out STD_LOGIC;
    \bdin_reg[50]\ : out STD_LOGIC;
    \bdin_reg[49]\ : out STD_LOGIC;
    \bdin_reg[48]\ : out STD_LOGIC;
    \bdin_reg[47]_0\ : out STD_LOGIC;
    \bdin_reg[46]\ : out STD_LOGIC;
    \bdin_reg[46]_0\ : out STD_LOGIC;
    \bdin_reg[45]\ : out STD_LOGIC;
    \bdin_reg[45]_0\ : out STD_LOGIC;
    \bdin_reg[44]\ : out STD_LOGIC;
    \bdin_reg[44]_0\ : out STD_LOGIC;
    \bdin_reg[43]\ : out STD_LOGIC;
    \bdin_reg[43]_0\ : out STD_LOGIC;
    \bdin_reg[42]\ : out STD_LOGIC;
    \bdin_reg[42]_0\ : out STD_LOGIC;
    \bdin_reg[41]\ : out STD_LOGIC;
    \bdin_reg[41]_0\ : out STD_LOGIC;
    \bdin_reg[40]\ : out STD_LOGIC;
    \bdin_reg[40]_0\ : out STD_LOGIC;
    \bdin_reg[39]\ : out STD_LOGIC;
    \bdin_reg[39]_0\ : out STD_LOGIC;
    \bdin_reg[38]\ : out STD_LOGIC;
    \bdin_reg[38]_0\ : out STD_LOGIC;
    \bdin_reg[37]\ : out STD_LOGIC;
    \bdin_reg[37]_0\ : out STD_LOGIC;
    \bdin_reg[36]\ : out STD_LOGIC;
    \bdin_reg[36]_0\ : out STD_LOGIC;
    \bdin_reg[35]\ : out STD_LOGIC;
    \bdin_reg[35]_0\ : out STD_LOGIC;
    \bdin_reg[34]\ : out STD_LOGIC;
    \bdin_reg[34]_0\ : out STD_LOGIC;
    \bdin_reg[33]\ : out STD_LOGIC;
    \bdin_reg[33]_0\ : out STD_LOGIC;
    \bdin_reg[32]\ : out STD_LOGIC;
    \bdin_reg[32]_0\ : out STD_LOGIC;
    \bcnt_reg[15]\ : out STD_LOGIC;
    \bcnt_reg[11]\ : out STD_LOGIC;
    \bcnt_reg[14]\ : out STD_LOGIC;
    \bcnt_reg[13]\ : out STD_LOGIC;
    \bcnt_reg[12]\ : out STD_LOGIC;
    \bcnt_reg[6]\ : out STD_LOGIC;
    \bcnt_reg[10]\ : out STD_LOGIC;
    \bcnt_reg[9]\ : out STD_LOGIC;
    \bcnt_reg[8]\ : out STD_LOGIC;
    \bcnt_reg[7]\ : out STD_LOGIC;
    \bcnt_reg[5]\ : out STD_LOGIC;
    \bcnt_reg[4]\ : out STD_LOGIC;
    \bcnt_reg[3]\ : out STD_LOGIC;
    \bcnt_reg[2]\ : out STD_LOGIC;
    \nbytes_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    crc_cnt20_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_cnt_reg[14]\ : out STD_LOGIC;
    \crc_cnt_reg[13]\ : out STD_LOGIC;
    \crc_cnt_reg[10]\ : out STD_LOGIC;
    \crc_cnt_reg[9]\ : out STD_LOGIC;
    \crc_cnt_reg[8]\ : out STD_LOGIC;
    \crc_cnt_reg[5]\ : out STD_LOGIC;
    \crc_cnt_reg[4]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    fmac_speed_0_sp_1 : in STD_LOGIC;
    lclk : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC;
    cts_1g : in STD_LOGIC;
    empty : in STD_LOGIC;
    fmac_speed_1_sp_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    pulse_0_reg_0 : in STD_LOGIC;
    \crc_cnt_reg[12]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \crc_cnt_reg[5]_0\ : in STD_LOGIC;
    \crc_cnt_reg[10]_0\ : in STD_LOGIC;
    \rbytes_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rbytes_reg_reg[1]_rep\ : in STD_LOGIC;
    \rbytes_reg_reg[0]_rep\ : in STD_LOGIC;
    \rbytes_reg_reg[1]_rep__0\ : in STD_LOGIC;
    \rbytes_reg_reg[0]_rep__0\ : in STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_encap;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_encap is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \b2b_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \b2b_counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \b2b_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \b2b_counter_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal b2b_ok : STD_LOGIC;
  signal b2b_ok_i_1_n_0 : STD_LOGIC;
  signal b2b_ok_i_2_n_0 : STD_LOGIC;
  signal \^bcnt_reg[11]\ : STD_LOGIC;
  signal \^bcnt_reg[6]\ : STD_LOGIC;
  signal \^bdata1_reg[63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \bdin[56]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[56]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[57]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[57]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[58]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[58]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[59]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[59]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[60]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[60]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[61]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[61]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[62]_i_2_n_0\ : STD_LOGIC;
  signal \bdin[62]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[63]_i_3_n_0\ : STD_LOGIC;
  signal \bdin[63]_i_4_n_0\ : STD_LOGIC;
  signal bytes_remain : STD_LOGIC;
  signal \bytes_remain[0]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[10]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[10]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[11]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[11]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[12]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[12]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[13]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[13]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[14]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[14]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[1]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[2]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[3]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[4]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[5]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[6]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[6]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[7]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[7]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[8]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_remain[8]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_remain[9]_i_1_n_0\ : STD_LOGIC;
  signal \^bytes_remain_reg[15]_0\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[0]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[10]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[11]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[12]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[13]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[14]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[1]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[2]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[3]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[4]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[5]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[6]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[7]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[8]\ : STD_LOGIC;
  signal \bytes_remain_reg_n_0_[9]\ : STD_LOGIC;
  signal count8 : STD_LOGIC;
  signal \count8[0]_i_1_n_0\ : STD_LOGIC;
  signal \count8[1]_i_1_n_0\ : STD_LOGIC;
  signal \count8[1]_i_2_n_0\ : STD_LOGIC;
  signal \count8[2]_i_1_n_0\ : STD_LOGIC;
  signal \count8[3]_i_2_n_0\ : STD_LOGIC;
  signal \count8[3]_i_3_n_0\ : STD_LOGIC;
  signal \count8[3]_i_4_n_0\ : STD_LOGIC;
  signal \^count8_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count8_reg_n_0_[0]\ : STD_LOGIC;
  signal \count8_reg_n_0_[1]\ : STD_LOGIC;
  signal \count8_reg_n_0_[2]\ : STD_LOGIC;
  signal \count8_reg_n_0_[3]\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \counter[1]_i_2_n_0\ : STD_LOGIC;
  signal \counter[2]_i_2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \^crc_cnt_reg[12]_0\ : STD_LOGIC;
  signal \^crc_cnt_reg[7]\ : STD_LOGIC;
  signal fmac_speed_0_sn_1 : STD_LOGIC;
  signal fmac_speed_1_sn_1 : STD_LOGIC;
  signal \nbytes_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \nbytes_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \^nbytes_reg_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_0_in_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 61 downto 1 );
  signal p_reg_count0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_reg_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_reg_count[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_reg_count_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_start : STD_LOGIC;
  signal p_start_i_1_n_0 : STD_LOGIC;
  signal ptimer1 : STD_LOGIC;
  signal \ptimer[0]_i_10_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_3_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_4_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_5_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_6_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_7_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_8_n_0\ : STD_LOGIC;
  signal \ptimer[0]_i_9_n_0\ : STD_LOGIC;
  signal \ptimer[16]_i_2_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_2_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_3_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_4_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_5_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_6_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_7_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_8_n_0\ : STD_LOGIC;
  signal \ptimer[8]_i_9_n_0\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \ptimer_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \ptimer_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ptimer_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[0]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[10]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[11]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[12]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[13]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[14]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[15]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[1]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[2]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[3]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[4]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[5]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[6]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[7]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[8]\ : STD_LOGIC;
  signal \ptimer_reg_n_0_[9]\ : STD_LOGIC;
  signal pulse_0 : STD_LOGIC;
  signal pulse_1 : STD_LOGIC;
  signal pulse_10 : STD_LOGIC;
  signal \rbytes[15]_i_1_n_0\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal rts_i_1_n_0 : STD_LOGIC;
  signal st_mac_dat : STD_LOGIC;
  signal st_readsize : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \state_inferred__0/i___2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal tx_dvld_i_1_n_0 : STD_LOGIC;
  signal tx_dvld_i_2_n_0 : STD_LOGIC;
  signal tx_dvld_i_3_n_0 : STD_LOGIC;
  signal tx_dvld_i_4_n_0 : STD_LOGIC;
  signal tx_dvld_reg_n_0 : STD_LOGIC;
  signal tx_rdy : STD_LOGIC;
  signal txfifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal txfifo_rd_en_i_2_n_0 : STD_LOGIC;
  signal txfifo_rd_en_i_3_n_0 : STD_LOGIC;
  signal txfifo_rd_en_i_4_n_0 : STD_LOGIC;
  signal txfifo_rd_en_i_5_n_0 : STD_LOGIC;
  signal txfifo_rd_en_i_6_n_0 : STD_LOGIC;
  signal txfifo_rd_en_i_7_n_0 : STD_LOGIC;
  signal \wdata[63]_i_1_n_0\ : STD_LOGIC;
  signal \wdata[63]_i_2_n_0\ : STD_LOGIC;
  signal wsel : STD_LOGIC;
  signal wsel_i_1_n_0 : STD_LOGIC;
  signal wsel_i_2_n_0 : STD_LOGIC;
  signal \^wsel_reg_0\ : STD_LOGIC;
  signal \NLW_ptimer_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ptimer_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ptimer_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ptimer_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \b2b_counter[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \b2b_counter[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \b2b_counter[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \b2b_counter[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \b2b_counter[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \b2b_counter[6]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \b2b_counter[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \b2b_counter[8]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \bcnt[10]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bcnt[12]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \bcnt[13]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \bcnt[14]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \bcnt[15]_i_7\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \bcnt[2]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \bcnt[3]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \bcnt[4]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \bcnt[5]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \bcnt[7]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \bcnt[8]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \bcnt[9]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bdin[32]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bdin[32]_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bdin[33]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bdin[33]_i_5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bdin[34]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bdin[34]_i_5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bdin[35]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bdin[35]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \bdin[36]_i_4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bdin[36]_i_5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bdin[37]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bdin[37]_i_5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bdin[38]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \bdin[38]_i_5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bdin[39]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bdin[39]_i_5\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \bdin[40]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bdin[40]_i_5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \bdin[41]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \bdin[41]_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \bdin[42]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \bdin[42]_i_5\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bdin[43]_i_4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \bdin[43]_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bdin[44]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bdin[44]_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bdin[45]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bdin[45]_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \bdin[46]_i_4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bdin[46]_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bdin[47]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \bdin[47]_i_5\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bytes_remain[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \bytes_remain[12]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bytes_remain[13]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bytes_remain[14]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bytes_remain[15]_i_4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \bytes_remain[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bytes_remain[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bytes_remain[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bytes_remain[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \bytes_remain[7]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \bytes_remain[8]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count8[1]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \count8[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count8[3]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \count8[3]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \counter[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \counter[2]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \counter[3]_i_2__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \counter[3]_i_3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \counter[4]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \counter[4]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \crc_cnt[10]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \crc_cnt[13]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \crc_cnt[14]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \crc_cnt[4]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \crc_cnt[5]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \crc_cnt[9]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \nbytes_reg[11]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \nbytes_reg[12]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \nbytes_reg[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \nbytes_reg[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \nbytes_reg[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \nbytes_reg[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \nbytes_reg[6]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \nbytes_reg[7]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \nbytes_reg[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \nbytes_reg[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \p_reg_count[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p_reg_count[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p_reg_count[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \p_reg_count[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \p_reg_count[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_reg_count[5]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of pulse_1_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \state[4]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \state_inferred__0/i___2\ : label is "soft_lutpair186";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "P_PREAM:01000000,P_REQ:00100000,READSIZE:00000010,READ1:00000100,MAC_DAT:00010000,WAIT:00001000,P_PKT:10000000,IDLE:00000001";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "P_PREAM:01000000,P_REQ:00100000,READSIZE:00000010,READ1:00000100,MAC_DAT:00010000,WAIT:00001000,P_PKT:10000000,IDLE:00000001";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "P_PREAM:01000000,P_REQ:00100000,READSIZE:00000010,READ1:00000100,MAC_DAT:00010000,WAIT:00001000,P_PKT:10000000,IDLE:00000001";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "P_PREAM:01000000,P_REQ:00100000,READSIZE:00000010,READ1:00000100,MAC_DAT:00010000,WAIT:00001000,P_PKT:10000000,IDLE:00000001";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "P_PREAM:01000000,P_REQ:00100000,READSIZE:00000010,READ1:00000100,MAC_DAT:00010000,WAIT:00001000,P_PKT:10000000,IDLE:00000001";
  attribute SOFT_HLUTNM of tx_dvld_i_3 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of tx_dvld_i_4 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of txfifo_rd_en_i_6 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \wdata[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \wdata[13]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \wdata[15]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \wdata[17]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wdata[19]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wdata[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \wdata[21]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \wdata[23]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \wdata[25]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \wdata[27]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \wdata[29]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \wdata[31]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \wdata[33]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \wdata[35]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \wdata[37]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \wdata[39]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \wdata[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \wdata[41]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \wdata[43]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \wdata[45]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \wdata[47]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \wdata[49]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \wdata[51]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \wdata[53]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \wdata[55]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wdata[57]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \wdata[59]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \wdata[5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \wdata[7]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \wdata[9]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of wsel_i_2 : label is "soft_lutpair233";
begin
  Q(0) <= \^q\(0);
  \bcnt_reg[11]\ <= \^bcnt_reg[11]\;
  \bcnt_reg[6]\ <= \^bcnt_reg[6]\;
  \bdata1_reg[63]\(63 downto 0) <= \^bdata1_reg[63]\(63 downto 0);
  \bytes_remain_reg[15]_0\ <= \^bytes_remain_reg[15]_0\;
  \count8_reg[1]_0\(0) <= \^count8_reg[1]_0\(0);
  \crc_cnt_reg[12]_0\ <= \^crc_cnt_reg[12]_0\;
  \crc_cnt_reg[7]\ <= \^crc_cnt_reg[7]\;
  fmac_speed_0_sn_1 <= fmac_speed_0_sp_1;
  fmac_speed_1_sn_1 <= fmac_speed_1_sp_1;
  \nbytes_reg_reg[15]\(15 downto 0) <= \^nbytes_reg_reg[15]\(15 downto 0);
  rd_en <= \^rd_en\;
  wsel_reg_0 <= \^wsel_reg_0\;
\b2b_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(0),
      O => \b2b_counter[0]_i_1_n_0\
    );
\b2b_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(0),
      I2 => \b2b_counter_reg__0\(1),
      O => p_0_in(1)
    );
\b2b_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(1),
      I2 => \b2b_counter_reg__0\(0),
      I3 => \b2b_counter_reg__0\(2),
      O => p_0_in(2)
    );
\b2b_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(2),
      I2 => \b2b_counter_reg__0\(0),
      I3 => \b2b_counter_reg__0\(1),
      I4 => \b2b_counter_reg__0\(3),
      O => p_0_in(3)
    );
\b2b_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(3),
      I2 => \b2b_counter_reg__0\(1),
      I3 => \b2b_counter_reg__0\(0),
      I4 => \b2b_counter_reg__0\(2),
      I5 => \b2b_counter_reg__0\(4),
      O => p_0_in(4)
    );
\b2b_counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter[5]_i_2_n_0\,
      I2 => \b2b_counter_reg__0\(5),
      O => p_0_in(5)
    );
\b2b_counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \b2b_counter_reg__0\(3),
      I1 => \b2b_counter_reg__0\(1),
      I2 => \b2b_counter_reg__0\(0),
      I3 => \b2b_counter_reg__0\(2),
      I4 => \b2b_counter_reg__0\(4),
      O => \b2b_counter[5]_i_2_n_0\
    );
\b2b_counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => st_mac_dat,
      I1 => b2b_ok_i_2_n_0,
      I2 => \b2b_counter_reg__0\(6),
      O => p_0_in(6)
    );
\b2b_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(6),
      I2 => b2b_ok_i_2_n_0,
      I3 => \b2b_counter_reg__0\(7),
      O => p_0_in(7)
    );
\b2b_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \b2b_counter_reg__0\(7),
      I2 => b2b_ok_i_2_n_0,
      I3 => \b2b_counter_reg__0\(6),
      I4 => \b2b_counter_reg__0\(8),
      I5 => st_mac_dat,
      O => \b2b_counter[8]_i_1_n_0\
    );
\b2b_counter[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \b2b_counter_reg__0\(7),
      I2 => b2b_ok_i_2_n_0,
      I3 => \b2b_counter_reg__0\(6),
      I4 => \b2b_counter_reg__0\(8),
      O => p_0_in(8)
    );
\b2b_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => \b2b_counter[0]_i_1_n_0\,
      Q => \b2b_counter_reg__0\(0),
      R => SR(0)
    );
\b2b_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(1),
      Q => \b2b_counter_reg__0\(1),
      R => SR(0)
    );
\b2b_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(2),
      Q => \b2b_counter_reg__0\(2),
      R => SR(0)
    );
\b2b_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(3),
      Q => \b2b_counter_reg__0\(3),
      R => SR(0)
    );
\b2b_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(4),
      Q => \b2b_counter_reg__0\(4),
      R => SR(0)
    );
\b2b_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(5),
      Q => \b2b_counter_reg__0\(5),
      R => SR(0)
    );
\b2b_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(6),
      Q => \b2b_counter_reg__0\(6),
      R => SR(0)
    );
\b2b_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(7),
      Q => \b2b_counter_reg__0\(7),
      R => SR(0)
    );
\b2b_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \b2b_counter[8]_i_1_n_0\,
      D => p_0_in(8),
      Q => \b2b_counter_reg__0\(8),
      R => SR(0)
    );
b2b_ok_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \b2b_counter_reg__0\(8),
      I1 => \b2b_counter_reg__0\(6),
      I2 => b2b_ok_i_2_n_0,
      I3 => \b2b_counter_reg__0\(7),
      O => b2b_ok_i_1_n_0
    );
b2b_ok_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \b2b_counter_reg__0\(4),
      I1 => \b2b_counter_reg__0\(2),
      I2 => \b2b_counter_reg__0\(0),
      I3 => \b2b_counter_reg__0\(1),
      I4 => \b2b_counter_reg__0\(3),
      I5 => \b2b_counter_reg__0\(5),
      O => b2b_ok_i_2_n_0
    );
b2b_ok_reg: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => b2b_ok_i_1_n_0,
      Q => b2b_ok,
      S => SR(0)
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(9),
      I1 => \^nbytes_reg_reg[15]\(7),
      I2 => \^bcnt_reg[6]\,
      I3 => \^nbytes_reg_reg[15]\(6),
      I4 => \^nbytes_reg_reg[15]\(8),
      O => \bcnt_reg[10]\
    );
\bcnt[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(10),
      I1 => \^nbytes_reg_reg[15]\(8),
      I2 => \^nbytes_reg_reg[15]\(6),
      I3 => \^bcnt_reg[6]\,
      I4 => \^nbytes_reg_reg[15]\(7),
      I5 => \^nbytes_reg_reg[15]\(9),
      O => \^bcnt_reg[11]\
    );
\bcnt[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(11),
      I1 => \^bcnt_reg[11]\,
      O => \bcnt_reg[12]\
    );
\bcnt[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(12),
      I1 => \^bcnt_reg[11]\,
      I2 => \^nbytes_reg_reg[15]\(11),
      O => \bcnt_reg[13]\
    );
\bcnt[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(13),
      I1 => \^nbytes_reg_reg[15]\(11),
      I2 => \^bcnt_reg[11]\,
      I3 => \^nbytes_reg_reg[15]\(12),
      O => \bcnt_reg[14]\
    );
\bcnt[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(14),
      I1 => \^nbytes_reg_reg[15]\(12),
      I2 => \^bcnt_reg[11]\,
      I3 => \^nbytes_reg_reg[15]\(11),
      I4 => \^nbytes_reg_reg[15]\(13),
      O => \bcnt_reg[15]\
    );
\bcnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(1),
      I1 => \^nbytes_reg_reg[15]\(0),
      O => \bcnt_reg[2]\
    );
\bcnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(0),
      I1 => \^nbytes_reg_reg[15]\(1),
      I2 => \^nbytes_reg_reg[15]\(2),
      O => \bcnt_reg[3]\
    );
\bcnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(2),
      I1 => \^nbytes_reg_reg[15]\(1),
      I2 => \^nbytes_reg_reg[15]\(0),
      I3 => \^nbytes_reg_reg[15]\(3),
      O => \bcnt_reg[4]\
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(4),
      I1 => \^nbytes_reg_reg[15]\(3),
      I2 => \^nbytes_reg_reg[15]\(0),
      I3 => \^nbytes_reg_reg[15]\(1),
      I4 => \^nbytes_reg_reg[15]\(2),
      O => \bcnt_reg[5]\
    );
\bcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA88800000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(5),
      I1 => \^nbytes_reg_reg[15]\(2),
      I2 => \^nbytes_reg_reg[15]\(1),
      I3 => \^nbytes_reg_reg[15]\(0),
      I4 => \^nbytes_reg_reg[15]\(3),
      I5 => \^nbytes_reg_reg[15]\(4),
      O => \^bcnt_reg[6]\
    );
\bcnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(6),
      I1 => \^bcnt_reg[6]\,
      O => \bcnt_reg[7]\
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(7),
      I1 => \^bcnt_reg[6]\,
      I2 => \^nbytes_reg_reg[15]\(6),
      O => \bcnt_reg[8]\
    );
\bcnt[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(8),
      I1 => \^nbytes_reg_reg[15]\(6),
      I2 => \^bcnt_reg[6]\,
      I3 => \^nbytes_reg_reg[15]\(7),
      O => \bcnt_reg[9]\
    );
\bdin[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(8),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(0),
      O => \bdin_reg[32]\
    );
\bdin[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(24),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(16),
      O => \bdin_reg[32]_0\
    );
\bdin[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(9),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(1),
      O => \bdin_reg[33]\
    );
\bdin[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(25),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(17),
      O => \bdin_reg[33]_0\
    );
\bdin[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(10),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(2),
      O => \bdin_reg[34]\
    );
\bdin[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(26),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(18),
      O => \bdin_reg[34]_0\
    );
\bdin[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(11),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(3),
      O => \bdin_reg[35]\
    );
\bdin[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(27),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(19),
      O => \bdin_reg[35]_0\
    );
\bdin[36]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(12),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(4),
      O => \bdin_reg[36]\
    );
\bdin[36]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(28),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(20),
      O => \bdin_reg[36]_0\
    );
\bdin[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(13),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(5),
      O => \bdin_reg[37]\
    );
\bdin[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(29),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(21),
      O => \bdin_reg[37]_0\
    );
\bdin[38]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(14),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(6),
      O => \bdin_reg[38]\
    );
\bdin[38]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(30),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(22),
      O => \bdin_reg[38]_0\
    );
\bdin[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(15),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(7),
      O => \bdin_reg[39]\
    );
\bdin[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(31),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(23),
      O => \bdin_reg[39]_0\
    );
\bdin[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(16),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(8),
      O => \bdin_reg[40]\
    );
\bdin[40]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(32),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(24),
      O => \bdin_reg[40]_0\
    );
\bdin[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(17),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(9),
      O => \bdin_reg[41]\
    );
\bdin[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(33),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(25),
      O => \bdin_reg[41]_0\
    );
\bdin[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(18),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(10),
      O => \bdin_reg[42]\
    );
\bdin[42]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(34),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(26),
      O => \bdin_reg[42]_0\
    );
\bdin[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(19),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(11),
      O => \bdin_reg[43]\
    );
\bdin[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(35),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(27),
      O => \bdin_reg[43]_0\
    );
\bdin[44]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(20),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(12),
      O => \bdin_reg[44]\
    );
\bdin[44]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(36),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(28),
      O => \bdin_reg[44]_0\
    );
\bdin[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(21),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(13),
      O => \bdin_reg[45]\
    );
\bdin[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(37),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(29),
      O => \bdin_reg[45]_0\
    );
\bdin[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(22),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(14),
      O => \bdin_reg[46]\
    );
\bdin[46]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(38),
      I1 => \rbytes_reg_reg[0]_rep__0\,
      I2 => \^bdata1_reg[63]\(30),
      O => \bdin_reg[46]_0\
    );
\bdin[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(23),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(15),
      O => \bdin_reg[47]\
    );
\bdin[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bdata1_reg[63]\(39),
      I1 => \rbytes_reg_reg[0]_rep\,
      I2 => \^bdata1_reg[63]\(31),
      O => \bdin_reg[47]_0\
    );
\bdin[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(16),
      I1 => \^bdata1_reg[63]\(24),
      I2 => \^bdata1_reg[63]\(32),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(40),
      O => \bdin_reg[48]\
    );
\bdin[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(17),
      I1 => \^bdata1_reg[63]\(25),
      I2 => \^bdata1_reg[63]\(33),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(41),
      O => \bdin_reg[49]\
    );
\bdin[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(18),
      I1 => \^bdata1_reg[63]\(26),
      I2 => \^bdata1_reg[63]\(34),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(42),
      O => \bdin_reg[50]\
    );
\bdin[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(19),
      I1 => \^bdata1_reg[63]\(27),
      I2 => \^bdata1_reg[63]\(35),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(43),
      O => \bdin_reg[51]\
    );
\bdin[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(20),
      I1 => \^bdata1_reg[63]\(28),
      I2 => \^bdata1_reg[63]\(36),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(44),
      O => \bdin_reg[52]\
    );
\bdin[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(21),
      I1 => \^bdata1_reg[63]\(29),
      I2 => \^bdata1_reg[63]\(37),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(45),
      O => \bdin_reg[53]\
    );
\bdin[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(22),
      I1 => \^bdata1_reg[63]\(30),
      I2 => \^bdata1_reg[63]\(38),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(46),
      O => \bdin_reg[54]\
    );
\bdin[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(23),
      I1 => \^bdata1_reg[63]\(31),
      I2 => \^bdata1_reg[63]\(39),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(47),
      O => \bdin_reg[55]\
    );
\bdin[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(56),
      I1 => \^bdata1_reg[63]\(0),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(16),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(8),
      O => \bdin[56]_i_2_n_0\
    );
\bdin[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(24),
      I1 => \^bdata1_reg[63]\(32),
      I2 => \^bdata1_reg[63]\(40),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(48),
      O => \bdin[56]_i_3_n_0\
    );
\bdin[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(57),
      I1 => \^bdata1_reg[63]\(1),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(17),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(9),
      O => \bdin[57]_i_2_n_0\
    );
\bdin[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(25),
      I1 => \^bdata1_reg[63]\(33),
      I2 => \^bdata1_reg[63]\(41),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(49),
      O => \bdin[57]_i_3_n_0\
    );
\bdin[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(58),
      I1 => \^bdata1_reg[63]\(2),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(18),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(10),
      O => \bdin[58]_i_2_n_0\
    );
\bdin[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(26),
      I1 => \^bdata1_reg[63]\(34),
      I2 => \^bdata1_reg[63]\(42),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(50),
      O => \bdin[58]_i_3_n_0\
    );
\bdin[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(59),
      I1 => \^bdata1_reg[63]\(3),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(19),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(11),
      O => \bdin[59]_i_2_n_0\
    );
\bdin[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(27),
      I1 => \^bdata1_reg[63]\(35),
      I2 => \^bdata1_reg[63]\(43),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(51),
      O => \bdin[59]_i_3_n_0\
    );
\bdin[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(60),
      I1 => \^bdata1_reg[63]\(4),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(20),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(12),
      O => \bdin[60]_i_2_n_0\
    );
\bdin[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(28),
      I1 => \^bdata1_reg[63]\(36),
      I2 => \^bdata1_reg[63]\(44),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(52),
      O => \bdin[60]_i_3_n_0\
    );
\bdin[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(61),
      I1 => \^bdata1_reg[63]\(5),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(21),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(13),
      O => \bdin[61]_i_2_n_0\
    );
\bdin[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(29),
      I1 => \^bdata1_reg[63]\(37),
      I2 => \^bdata1_reg[63]\(45),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(53),
      O => \bdin[61]_i_3_n_0\
    );
\bdin[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(62),
      I1 => \^bdata1_reg[63]\(6),
      I2 => \rbytes_reg_reg[1]_rep__0\,
      I3 => \^bdata1_reg[63]\(22),
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(14),
      O => \bdin[62]_i_2_n_0\
    );
\bdin[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(30),
      I1 => \^bdata1_reg[63]\(38),
      I2 => \^bdata1_reg[63]\(46),
      I3 => \rbytes_reg_reg[1]_rep__0\,
      I4 => \rbytes_reg_reg[0]_rep__0\,
      I5 => \^bdata1_reg[63]\(54),
      O => \bdin[62]_i_3_n_0\
    );
\bdin[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^bdata1_reg[63]\(63),
      I1 => \^bdata1_reg[63]\(7),
      I2 => \rbytes_reg_reg[1]_rep\,
      I3 => \^bdata1_reg[63]\(23),
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(15),
      O => \bdin[63]_i_3_n_0\
    );
\bdin[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^bdata1_reg[63]\(31),
      I1 => \^bdata1_reg[63]\(39),
      I2 => \^bdata1_reg[63]\(47),
      I3 => \rbytes_reg_reg[1]_rep\,
      I4 => \rbytes_reg_reg[0]_rep\,
      I5 => \^bdata1_reg[63]\(55),
      O => \bdin[63]_i_4_n_0\
    );
\bdin_reg[56]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[56]_i_2_n_0\,
      I1 => \bdin[56]_i_3_n_0\,
      O => \bdin_reg[63]\(0),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[57]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[57]_i_2_n_0\,
      I1 => \bdin[57]_i_3_n_0\,
      O => \bdin_reg[63]\(1),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[58]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[58]_i_2_n_0\,
      I1 => \bdin[58]_i_3_n_0\,
      O => \bdin_reg[63]\(2),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[59]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[59]_i_2_n_0\,
      I1 => \bdin[59]_i_3_n_0\,
      O => \bdin_reg[63]\(3),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[60]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[60]_i_2_n_0\,
      I1 => \bdin[60]_i_3_n_0\,
      O => \bdin_reg[63]\(4),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[61]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[61]_i_2_n_0\,
      I1 => \bdin[61]_i_3_n_0\,
      O => \bdin_reg[63]\(5),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[62]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[62]_i_2_n_0\,
      I1 => \bdin[62]_i_3_n_0\,
      O => \bdin_reg[63]\(6),
      S => \rbytes_reg_reg[2]\(0)
    );
\bdin_reg[63]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bdin[63]_i_3_n_0\,
      I1 => \bdin[63]_i_4_n_0\,
      O => \bdin_reg[63]\(7),
      S => \rbytes_reg_reg[2]\(0)
    );
\bytes_remain[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => \^q\(0),
      I2 => \bytes_remain_reg_n_0_[0]\,
      O => \bytes_remain[0]_i_1_n_0\
    );
\bytes_remain[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA900A900A9FFA9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[10]\,
      I1 => \bytes_remain[10]_i_2_n_0\,
      I2 => \bytes_remain_reg_n_0_[9]\,
      I3 => \^q\(0),
      I4 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\,
      I5 => dout(10),
      O => \bytes_remain[10]_i_1_n_0\
    );
\bytes_remain[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[7]\,
      I1 => \bytes_remain_reg_n_0_[5]\,
      I2 => \bytes_remain_reg_n_0_[3]\,
      I3 => \bytes_remain_reg_n_0_[4]\,
      I4 => \bytes_remain_reg_n_0_[6]\,
      I5 => \bytes_remain_reg_n_0_[8]\,
      O => \bytes_remain[10]_i_2_n_0\
    );
\bytes_remain[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[11]\,
      I1 => \bytes_remain[11]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\,
      I4 => dout(11),
      O => \bytes_remain[11]_i_1_n_0\
    );
\bytes_remain[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[9]\,
      I1 => \bytes_remain[10]_i_2_n_0\,
      I2 => \bytes_remain_reg_n_0_[10]\,
      O => \bytes_remain[11]_i_2_n_0\
    );
\bytes_remain[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[12]\,
      I1 => \bytes_remain[12]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\,
      I4 => dout(12),
      O => \bytes_remain[12]_i_1_n_0\
    );
\bytes_remain[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[10]\,
      I1 => \bytes_remain[10]_i_2_n_0\,
      I2 => \bytes_remain_reg_n_0_[9]\,
      I3 => \bytes_remain_reg_n_0_[11]\,
      O => \bytes_remain[12]_i_2_n_0\
    );
\bytes_remain[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[13]\,
      I1 => \bytes_remain[13]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\,
      I4 => dout(13),
      O => \bytes_remain[13]_i_1_n_0\
    );
\bytes_remain[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[11]\,
      I1 => \bytes_remain_reg_n_0_[9]\,
      I2 => \bytes_remain[10]_i_2_n_0\,
      I3 => \bytes_remain_reg_n_0_[10]\,
      I4 => \bytes_remain_reg_n_0_[12]\,
      O => \bytes_remain[13]_i_2_n_0\
    );
\bytes_remain[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[14]\,
      I1 => \bytes_remain[14]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\,
      I4 => dout(14),
      O => \bytes_remain[14]_i_1_n_0\
    );
\bytes_remain[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[12]\,
      I1 => \bytes_remain_reg_n_0_[10]\,
      I2 => \bytes_remain[10]_i_2_n_0\,
      I3 => \bytes_remain_reg_n_0_[9]\,
      I4 => \bytes_remain_reg_n_0_[11]\,
      I5 => \bytes_remain_reg_n_0_[13]\,
      O => \bytes_remain[14]_i_2_n_0\
    );
\bytes_remain[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => \state[4]_i_3_n_0\,
      I1 => \state_reg_n_0_[3]\,
      I2 => st_readsize,
      I3 => \state_reg_n_0_[0]\,
      I4 => st_mac_dat,
      I5 => \^q\(0),
      O => bytes_remain
    );
\bytes_remain[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bytes_remain[14]_i_2_n_0\,
      I1 => \bytes_remain_reg_n_0_[14]\,
      O => \^bytes_remain_reg[15]_0\
    );
\bytes_remain[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => \^q\(0),
      I2 => \bytes_remain_reg_n_0_[1]\,
      O => \bytes_remain[1]_i_1_n_0\
    );
\bytes_remain[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => \^q\(0),
      I2 => \bytes_remain_reg_n_0_[2]\,
      O => \bytes_remain[2]_i_1_n_0\
    );
\bytes_remain[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => dout(3),
      I1 => \^q\(0),
      I2 => \bytes_remain_reg_n_0_[3]\,
      O => \bytes_remain[3]_i_1_n_0\
    );
\bytes_remain[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[4]\,
      I1 => \bytes_remain_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => dout(3),
      I4 => dout(4),
      O => \bytes_remain[4]_i_1_n_0\
    );
\bytes_remain[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA900A900A9FFA9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[5]\,
      I1 => \bytes_remain_reg_n_0_[3]\,
      I2 => \bytes_remain_reg_n_0_[4]\,
      I3 => \^q\(0),
      I4 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      I5 => dout(5),
      O => \bytes_remain[5]_i_1_n_0\
    );
\bytes_remain[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[6]\,
      I1 => \bytes_remain[6]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      I4 => dout(6),
      O => \bytes_remain[6]_i_1_n_0\
    );
\bytes_remain[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[4]\,
      I1 => \bytes_remain_reg_n_0_[3]\,
      I2 => \bytes_remain_reg_n_0_[5]\,
      O => \bytes_remain[6]_i_2_n_0\
    );
\bytes_remain[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[7]\,
      I1 => \bytes_remain[7]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      I4 => dout(7),
      O => \bytes_remain[7]_i_1_n_0\
    );
\bytes_remain[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[5]\,
      I1 => \bytes_remain_reg_n_0_[3]\,
      I2 => \bytes_remain_reg_n_0_[4]\,
      I3 => \bytes_remain_reg_n_0_[6]\,
      O => \bytes_remain[7]_i_2_n_0\
    );
\bytes_remain[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[8]\,
      I1 => \bytes_remain[8]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      I4 => dout(8),
      O => \bytes_remain[8]_i_1_n_0\
    );
\bytes_remain[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[6]\,
      I1 => \bytes_remain_reg_n_0_[4]\,
      I2 => \bytes_remain_reg_n_0_[3]\,
      I3 => \bytes_remain_reg_n_0_[5]\,
      I4 => \bytes_remain_reg_n_0_[7]\,
      O => \bytes_remain[8]_i_2_n_0\
    );
\bytes_remain[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909F9"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[9]\,
      I1 => \bytes_remain[10]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\,
      I4 => dout(9),
      O => \bytes_remain[9]_i_1_n_0\
    );
\bytes_remain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[0]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[0]\,
      R => SR(0)
    );
\bytes_remain_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[10]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[10]\,
      R => SR(0)
    );
\bytes_remain_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[11]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[11]\,
      R => SR(0)
    );
\bytes_remain_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[12]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[12]\,
      R => SR(0)
    );
\bytes_remain_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[13]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[13]\,
      R => SR(0)
    );
\bytes_remain_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[14]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[14]\,
      R => SR(0)
    );
\bytes_remain_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      Q => \^count8_reg[1]_0\(0),
      R => SR(0)
    );
\bytes_remain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[1]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[1]\,
      R => SR(0)
    );
\bytes_remain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[2]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[2]\,
      R => SR(0)
    );
\bytes_remain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[3]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[3]\,
      R => SR(0)
    );
\bytes_remain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[4]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[4]\,
      R => SR(0)
    );
\bytes_remain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[5]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[5]\,
      R => SR(0)
    );
\bytes_remain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[6]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[6]\,
      R => SR(0)
    );
\bytes_remain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[7]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[7]\,
      R => SR(0)
    );
\bytes_remain_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[8]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[8]\,
      R => SR(0)
    );
\bytes_remain_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bytes_remain,
      D => \bytes_remain[9]_i_1_n_0\,
      Q => \bytes_remain_reg_n_0_[9]\,
      R => SR(0)
    );
\count8[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \count8_reg_n_0_[0]\,
      O => \count8[0]_i_1_n_0\
    );
\count8[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8282D782"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \count8_reg_n_0_[1]\,
      I2 => \count8_reg_n_0_[0]\,
      I3 => \count8[1]_i_2_n_0\,
      I4 => \^count8_reg[1]_0\(0),
      I5 => \^q\(0),
      O => \count8[1]_i_1_n_0\
    );
\count8[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[2]\,
      I1 => \bytes_remain_reg_n_0_[1]\,
      I2 => \bytes_remain_reg_n_0_[0]\,
      I3 => \^bytes_remain_reg[15]_0\,
      O => \count8[1]_i_2_n_0\
    );
\count8[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \count8_reg_n_0_[2]\,
      I2 => \count8_reg_n_0_[0]\,
      I3 => \count8_reg_n_0_[1]\,
      O => \count8[2]_i_1_n_0\
    );
\count8[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000062"
    )
        port map (
      I0 => \^q\(0),
      I1 => st_mac_dat,
      I2 => \state[4]_i_3_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => st_readsize,
      I5 => \state_reg_n_0_[3]\,
      O => count8
    );
\count8[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0880F88"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \count8[3]_i_3_n_0\,
      I2 => \count8[3]_i_4_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \count8_reg_n_0_[3]\,
      O => \count8[3]_i_2_n_0\
    );
\count8[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \^bytes_remain_reg[15]_0\,
      I1 => \bytes_remain_reg_n_0_[2]\,
      I2 => \bytes_remain_reg_n_0_[1]\,
      I3 => \bytes_remain_reg_n_0_[0]\,
      I4 => \^count8_reg[1]_0\(0),
      O => \count8[3]_i_3_n_0\
    );
\count8[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \count8_reg_n_0_[1]\,
      I1 => \count8_reg_n_0_[0]\,
      I2 => \count8_reg_n_0_[2]\,
      O => \count8[3]_i_4_n_0\
    );
\count8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => count8,
      D => \count8[0]_i_1_n_0\,
      Q => \count8_reg_n_0_[0]\,
      R => SR(0)
    );
\count8_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => count8,
      D => \count8[1]_i_1_n_0\,
      Q => \count8_reg_n_0_[1]\,
      S => SR(0)
    );
\count8_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => count8,
      D => \count8[2]_i_1_n_0\,
      Q => \count8_reg_n_0_[2]\,
      S => SR(0)
    );
\count8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => count8,
      D => \count8[3]_i_2_n_0\,
      Q => \count8_reg_n_0_[3]\,
      R => SR(0)
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => counter(0),
      I1 => \rst_\,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => p_1_in(0)
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F909090909F9D9"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      I2 => \rst_\,
      I3 => \counter[1]_i_2_n_0\,
      I4 => counter(1),
      I5 => counter(0),
      O => p_1_in(1)
    );
\counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter(3),
      I1 => counter(6),
      I2 => counter(5),
      I3 => counter(4),
      I4 => counter(2),
      O => \counter[1]_i_2_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C0C008"
    )
        port map (
      I0 => \counter[2]_i_2_n_0\,
      I1 => \rst_\,
      I2 => counter(2),
      I3 => counter(0),
      I4 => counter(1),
      O => p_1_in(2)
    );
\counter[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter(4),
      I1 => counter(5),
      I2 => counter(6),
      I3 => counter(3),
      O => \counter[2]_i_2_n_0\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F40404F4F4040444"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => \rst_\,
      I3 => \counter[3]_i_2__0_n_0\,
      I4 => counter(3),
      I5 => \counter[3]_i_3_n_0\,
      O => p_1_in(3)
    );
\counter[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => counter(1),
      I1 => counter(0),
      I2 => counter(2),
      O => \counter[3]_i_2__0_n_0\
    );
\counter[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => counter(6),
      I1 => counter(5),
      I2 => counter(4),
      O => \counter[3]_i_3_n_0\
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90909080"
    )
        port map (
      I0 => \counter[4]_i_2_n_0\,
      I1 => counter(4),
      I2 => \rst_\,
      I3 => counter(5),
      I4 => counter(6),
      O => p_1_in(4)
    );
\counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter(2),
      I1 => counter(0),
      I2 => counter(1),
      I3 => counter(3),
      O => \counter[4]_i_2_n_0\
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABB"
    )
        port map (
      I0 => \counter[5]_i_2__0_n_0\,
      I1 => \counter[6]_i_3_n_0\,
      I2 => \rst_\,
      I3 => fmac_speed(0),
      I4 => fmac_speed(1),
      O => p_1_in(5)
    );
\counter[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E22EE2E2E222"
    )
        port map (
      I0 => fmac_speed_1_sn_1,
      I1 => \rst_\,
      I2 => counter(5),
      I3 => counter(4),
      I4 => \counter[4]_i_2_n_0\,
      I5 => counter(6),
      O => \counter[5]_i_2__0_n_0\
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => \rst_\,
      O => \counter[6]_i_1__0_n_0\
    );
\counter[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F90909D9"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      I2 => \rst_\,
      I3 => counter(6),
      I4 => \counter[6]_i_3_n_0\,
      O => p_1_in(6)
    );
\counter[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter(5),
      I1 => counter(4),
      I2 => counter(3),
      I3 => counter(1),
      I4 => counter(0),
      I5 => counter(2),
      O => \counter[6]_i_3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => counter(0),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => counter(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => counter(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => counter(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => counter(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => counter(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[6]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => counter(6),
      R => '0'
    );
\crc_cnt[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(9),
      I1 => \^nbytes_reg_reg[15]\(7),
      I2 => \^crc_cnt_reg[7]\,
      I3 => \^nbytes_reg_reg[15]\(6),
      I4 => \^nbytes_reg_reg[15]\(8),
      O => \crc_cnt_reg[10]\
    );
\crc_cnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78FF7800780078FF"
    )
        port map (
      I0 => \^crc_cnt_reg[12]_0\,
      I1 => \^nbytes_reg_reg[15]\(11),
      I2 => \^nbytes_reg_reg[15]\(12),
      I3 => pulse_0_reg_0,
      I4 => \crc_cnt_reg[10]_0\,
      I5 => \crc_cnt_reg[12]_1\(2),
      O => \crc_cnt_reg[12]\(2)
    );
\crc_cnt[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(10),
      I1 => \^nbytes_reg_reg[15]\(8),
      I2 => \^nbytes_reg_reg[15]\(6),
      I3 => \^crc_cnt_reg[7]\,
      I4 => \^nbytes_reg_reg[15]\(7),
      I5 => \^nbytes_reg_reg[15]\(9),
      O => \^crc_cnt_reg[12]_0\
    );
\crc_cnt[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(12),
      I1 => \^crc_cnt_reg[12]_0\,
      I2 => \^nbytes_reg_reg[15]\(11),
      O => \crc_cnt_reg[13]\
    );
\crc_cnt[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(13),
      I1 => \^nbytes_reg_reg[15]\(11),
      I2 => \^crc_cnt_reg[12]_0\,
      I3 => \^nbytes_reg_reg[15]\(12),
      O => \crc_cnt_reg[14]\
    );
\crc_cnt[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(13),
      I1 => \^nbytes_reg_reg[15]\(11),
      I2 => \^crc_cnt_reg[12]_0\,
      I3 => \^nbytes_reg_reg[15]\(12),
      I4 => \^nbytes_reg_reg[15]\(14),
      I5 => \^nbytes_reg_reg[15]\(15),
      O => crc_cnt20_in(0)
    );
\crc_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE000001FEFFFF"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(2),
      I1 => \^nbytes_reg_reg[15]\(0),
      I2 => \^nbytes_reg_reg[15]\(1),
      I3 => \^nbytes_reg_reg[15]\(3),
      I4 => pulse_0_reg_0,
      I5 => \crc_cnt_reg[12]_1\(0),
      O => \crc_cnt_reg[12]\(0)
    );
\crc_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(3),
      I1 => \^nbytes_reg_reg[15]\(2),
      I2 => \^nbytes_reg_reg[15]\(0),
      I3 => \^nbytes_reg_reg[15]\(1),
      O => \crc_cnt_reg[4]\
    );
\crc_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(4),
      I1 => \^nbytes_reg_reg[15]\(1),
      I2 => \^nbytes_reg_reg[15]\(0),
      I3 => \^nbytes_reg_reg[15]\(2),
      I4 => \^nbytes_reg_reg[15]\(3),
      O => \crc_cnt_reg[5]\
    );
\crc_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78FF7800780078FF"
    )
        port map (
      I0 => \^crc_cnt_reg[7]\,
      I1 => \^nbytes_reg_reg[15]\(6),
      I2 => \^nbytes_reg_reg[15]\(7),
      I3 => pulse_0_reg_0,
      I4 => \crc_cnt_reg[5]_0\,
      I5 => \crc_cnt_reg[12]_1\(1),
      O => \crc_cnt_reg[12]\(1)
    );
\crc_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888000000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(5),
      I1 => \^nbytes_reg_reg[15]\(3),
      I2 => \^nbytes_reg_reg[15]\(2),
      I3 => \^nbytes_reg_reg[15]\(0),
      I4 => \^nbytes_reg_reg[15]\(1),
      I5 => \^nbytes_reg_reg[15]\(4),
      O => \^crc_cnt_reg[7]\
    );
\crc_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(7),
      I1 => \^crc_cnt_reg[7]\,
      I2 => \^nbytes_reg_reg[15]\(6),
      O => \crc_cnt_reg[8]\
    );
\crc_cnt[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(8),
      I1 => \^nbytes_reg_reg[15]\(6),
      I2 => \^crc_cnt_reg[7]\,
      I3 => \^nbytes_reg_reg[15]\(7),
      O => \crc_cnt_reg[9]\
    );
\nbytes_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(8),
      I1 => \^nbytes_reg_reg[15]\(6),
      I2 => \nbytes_reg[10]_i_2_n_0\,
      I3 => \^nbytes_reg_reg[15]\(7),
      I4 => \^nbytes_reg_reg[15]\(9),
      I5 => \^nbytes_reg_reg[15]\(10),
      O => \nbytes_reg_reg[15]_0\(7)
    );
\nbytes_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(5),
      I1 => \^nbytes_reg_reg[15]\(0),
      I2 => \^nbytes_reg_reg[15]\(1),
      I3 => \^nbytes_reg_reg[15]\(2),
      I4 => \^nbytes_reg_reg[15]\(3),
      I5 => \^nbytes_reg_reg[15]\(4),
      O => \nbytes_reg[10]_i_2_n_0\
    );
\nbytes_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nbytes_reg[15]_i_2_n_0\,
      I1 => \^nbytes_reg_reg[15]\(11),
      O => \nbytes_reg_reg[15]_0\(8)
    );
\nbytes_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \nbytes_reg[15]_i_2_n_0\,
      I1 => \^nbytes_reg_reg[15]\(11),
      I2 => \^nbytes_reg_reg[15]\(12),
      O => \nbytes_reg_reg[15]_0\(9)
    );
\nbytes_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(11),
      I1 => \nbytes_reg[15]_i_2_n_0\,
      I2 => \^nbytes_reg_reg[15]\(12),
      I3 => \^nbytes_reg_reg[15]\(13),
      O => \nbytes_reg_reg[15]_0\(10)
    );
\nbytes_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(12),
      I1 => \nbytes_reg[15]_i_2_n_0\,
      I2 => \^nbytes_reg_reg[15]\(11),
      I3 => \^nbytes_reg_reg[15]\(13),
      I4 => \^nbytes_reg_reg[15]\(14),
      O => \nbytes_reg_reg[15]_0\(11)
    );
\nbytes_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(13),
      I1 => \^nbytes_reg_reg[15]\(11),
      I2 => \nbytes_reg[15]_i_2_n_0\,
      I3 => \^nbytes_reg_reg[15]\(12),
      I4 => \^nbytes_reg_reg[15]\(14),
      I5 => \^nbytes_reg_reg[15]\(15),
      O => \nbytes_reg_reg[15]_0\(12)
    );
\nbytes_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(10),
      I1 => \^nbytes_reg_reg[15]\(8),
      I2 => \^nbytes_reg_reg[15]\(6),
      I3 => \nbytes_reg[10]_i_2_n_0\,
      I4 => \^nbytes_reg_reg[15]\(7),
      I5 => \^nbytes_reg_reg[15]\(9),
      O => \nbytes_reg[15]_i_2_n_0\
    );
\nbytes_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(3),
      I1 => \^nbytes_reg_reg[15]\(0),
      I2 => \^nbytes_reg_reg[15]\(1),
      I3 => \^nbytes_reg_reg[15]\(2),
      O => \nbytes_reg_reg[15]_0\(0)
    );
\nbytes_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557AAA8"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(3),
      I1 => \^nbytes_reg_reg[15]\(2),
      I2 => \^nbytes_reg_reg[15]\(1),
      I3 => \^nbytes_reg_reg[15]\(0),
      I4 => \^nbytes_reg_reg[15]\(4),
      O => \nbytes_reg_reg[15]_0\(1)
    );
\nbytes_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(0),
      I1 => \^nbytes_reg_reg[15]\(1),
      I2 => \^nbytes_reg_reg[15]\(2),
      I3 => \^nbytes_reg_reg[15]\(3),
      I4 => \^nbytes_reg_reg[15]\(4),
      I5 => \^nbytes_reg_reg[15]\(5),
      O => \nbytes_reg_reg[15]_0\(2)
    );
\nbytes_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nbytes_reg[10]_i_2_n_0\,
      I1 => \^nbytes_reg_reg[15]\(6),
      O => \nbytes_reg_reg[15]_0\(3)
    );
\nbytes_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \nbytes_reg[10]_i_2_n_0\,
      I1 => \^nbytes_reg_reg[15]\(6),
      I2 => \^nbytes_reg_reg[15]\(7),
      O => \nbytes_reg_reg[15]_0\(4)
    );
\nbytes_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(6),
      I1 => \nbytes_reg[10]_i_2_n_0\,
      I2 => \^nbytes_reg_reg[15]\(7),
      I3 => \^nbytes_reg_reg[15]\(8),
      O => \nbytes_reg_reg[15]_0\(5)
    );
\nbytes_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^nbytes_reg_reg[15]\(7),
      I1 => \nbytes_reg[10]_i_2_n_0\,
      I2 => \^nbytes_reg_reg[15]\(6),
      I3 => \^nbytes_reg_reg[15]\(8),
      I4 => \^nbytes_reg_reg[15]\(9),
      O => \nbytes_reg_reg[15]_0\(6)
    );
\p_reg_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_reg_count_reg__0\(0),
      O => p_reg_count0(0)
    );
\p_reg_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_reg_count_reg__0\(1),
      I1 => \p_reg_count_reg__0\(0),
      O => p_reg_count0(1)
    );
\p_reg_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \p_reg_count_reg__0\(2),
      I1 => \p_reg_count_reg__0\(0),
      I2 => \p_reg_count_reg__0\(1),
      O => p_reg_count0(2)
    );
\p_reg_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \p_reg_count_reg__0\(3),
      I1 => \p_reg_count_reg__0\(1),
      I2 => \p_reg_count_reg__0\(0),
      I3 => \p_reg_count_reg__0\(2),
      O => p_reg_count0(3)
    );
\p_reg_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \p_reg_count_reg__0\(4),
      I1 => \p_reg_count_reg__0\(2),
      I2 => \p_reg_count_reg__0\(0),
      I3 => \p_reg_count_reg__0\(1),
      I4 => \p_reg_count_reg__0\(3),
      O => p_reg_count0(4)
    );
\p_reg_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \rst_\,
      I1 => p_start,
      I2 => \p_reg_count_reg__0\(5),
      I3 => \p_reg_count[5]_i_3_n_0\,
      O => \p_reg_count[5]_i_1_n_0\
    );
\p_reg_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \p_reg_count_reg__0\(4),
      I1 => \p_reg_count_reg__0\(2),
      I2 => \p_reg_count_reg__0\(0),
      I3 => \p_reg_count_reg__0\(1),
      I4 => \p_reg_count_reg__0\(3),
      I5 => \p_reg_count_reg__0\(5),
      O => p_reg_count0(5)
    );
\p_reg_count[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_reg_count_reg__0\(3),
      I1 => \p_reg_count_reg__0\(1),
      I2 => \p_reg_count_reg__0\(0),
      I3 => \p_reg_count_reg__0\(2),
      I4 => \p_reg_count_reg__0\(4),
      O => \p_reg_count[5]_i_3_n_0\
    );
\p_reg_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_reg_count0(0),
      Q => \p_reg_count_reg__0\(0),
      S => \p_reg_count[5]_i_1_n_0\
    );
\p_reg_count_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_reg_count0(1),
      Q => \p_reg_count_reg__0\(1),
      S => \p_reg_count[5]_i_1_n_0\
    );
\p_reg_count_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_reg_count0(2),
      Q => \p_reg_count_reg__0\(2),
      S => \p_reg_count[5]_i_1_n_0\
    );
\p_reg_count_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_reg_count0(3),
      Q => \p_reg_count_reg__0\(3),
      S => \p_reg_count[5]_i_1_n_0\
    );
\p_reg_count_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_reg_count0(4),
      Q => \p_reg_count_reg__0\(4),
      S => \p_reg_count[5]_i_1_n_0\
    );
\p_reg_count_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_reg_count0(5),
      Q => \p_reg_count_reg__0\(5),
      S => \p_reg_count[5]_i_1_n_0\
    );
p_start_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rst_\,
      I1 => p_0_in_0,
      O => p_start_i_1_n_0
    );
p_start_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_start_i_1_n_0,
      Q => p_start,
      R => '0'
    );
\ptimer[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \p_reg_count_reg__0\(5),
      I2 => \p_reg_count[5]_i_3_n_0\,
      O => ptimer1
    );
\ptimer[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[0]\,
      O => \ptimer[0]_i_10_n_0\
    );
\ptimer[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[7]\,
      O => \ptimer[0]_i_3_n_0\
    );
\ptimer[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[6]\,
      O => \ptimer[0]_i_4_n_0\
    );
\ptimer[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[5]\,
      O => \ptimer[0]_i_5_n_0\
    );
\ptimer[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[4]\,
      O => \ptimer[0]_i_6_n_0\
    );
\ptimer[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[3]\,
      O => \ptimer[0]_i_7_n_0\
    );
\ptimer[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[2]\,
      O => \ptimer[0]_i_8_n_0\
    );
\ptimer[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[1]\,
      O => \ptimer[0]_i_9_n_0\
    );
\ptimer[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in_0,
      O => \ptimer[16]_i_2_n_0\
    );
\ptimer[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[15]\,
      O => \ptimer[8]_i_2_n_0\
    );
\ptimer[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[14]\,
      O => \ptimer[8]_i_3_n_0\
    );
\ptimer[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[13]\,
      O => \ptimer[8]_i_4_n_0\
    );
\ptimer[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[12]\,
      O => \ptimer[8]_i_5_n_0\
    );
\ptimer[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[11]\,
      O => \ptimer[8]_i_6_n_0\
    );
\ptimer[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[10]\,
      O => \ptimer[8]_i_7_n_0\
    );
\ptimer[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[9]\,
      O => \ptimer[8]_i_8_n_0\
    );
\ptimer[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ptimer_reg_n_0_[8]\,
      O => \ptimer[8]_i_9_n_0\
    );
\ptimer_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_15\,
      Q => \ptimer_reg_n_0_[0]\,
      S => SR(0)
    );
\ptimer_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ptimer_reg[0]_i_2_n_0\,
      CO(6) => \ptimer_reg[0]_i_2_n_1\,
      CO(5) => \ptimer_reg[0]_i_2_n_2\,
      CO(4) => \ptimer_reg[0]_i_2_n_3\,
      CO(3) => \NLW_ptimer_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ptimer_reg[0]_i_2_n_5\,
      CO(1) => \ptimer_reg[0]_i_2_n_6\,
      CO(0) => \ptimer_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \ptimer_reg[0]_i_2_n_8\,
      O(6) => \ptimer_reg[0]_i_2_n_9\,
      O(5) => \ptimer_reg[0]_i_2_n_10\,
      O(4) => \ptimer_reg[0]_i_2_n_11\,
      O(3) => \ptimer_reg[0]_i_2_n_12\,
      O(2) => \ptimer_reg[0]_i_2_n_13\,
      O(1) => \ptimer_reg[0]_i_2_n_14\,
      O(0) => \ptimer_reg[0]_i_2_n_15\,
      S(7) => \ptimer[0]_i_3_n_0\,
      S(6) => \ptimer[0]_i_4_n_0\,
      S(5) => \ptimer[0]_i_5_n_0\,
      S(4) => \ptimer[0]_i_6_n_0\,
      S(3) => \ptimer[0]_i_7_n_0\,
      S(2) => \ptimer[0]_i_8_n_0\,
      S(1) => \ptimer[0]_i_9_n_0\,
      S(0) => \ptimer[0]_i_10_n_0\
    );
\ptimer_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_13\,
      Q => \ptimer_reg_n_0_[10]\,
      S => SR(0)
    );
\ptimer_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_12\,
      Q => \ptimer_reg_n_0_[11]\,
      S => SR(0)
    );
\ptimer_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_11\,
      Q => \ptimer_reg_n_0_[12]\,
      S => SR(0)
    );
\ptimer_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_10\,
      Q => \ptimer_reg_n_0_[13]\,
      S => SR(0)
    );
\ptimer_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_9\,
      Q => \ptimer_reg_n_0_[14]\,
      S => SR(0)
    );
\ptimer_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_8\,
      Q => \ptimer_reg_n_0_[15]\,
      S => SR(0)
    );
\ptimer_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[16]_i_1_n_15\,
      Q => p_0_in_0,
      S => SR(0)
    );
\ptimer_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ptimer_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_ptimer_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_ptimer_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \ptimer_reg[16]_i_1_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \ptimer[16]_i_2_n_0\
    );
\ptimer_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_14\,
      Q => \ptimer_reg_n_0_[1]\,
      S => SR(0)
    );
\ptimer_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_13\,
      Q => \ptimer_reg_n_0_[2]\,
      S => SR(0)
    );
\ptimer_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_12\,
      Q => \ptimer_reg_n_0_[3]\,
      S => SR(0)
    );
\ptimer_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_11\,
      Q => \ptimer_reg_n_0_[4]\,
      S => SR(0)
    );
\ptimer_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_10\,
      Q => \ptimer_reg_n_0_[5]\,
      S => SR(0)
    );
\ptimer_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_9\,
      Q => \ptimer_reg_n_0_[6]\,
      S => SR(0)
    );
\ptimer_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[0]_i_2_n_8\,
      Q => \ptimer_reg_n_0_[7]\,
      S => SR(0)
    );
\ptimer_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_15\,
      Q => \ptimer_reg_n_0_[8]\,
      S => SR(0)
    );
\ptimer_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ptimer_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \ptimer_reg[8]_i_1_n_0\,
      CO(6) => \ptimer_reg[8]_i_1_n_1\,
      CO(5) => \ptimer_reg[8]_i_1_n_2\,
      CO(4) => \ptimer_reg[8]_i_1_n_3\,
      CO(3) => \NLW_ptimer_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \ptimer_reg[8]_i_1_n_5\,
      CO(1) => \ptimer_reg[8]_i_1_n_6\,
      CO(0) => \ptimer_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"11111111",
      O(7) => \ptimer_reg[8]_i_1_n_8\,
      O(6) => \ptimer_reg[8]_i_1_n_9\,
      O(5) => \ptimer_reg[8]_i_1_n_10\,
      O(4) => \ptimer_reg[8]_i_1_n_11\,
      O(3) => \ptimer_reg[8]_i_1_n_12\,
      O(2) => \ptimer_reg[8]_i_1_n_13\,
      O(1) => \ptimer_reg[8]_i_1_n_14\,
      O(0) => \ptimer_reg[8]_i_1_n_15\,
      S(7) => \ptimer[8]_i_2_n_0\,
      S(6) => \ptimer[8]_i_3_n_0\,
      S(5) => \ptimer[8]_i_4_n_0\,
      S(4) => \ptimer[8]_i_5_n_0\,
      S(3) => \ptimer[8]_i_6_n_0\,
      S(2) => \ptimer[8]_i_7_n_0\,
      S(1) => \ptimer[8]_i_8_n_0\,
      S(0) => \ptimer[8]_i_9_n_0\
    );
\ptimer_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => ptimer1,
      D => \ptimer_reg[8]_i_1_n_14\,
      Q => \ptimer_reg_n_0_[9]\,
      S => SR(0)
    );
pulse_0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => fmac_speed_0_sn_1,
      D => pulse_1,
      Q => pulse_0,
      R => SR(0)
    );
pulse_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => counter(0),
      I1 => counter(1),
      I2 => \counter[1]_i_2_n_0\,
      O => pulse_10
    );
pulse_1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => fmac_speed_0_sn_1,
      D => pulse_10,
      Q => pulse_1,
      R => SR(0)
    );
\rbytes[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => st_mac_dat,
      I1 => \^q\(0),
      I2 => \state[4]_i_3_n_0\,
      I3 => \state_reg_n_0_[3]\,
      I4 => st_readsize,
      I5 => \state_reg_n_0_[0]\,
      O => \rbytes[15]_i_1_n_0\
    );
\rbytes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(0),
      Q => \^nbytes_reg_reg[15]\(0),
      R => SR(0)
    );
\rbytes_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(10),
      Q => \^nbytes_reg_reg[15]\(10),
      R => SR(0)
    );
\rbytes_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(11),
      Q => \^nbytes_reg_reg[15]\(11),
      R => SR(0)
    );
\rbytes_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(12),
      Q => \^nbytes_reg_reg[15]\(12),
      R => SR(0)
    );
\rbytes_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(13),
      Q => \^nbytes_reg_reg[15]\(13),
      R => SR(0)
    );
\rbytes_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(14),
      Q => \^nbytes_reg_reg[15]\(14),
      R => SR(0)
    );
\rbytes_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(15),
      Q => \^nbytes_reg_reg[15]\(15),
      R => SR(0)
    );
\rbytes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(1),
      Q => \^nbytes_reg_reg[15]\(1),
      R => SR(0)
    );
\rbytes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(2),
      Q => \^nbytes_reg_reg[15]\(2),
      R => SR(0)
    );
\rbytes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(3),
      Q => \^nbytes_reg_reg[15]\(3),
      R => SR(0)
    );
\rbytes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(4),
      Q => \^nbytes_reg_reg[15]\(4),
      R => SR(0)
    );
\rbytes_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(5),
      Q => \^nbytes_reg_reg[15]\(5),
      R => SR(0)
    );
\rbytes_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(6),
      Q => \^nbytes_reg_reg[15]\(6),
      R => SR(0)
    );
\rbytes_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(7),
      Q => \^nbytes_reg_reg[15]\(7),
      R => SR(0)
    );
\rbytes_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(8),
      Q => \^nbytes_reg_reg[15]\(8),
      R => SR(0)
    );
\rbytes_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rbytes[15]_i_1_n_0\,
      D => dout(9),
      Q => \^nbytes_reg_reg[15]\(9),
      R => SR(0)
    );
rts_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF202020"
    )
        port map (
      I0 => st_readsize,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => \^q\(0),
      I4 => pulse_1,
      O => rts_i_1_n_0
    );
rts_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => rts_i_1_n_0,
      Q => rts,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5D5FFD5D5"
    )
        port map (
      I0 => \state_inferred__0/i___2_n_0\,
      I1 => \state[1]_i_2__0_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[4]_i_2__0_n_0\,
      I4 => \state_reg_n_0_[3]\,
      I5 => tx_dvld_reg_n_0,
      O => \p_0_in__0\(0)
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F000044440000"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => pulse_0,
      I3 => mode_1G,
      I4 => \state_inferred__0/i___2_n_0\,
      I5 => st_readsize,
      O => \p_0_in__0\(1)
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => tx_rdy,
      I1 => empty,
      I2 => cts_1g,
      I3 => b2b_ok,
      O => \state[1]_i_2__0_n_0\
    );
\state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAB000088A80000"
    )
        port map (
      I0 => st_readsize,
      I1 => pulse_0,
      I2 => fmac_speed(0),
      I3 => fmac_speed(1),
      I4 => \state_inferred__0/i___2_n_0\,
      I5 => \^q\(0),
      O => \p_0_in__0\(2)
    );
\state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => \state[4]_i_3_n_0\,
      I1 => st_mac_dat,
      I2 => \^q\(0),
      I3 => \state[4]_i_2__0_n_0\,
      I4 => \state_inferred__0/i___2_n_0\,
      I5 => \state_reg_n_0_[3]\,
      O => \p_0_in__0\(3)
    );
\state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF000040400000"
    )
        port map (
      I0 => \state[4]_i_2__0_n_0\,
      I1 => tx_dvld_reg_n_0,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state[4]_i_3_n_0\,
      I4 => \state_inferred__0/i___2_n_0\,
      I5 => st_mac_dat,
      O => \p_0_in__0\(4)
    );
\state[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \count8_reg_n_0_[3]\,
      I1 => \count8_reg_n_0_[1]\,
      I2 => \count8_reg_n_0_[0]\,
      I3 => \count8_reg_n_0_[2]\,
      I4 => mode_1G,
      I5 => pulse_0,
      O => \state[4]_i_2__0_n_0\
    );
\state[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => pulse_0,
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      O => \state[4]_i_3_n_0\
    );
\state_inferred__0/i___2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => st_readsize,
      I2 => \^q\(0),
      I3 => \state_reg_n_0_[3]\,
      I4 => st_mac_dat,
      O => \state_inferred__0/i___2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \state_reg_n_0_[0]\,
      S => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => st_readsize,
      R => SR(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \state_reg_n_0_[3]\,
      R => SR(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => st_mac_dat,
      R => SR(0)
    );
tx_dvld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFFAAAAA800"
    )
        port map (
      I0 => tx_dvld_i_2_n_0,
      I1 => \count8[3]_i_3_n_0\,
      I2 => mode_1G,
      I3 => tx_dvld_i_3_n_0,
      I4 => \rbytes[15]_i_1_n_0\,
      I5 => tx_dvld_reg_n_0,
      O => tx_dvld_i_1_n_0
    );
tx_dvld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0000FF"
    )
        port map (
      I0 => tx_dvld_i_4_n_0,
      I1 => \^bytes_remain_reg[15]_0\,
      I2 => \^count8_reg[1]_0\(0),
      I3 => \^q\(0),
      I4 => pulse_0,
      I5 => mode_1G,
      O => tx_dvld_i_2_n_0
    );
tx_dvld_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => st_mac_dat,
      I2 => \state_reg_n_0_[0]\,
      I3 => st_readsize,
      I4 => \state_reg_n_0_[3]\,
      O => tx_dvld_i_3_n_0
    );
tx_dvld_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bytes_remain_reg_n_0_[2]\,
      I1 => \bytes_remain_reg_n_0_[1]\,
      I2 => \bytes_remain_reg_n_0_[0]\,
      O => tx_dvld_i_4_n_0
    );
tx_dvld_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => tx_dvld_i_1_n_0,
      Q => tx_dvld_reg_n_0,
      R => SR(0)
    );
tx_rdy_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in_0,
      Q => tx_rdy,
      R => SR(0)
    );
txfifo_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => txfifo_rd_en_i_2_n_0,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => txfifo_rd_en_i_3_n_0,
      I4 => txfifo_rd_en_i_4_n_0,
      I5 => \^rd_en\,
      O => txfifo_rd_en_i_1_n_0
    );
txfifo_rd_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550000FC0000"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => txfifo_rd_en_i_5_n_0,
      I2 => st_readsize,
      I3 => \state_reg_n_0_[0]\,
      I4 => pulse_1,
      I5 => mode_1G,
      O => txfifo_rd_en_i_2_n_0
    );
txfifo_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => tx_dvld_reg_n_0,
      I1 => \count8_reg_n_0_[3]\,
      I2 => \count8_reg_n_0_[2]\,
      I3 => \count8_reg_n_0_[1]\,
      I4 => \count8_reg_n_0_[0]\,
      I5 => txfifo_rd_en_i_6_n_0,
      O => txfifo_rd_en_i_3_n_0
    );
txfifo_rd_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020003033C"
    )
        port map (
      I0 => txfifo_rd_en_i_7_n_0,
      I1 => \^q\(0),
      I2 => st_mac_dat,
      I3 => \state_reg_n_0_[3]\,
      I4 => st_readsize,
      I5 => \state_reg_n_0_[0]\,
      O => txfifo_rd_en_i_4_n_0
    );
txfifo_rd_en_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => tx_dvld_reg_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => \count8_reg_n_0_[3]\,
      I3 => \count8_reg_n_0_[1]\,
      I4 => \count8_reg_n_0_[0]\,
      I5 => \count8_reg_n_0_[2]\,
      O => txfifo_rd_en_i_5_n_0
    );
txfifo_rd_en_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => st_readsize,
      I2 => \state_reg_n_0_[0]\,
      O => txfifo_rd_en_i_6_n_0
    );
txfifo_rd_en_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFFFFFF7FF"
    )
        port map (
      I0 => b2b_ok,
      I1 => cts_1g,
      I2 => empty,
      I3 => tx_rdy,
      I4 => fmac_speed(0),
      I5 => fmac_speed(1),
      O => txfifo_rd_en_i_7_n_0
    );
txfifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => txfifo_rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => SR(0)
    );
\wdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(11),
      O => p_2_in(11)
    );
\wdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(13),
      O => p_2_in(13)
    );
\wdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(15),
      O => p_2_in(15)
    );
\wdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(16),
      O => p_2_in(17)
    );
\wdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(17),
      O => p_2_in(19)
    );
\wdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(1),
      O => p_2_in(1)
    );
\wdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(18),
      O => p_2_in(21)
    );
\wdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(19),
      O => p_2_in(23)
    );
\wdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(20),
      O => p_2_in(25)
    );
\wdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(21),
      O => p_2_in(27)
    );
\wdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(22),
      O => p_2_in(29)
    );
\wdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(23),
      O => p_2_in(31)
    );
\wdata[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(24),
      O => p_2_in(33)
    );
\wdata[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(25),
      O => p_2_in(35)
    );
\wdata[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(26),
      O => p_2_in(37)
    );
\wdata[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(27),
      O => p_2_in(39)
    );
\wdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(3),
      O => p_2_in(3)
    );
\wdata[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(28),
      O => p_2_in(41)
    );
\wdata[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(29),
      O => p_2_in(43)
    );
\wdata[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(30),
      O => p_2_in(45)
    );
\wdata[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(31),
      O => p_2_in(47)
    );
\wdata[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(32),
      O => p_2_in(49)
    );
\wdata[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(33),
      O => p_2_in(51)
    );
\wdata[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(34),
      O => p_2_in(53)
    );
\wdata[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(35),
      O => p_2_in(55)
    );
\wdata[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(36),
      O => p_2_in(57)
    );
\wdata[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(37),
      O => p_2_in(59)
    );
\wdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(5),
      O => p_2_in(5)
    );
\wdata[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(38),
      O => p_2_in(61)
    );
\wdata[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      I2 => \^wsel_reg_0\,
      I3 => \rst_\,
      O => \wdata[63]_i_1_n_0\
    );
\wdata[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4444444F44444"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      I2 => st_mac_dat,
      I3 => \^wsel_reg_0\,
      I4 => pulse_0,
      I5 => \state_reg_n_0_[0]\,
      O => \wdata[63]_i_2_n_0\
    );
\wdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(7),
      O => p_2_in(7)
    );
\wdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \^wsel_reg_0\,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => dout(9),
      O => p_2_in(9)
    );
\wdata_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(0),
      Q => \^bdata1_reg[63]\(0),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(5),
      Q => \^bdata1_reg[63]\(10),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(11),
      Q => \^bdata1_reg[63]\(11),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(6),
      Q => \^bdata1_reg[63]\(12),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(13),
      Q => \^bdata1_reg[63]\(13),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(7),
      Q => \^bdata1_reg[63]\(14),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(15),
      Q => \^bdata1_reg[63]\(15),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(8),
      Q => \^bdata1_reg[63]\(16),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(17),
      Q => \^bdata1_reg[63]\(17),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(9),
      Q => \^bdata1_reg[63]\(18),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(19),
      Q => \^bdata1_reg[63]\(19),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(1),
      Q => \^bdata1_reg[63]\(1),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(10),
      Q => \^bdata1_reg[63]\(20),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(21),
      Q => \^bdata1_reg[63]\(21),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(11),
      Q => \^bdata1_reg[63]\(22),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(23),
      Q => \^bdata1_reg[63]\(23),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(12),
      Q => \^bdata1_reg[63]\(24),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(25),
      Q => \^bdata1_reg[63]\(25),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(13),
      Q => \^bdata1_reg[63]\(26),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(27),
      Q => \^bdata1_reg[63]\(27),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(14),
      Q => \^bdata1_reg[63]\(28),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(29),
      Q => \^bdata1_reg[63]\(29),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(1),
      Q => \^bdata1_reg[63]\(2),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(15),
      Q => \^bdata1_reg[63]\(30),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(31),
      Q => \^bdata1_reg[63]\(31),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(16),
      Q => \^bdata1_reg[63]\(32),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(33),
      Q => \^bdata1_reg[63]\(33),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(17),
      Q => \^bdata1_reg[63]\(34),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(35),
      Q => \^bdata1_reg[63]\(35),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(18),
      Q => \^bdata1_reg[63]\(36),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(37),
      Q => \^bdata1_reg[63]\(37),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(19),
      Q => \^bdata1_reg[63]\(38),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(39),
      Q => \^bdata1_reg[63]\(39),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(3),
      Q => \^bdata1_reg[63]\(3),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(20),
      Q => \^bdata1_reg[63]\(40),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(41),
      Q => \^bdata1_reg[63]\(41),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(21),
      Q => \^bdata1_reg[63]\(42),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(43),
      Q => \^bdata1_reg[63]\(43),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(22),
      Q => \^bdata1_reg[63]\(44),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(45),
      Q => \^bdata1_reg[63]\(45),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(23),
      Q => \^bdata1_reg[63]\(46),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(47),
      Q => \^bdata1_reg[63]\(47),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(24),
      Q => \^bdata1_reg[63]\(48),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(49),
      Q => \^bdata1_reg[63]\(49),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(2),
      Q => \^bdata1_reg[63]\(4),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(25),
      Q => \^bdata1_reg[63]\(50),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(51),
      Q => \^bdata1_reg[63]\(51),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(26),
      Q => \^bdata1_reg[63]\(52),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(53),
      Q => \^bdata1_reg[63]\(53),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(27),
      Q => \^bdata1_reg[63]\(54),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(55),
      Q => \^bdata1_reg[63]\(55),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(28),
      Q => \^bdata1_reg[63]\(56),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(57),
      Q => \^bdata1_reg[63]\(57),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(29),
      Q => \^bdata1_reg[63]\(58),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(59),
      Q => \^bdata1_reg[63]\(59),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(5),
      Q => \^bdata1_reg[63]\(5),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(30),
      Q => \^bdata1_reg[63]\(60),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(61),
      Q => \^bdata1_reg[63]\(61),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(31),
      Q => \^bdata1_reg[63]\(62),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(32),
      Q => \^bdata1_reg[63]\(63),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(3),
      Q => \^bdata1_reg[63]\(6),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(7),
      Q => \^bdata1_reg[63]\(7),
      R => \wdata[63]_i_1_n_0\
    );
\wdata_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => D(4),
      Q => \^bdata1_reg[63]\(8),
      S => \wdata[63]_i_1_n_0\
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \wdata[63]_i_2_n_0\,
      D => p_2_in(9),
      Q => \^bdata1_reg[63]\(9),
      R => \wdata[63]_i_1_n_0\
    );
wsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => wsel_i_2_n_0,
      I2 => tx_dvld_reg_n_0,
      I3 => st_mac_dat,
      I4 => wsel,
      I5 => \^wsel_reg_0\,
      O => wsel_i_1_n_0
    );
wsel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => st_readsize,
      O => wsel_i_2_n_0
    );
wsel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030003013C"
    )
        port map (
      I0 => \state[4]_i_2__0_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => st_readsize,
      I3 => \state_reg_n_0_[3]\,
      I4 => st_mac_dat,
      I5 => \^q\(0),
      O => wsel
    );
wsel_reg: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => wsel_i_1_n_0,
      Q => \^wsel_reg_0\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_rx_xgmii is
  port (
    pre_pkt_start_reg_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : out STD_LOGIC;
    wr_nbyte_reg_0 : out STD_LOGIC;
    pkt_we_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pre_sof0 : in STD_LOGIC;
    lclk : in STD_LOGIC;
    pre_eof0 : in STD_LOGIC;
    sof_reg_0 : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ctrl_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_rx_xgmii;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_rx_xgmii is
  signal bcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bcnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[0]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[1]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[24]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[25]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[26]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[27]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[28]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[29]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[2]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[30]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[31]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[32]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[33]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[34]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[35]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[36]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[37]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[38]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[39]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[3]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[40]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[41]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[42]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[43]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[44]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[45]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[46]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[47]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[48]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[49]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[4]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[50]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[51]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[52]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[53]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[54]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[55]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[56]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[57]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[58]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[59]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[5]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[60]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[61]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[62]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[63]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[6]\ : STD_LOGIC;
  signal \bdata1_reg_n_0_[7]\ : STD_LOGIC;
  signal \brxc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal eof : STD_LOGIC;
  signal eof0 : STD_LOGIC;
  signal eof00 : STD_LOGIC;
  signal eof0_i_3_n_0 : STD_LOGIC;
  signal eof0_i_4_n_0 : STD_LOGIC;
  signal eof0_i_5_n_0 : STD_LOGIC;
  signal eof0_i_6_n_0 : STD_LOGIC;
  signal eof0_i_7_n_0 : STD_LOGIC;
  signal eof1 : STD_LOGIC;
  signal eof10 : STD_LOGIC;
  signal eof1_i_2_n_0 : STD_LOGIC;
  signal eof1_i_3_n_0 : STD_LOGIC;
  signal eof1_i_4_n_0 : STD_LOGIC;
  signal eof1_i_5_n_0 : STD_LOGIC;
  signal eof1_i_6_n_0 : STD_LOGIC;
  signal eof_dly : STD_LOGIC;
  signal eof_dqwd : STD_LOGIC;
  signal eof_dqwd0 : STD_LOGIC;
  signal eof_dqwd_dly1 : STD_LOGIC;
  signal eof_dqwd_dly1_i_2_n_0 : STD_LOGIC;
  signal eof_dqwd_dly1_i_3_n_0 : STD_LOGIC;
  signal eof_dqwd_dly1_i_4_n_0 : STD_LOGIC;
  signal eof_qwd : STD_LOGIC;
  signal eof_qwd385_out : STD_LOGIC;
  signal eof_qwd486_out : STD_LOGIC;
  signal eof_qwd690_out : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_i_1_n_0 : STD_LOGIC;
  signal has_pre_sof : STD_LOGIC;
  signal has_pre_sof_i_1_n_0 : STD_LOGIC;
  signal has_sof : STD_LOGIC;
  signal has_sof_dly1 : STD_LOGIC;
  signal has_sof_i_1_n_0 : STD_LOGIC;
  signal my_mac_hit : STD_LOGIC;
  signal my_mac_hit05_out : STD_LOGIC;
  signal my_mac_hit273_in : STD_LOGIC;
  signal my_mac_hit3 : STD_LOGIC;
  signal my_mac_hit_i_10_n_0 : STD_LOGIC;
  signal my_mac_hit_i_11_n_0 : STD_LOGIC;
  signal my_mac_hit_i_12_n_0 : STD_LOGIC;
  signal my_mac_hit_i_14_n_0 : STD_LOGIC;
  signal my_mac_hit_i_15_n_0 : STD_LOGIC;
  signal my_mac_hit_i_16_n_0 : STD_LOGIC;
  signal my_mac_hit_i_17_n_0 : STD_LOGIC;
  signal my_mac_hit_i_18_n_0 : STD_LOGIC;
  signal my_mac_hit_i_19_n_0 : STD_LOGIC;
  signal my_mac_hit_i_1_n_0 : STD_LOGIC;
  signal my_mac_hit_i_20_n_0 : STD_LOGIC;
  signal my_mac_hit_i_21_n_0 : STD_LOGIC;
  signal my_mac_hit_i_22_n_0 : STD_LOGIC;
  signal my_mac_hit_i_23_n_0 : STD_LOGIC;
  signal my_mac_hit_i_24_n_0 : STD_LOGIC;
  signal my_mac_hit_i_25_n_0 : STD_LOGIC;
  signal my_mac_hit_i_27_n_0 : STD_LOGIC;
  signal my_mac_hit_i_28_n_0 : STD_LOGIC;
  signal my_mac_hit_i_29_n_0 : STD_LOGIC;
  signal my_mac_hit_i_30_n_0 : STD_LOGIC;
  signal my_mac_hit_i_31_n_0 : STD_LOGIC;
  signal my_mac_hit_i_32_n_0 : STD_LOGIC;
  signal my_mac_hit_i_33_n_0 : STD_LOGIC;
  signal my_mac_hit_i_34_n_0 : STD_LOGIC;
  signal my_mac_hit_i_35_n_0 : STD_LOGIC;
  signal my_mac_hit_i_36_n_0 : STD_LOGIC;
  signal my_mac_hit_i_37_n_0 : STD_LOGIC;
  signal my_mac_hit_i_38_n_0 : STD_LOGIC;
  signal my_mac_hit_i_39_n_0 : STD_LOGIC;
  signal my_mac_hit_i_40_n_0 : STD_LOGIC;
  signal my_mac_hit_i_41_n_0 : STD_LOGIC;
  signal my_mac_hit_i_42_n_0 : STD_LOGIC;
  signal my_mac_hit_i_43_n_0 : STD_LOGIC;
  signal my_mac_hit_i_44_n_0 : STD_LOGIC;
  signal my_mac_hit_i_45_n_0 : STD_LOGIC;
  signal my_mac_hit_i_46_n_0 : STD_LOGIC;
  signal my_mac_hit_i_47_n_0 : STD_LOGIC;
  signal my_mac_hit_i_48_n_0 : STD_LOGIC;
  signal my_mac_hit_i_49_n_0 : STD_LOGIC;
  signal my_mac_hit_i_50_n_0 : STD_LOGIC;
  signal my_mac_hit_i_51_n_0 : STD_LOGIC;
  signal my_mac_hit_i_52_n_0 : STD_LOGIC;
  signal my_mac_hit_i_53_n_0 : STD_LOGIC;
  signal my_mac_hit_i_54_n_0 : STD_LOGIC;
  signal my_mac_hit_i_55_n_0 : STD_LOGIC;
  signal my_mac_hit_i_56_n_0 : STD_LOGIC;
  signal my_mac_hit_i_5_n_0 : STD_LOGIC;
  signal my_mac_hit_i_6_n_0 : STD_LOGIC;
  signal my_mac_hit_i_7_n_0 : STD_LOGIC;
  signal my_mac_hit_i_8_n_0 : STD_LOGIC;
  signal my_mac_hit_i_9_n_0 : STD_LOGIC;
  signal my_mac_hit_reg_i_13_n_1 : STD_LOGIC;
  signal my_mac_hit_reg_i_13_n_2 : STD_LOGIC;
  signal my_mac_hit_reg_i_13_n_3 : STD_LOGIC;
  signal my_mac_hit_reg_i_13_n_5 : STD_LOGIC;
  signal my_mac_hit_reg_i_13_n_6 : STD_LOGIC;
  signal my_mac_hit_reg_i_13_n_7 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_0 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_1 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_2 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_3 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_5 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_6 : STD_LOGIC;
  signal my_mac_hit_reg_i_26_n_7 : STD_LOGIC;
  signal my_mac_hit_reg_i_2_n_1 : STD_LOGIC;
  signal my_mac_hit_reg_i_2_n_2 : STD_LOGIC;
  signal my_mac_hit_reg_i_2_n_3 : STD_LOGIC;
  signal my_mac_hit_reg_i_2_n_5 : STD_LOGIC;
  signal my_mac_hit_reg_i_2_n_6 : STD_LOGIC;
  signal my_mac_hit_reg_i_2_n_7 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_0 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_1 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_2 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_3 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_5 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_6 : STD_LOGIC;
  signal my_mac_hit_reg_i_4_n_7 : STD_LOGIC;
  signal nbytes : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal nbytes0 : STD_LOGIC;
  signal \nbytes[10]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[11]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[12]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[13]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[13]_i_2_n_0\ : STD_LOGIC;
  signal \nbytes[1]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[1]_i_4_n_0\ : STD_LOGIC;
  signal \nbytes[1]_i_5_n_0\ : STD_LOGIC;
  signal \nbytes[1]_i_6_n_0\ : STD_LOGIC;
  signal \nbytes[1]_i_7_n_0\ : STD_LOGIC;
  signal \nbytes[2]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[3]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[4]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[5]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[6]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[7]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[8]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes[9]_i_1_n_0\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_10\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_11\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_12\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_13\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_14\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_15\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \nbytes_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_10\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_11\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_12\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_13\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_14\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_15\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_8\ : STD_LOGIC;
  signal \nbytes_reg[1]_i_3_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_in42_in : STD_LOGIC;
  signal p_4_in50_in : STD_LOGIC;
  signal p_5_in43_in : STD_LOGIC;
  signal p_5_in51_in : STD_LOGIC;
  signal p_6_in45_in : STD_LOGIC;
  signal p_6_in53_in : STD_LOGIC;
  signal p_7_in48_in : STD_LOGIC;
  signal pkt_end0 : STD_LOGIC;
  signal pkt_start0 : STD_LOGIC;
  signal pkt_we_i_1_n_0 : STD_LOGIC;
  signal \^pkt_we_reg_0\ : STD_LOGIC;
  signal pre_eof : STD_LOGIC;
  signal pre_pkt_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pre_pkt_start : STD_LOGIC;
  signal \^pre_pkt_start_reg_0\ : STD_LOGIC;
  signal pre_sof : STD_LOGIC;
  signal qchk_daddr_order : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \qchk_daddr_order__0\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal rx_err0 : STD_LOGIC;
  signal rx_err00 : STD_LOGIC;
  signal rx_err0_i_2_n_0 : STD_LOGIC;
  signal rx_err0_i_3_n_0 : STD_LOGIC;
  signal rx_err0_i_4_n_0 : STD_LOGIC;
  signal rx_err0_i_5_n_0 : STD_LOGIC;
  signal rx_err1 : STD_LOGIC;
  signal rx_err10 : STD_LOGIC;
  signal rx_err1_i_2_n_0 : STD_LOGIC;
  signal rx_err1_i_3_n_0 : STD_LOGIC;
  signal rx_err1_i_4_n_0 : STD_LOGIC;
  signal rx_err1_i_5_n_0 : STD_LOGIC;
  signal rx_err1_i_6_n_0 : STD_LOGIC;
  signal sof_n_eof : STD_LOGIC;
  signal sof_n_eof_dly1 : STD_LOGIC;
  signal wen1 : STD_LOGIC;
  signal wen10 : STD_LOGIC;
  signal wen1_i_2_n_0 : STD_LOGIC;
  signal wen1_i_4_n_0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_nbyte0 : STD_LOGIC;
  signal wr_nbyte_i_2_n_0 : STD_LOGIC;
  signal \^wr_nbyte_reg_0\ : STD_LOGIC;
  signal NLW_my_mac_hit_reg_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_my_mac_hit_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_my_mac_hit_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_my_mac_hit_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_my_mac_hit_reg_i_26_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_my_mac_hit_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_my_mac_hit_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_my_mac_hit_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_nbytes_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_nbytes_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_nbytes_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \bcnt[1]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of eof1_i_1 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of eof_dly_i_1 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of eof_dqwd_dly1_i_2 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of eof_dqwd_dly1_i_3 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of eof_dqwd_dly1_i_4 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of has_pre_sof_i_1 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of has_sof_i_1 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \nbytes[10]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \nbytes[11]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \nbytes[12]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \nbytes[13]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \nbytes[2]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \nbytes[3]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \nbytes[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \nbytes[5]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \nbytes[6]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \nbytes[7]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \nbytes[8]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \nbytes[9]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of pkt_start_i_1 : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of rx_err0_i_5 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of sof_n_eof_dly1_i_1 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of wen1_i_5 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of wen1_i_6 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of wr_nbyte_i_1 : label is "soft_lutpair360";
begin
  din(1 downto 0) <= \^din\(1 downto 0);
  pkt_we_reg_0 <= \^pkt_we_reg_0\;
  pre_pkt_start_reg_0 <= \^pre_pkt_start_reg_0\;
  wr_en <= \^wr_en\;
  wr_nbyte_reg_0 <= \^wr_nbyte_reg_0\;
\bcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002002"
    )
        port map (
      I0 => p_4_in42_in,
      I1 => \brxc1_reg_n_0_[0]\,
      I2 => p_6_in45_in,
      I3 => p_5_in43_in,
      I4 => \bcnt[0]_i_2_n_0\,
      O => bcnt(0)
    );
\bcnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFEFFFE"
    )
        port map (
      I0 => p_6_in53_in,
      I1 => p_5_in51_in,
      I2 => p_4_in50_in,
      I3 => p_7_in48_in,
      I4 => p_6_in45_in,
      O => \bcnt[0]_i_2_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020002"
    )
        port map (
      I0 => \bcnt[1]_i_2_n_0\,
      I1 => p_7_in48_in,
      I2 => p_6_in53_in,
      I3 => p_6_in45_in,
      I4 => p_5_in43_in,
      O => bcnt(1)
    );
\bcnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A10000"
    )
        port map (
      I0 => p_4_in50_in,
      I1 => p_5_in51_in,
      I2 => p_7_in48_in,
      I3 => \brxc1_reg_n_0_[0]\,
      I4 => p_4_in42_in,
      O => \bcnt[1]_i_2_n_0\
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000800000008"
    )
        port map (
      I0 => eof_dqwd_dly1_i_4_n_0,
      I1 => eof_dqwd_dly1_i_2_n_0,
      I2 => p_7_in48_in,
      I3 => p_6_in53_in,
      I4 => p_6_in45_in,
      I5 => p_5_in43_in,
      O => bcnt(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => eof_dqwd_dly1_i_3_n_0,
      I1 => eof_dqwd_dly1_i_2_n_0,
      I2 => p_5_in43_in,
      I3 => p_4_in42_in,
      I4 => \brxc1_reg_n_0_[0]\,
      I5 => p_6_in45_in,
      O => bcnt(3)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bcnt(0),
      Q => \bcnt_reg_n_0_[0]\,
      R => '0'
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bcnt(1),
      Q => \bcnt_reg_n_0_[1]\,
      R => '0'
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bcnt(2),
      Q => \bcnt_reg_n_0_[2]\,
      R => '0'
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bcnt(3),
      Q => \bcnt_reg_n_0_[3]\,
      R => '0'
    );
\bdata1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(0),
      Q => \bdata1_reg_n_0_[0]\,
      R => '0'
    );
\bdata1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(10),
      Q => p_0_in(2),
      R => '0'
    );
\bdata1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(11),
      Q => p_0_in(3),
      R => '0'
    );
\bdata1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(12),
      Q => p_0_in(4),
      R => '0'
    );
\bdata1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(13),
      Q => p_0_in(5),
      R => '0'
    );
\bdata1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(14),
      Q => p_0_in(6),
      R => '0'
    );
\bdata1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(15),
      Q => p_0_in(7),
      R => '0'
    );
\bdata1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(16),
      Q => p_1_in(0),
      R => '0'
    );
\bdata1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(17),
      Q => p_1_in(1),
      R => '0'
    );
\bdata1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(18),
      Q => p_1_in(2),
      R => '0'
    );
\bdata1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(19),
      Q => p_1_in(3),
      R => '0'
    );
\bdata1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(1),
      Q => \bdata1_reg_n_0_[1]\,
      R => '0'
    );
\bdata1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(20),
      Q => p_1_in(4),
      R => '0'
    );
\bdata1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(21),
      Q => p_1_in(5),
      R => '0'
    );
\bdata1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(22),
      Q => p_1_in(6),
      R => '0'
    );
\bdata1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(23),
      Q => p_1_in(7),
      R => '0'
    );
\bdata1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(24),
      Q => \bdata1_reg_n_0_[24]\,
      R => '0'
    );
\bdata1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(25),
      Q => \bdata1_reg_n_0_[25]\,
      R => '0'
    );
\bdata1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(26),
      Q => \bdata1_reg_n_0_[26]\,
      R => '0'
    );
\bdata1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(27),
      Q => \bdata1_reg_n_0_[27]\,
      R => '0'
    );
\bdata1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(28),
      Q => \bdata1_reg_n_0_[28]\,
      R => '0'
    );
\bdata1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(29),
      Q => \bdata1_reg_n_0_[29]\,
      R => '0'
    );
\bdata1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(2),
      Q => \bdata1_reg_n_0_[2]\,
      R => '0'
    );
\bdata1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(30),
      Q => \bdata1_reg_n_0_[30]\,
      R => '0'
    );
\bdata1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(31),
      Q => \bdata1_reg_n_0_[31]\,
      R => '0'
    );
\bdata1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(32),
      Q => \bdata1_reg_n_0_[32]\,
      R => '0'
    );
\bdata1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(33),
      Q => \bdata1_reg_n_0_[33]\,
      R => '0'
    );
\bdata1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(34),
      Q => \bdata1_reg_n_0_[34]\,
      R => '0'
    );
\bdata1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(35),
      Q => \bdata1_reg_n_0_[35]\,
      R => '0'
    );
\bdata1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(36),
      Q => \bdata1_reg_n_0_[36]\,
      R => '0'
    );
\bdata1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(37),
      Q => \bdata1_reg_n_0_[37]\,
      R => '0'
    );
\bdata1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(38),
      Q => \bdata1_reg_n_0_[38]\,
      R => '0'
    );
\bdata1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(39),
      Q => \bdata1_reg_n_0_[39]\,
      R => '0'
    );
\bdata1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(3),
      Q => \bdata1_reg_n_0_[3]\,
      R => '0'
    );
\bdata1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(40),
      Q => \bdata1_reg_n_0_[40]\,
      R => '0'
    );
\bdata1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(41),
      Q => \bdata1_reg_n_0_[41]\,
      R => '0'
    );
\bdata1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(42),
      Q => \bdata1_reg_n_0_[42]\,
      R => '0'
    );
\bdata1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(43),
      Q => \bdata1_reg_n_0_[43]\,
      R => '0'
    );
\bdata1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(44),
      Q => \bdata1_reg_n_0_[44]\,
      R => '0'
    );
\bdata1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(45),
      Q => \bdata1_reg_n_0_[45]\,
      R => '0'
    );
\bdata1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(46),
      Q => \bdata1_reg_n_0_[46]\,
      R => '0'
    );
\bdata1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(47),
      Q => \bdata1_reg_n_0_[47]\,
      R => '0'
    );
\bdata1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(48),
      Q => \bdata1_reg_n_0_[48]\,
      R => '0'
    );
\bdata1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(49),
      Q => \bdata1_reg_n_0_[49]\,
      R => '0'
    );
\bdata1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(4),
      Q => \bdata1_reg_n_0_[4]\,
      R => '0'
    );
\bdata1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(50),
      Q => \bdata1_reg_n_0_[50]\,
      R => '0'
    );
\bdata1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(51),
      Q => \bdata1_reg_n_0_[51]\,
      R => '0'
    );
\bdata1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(52),
      Q => \bdata1_reg_n_0_[52]\,
      R => '0'
    );
\bdata1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(53),
      Q => \bdata1_reg_n_0_[53]\,
      R => '0'
    );
\bdata1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(54),
      Q => \bdata1_reg_n_0_[54]\,
      R => '0'
    );
\bdata1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(55),
      Q => \bdata1_reg_n_0_[55]\,
      R => '0'
    );
\bdata1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(56),
      Q => \bdata1_reg_n_0_[56]\,
      R => '0'
    );
\bdata1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(57),
      Q => \bdata1_reg_n_0_[57]\,
      R => '0'
    );
\bdata1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(58),
      Q => \bdata1_reg_n_0_[58]\,
      R => '0'
    );
\bdata1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(59),
      Q => \bdata1_reg_n_0_[59]\,
      R => '0'
    );
\bdata1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(5),
      Q => \bdata1_reg_n_0_[5]\,
      R => '0'
    );
\bdata1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(60),
      Q => \bdata1_reg_n_0_[60]\,
      R => '0'
    );
\bdata1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(61),
      Q => \bdata1_reg_n_0_[61]\,
      R => '0'
    );
\bdata1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(62),
      Q => \bdata1_reg_n_0_[62]\,
      R => '0'
    );
\bdata1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(63),
      Q => \bdata1_reg_n_0_[63]\,
      R => '0'
    );
\bdata1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(6),
      Q => \bdata1_reg_n_0_[6]\,
      R => '0'
    );
\bdata1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(7),
      Q => \bdata1_reg_n_0_[7]\,
      R => '0'
    );
\bdata1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(8),
      Q => p_0_in(0),
      R => '0'
    );
\bdata1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(9),
      Q => p_0_in(1),
      R => '0'
    );
\brxc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(0),
      Q => \brxc1_reg_n_0_[0]\,
      R => '0'
    );
\brxc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(1),
      Q => p_6_in53_in,
      R => '0'
    );
\brxc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(2),
      Q => p_5_in51_in,
      R => '0'
    );
\brxc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(3),
      Q => p_4_in50_in,
      R => '0'
    );
\brxc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(4),
      Q => p_7_in48_in,
      R => '0'
    );
\brxc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(5),
      Q => p_6_in45_in,
      R => '0'
    );
\brxc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(6),
      Q => p_5_in43_in,
      R => '0'
    );
\brxc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[7]\(7),
      Q => p_4_in42_in,
      R => '0'
    );
eof0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => eof_qwd486_out,
      I1 => eof0_i_3_n_0,
      I2 => \brxc1_reg_n_0_[0]\,
      I3 => \bdata1_reg_n_0_[0]\,
      I4 => \bdata1_reg_n_0_[1]\,
      I5 => eof0_i_4_n_0,
      O => eof00
    );
eof0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => eof0_i_5_n_0,
      I1 => p_4_in50_in,
      I2 => \bdata1_reg_n_0_[24]\,
      I3 => \bdata1_reg_n_0_[25]\,
      O => eof_qwd486_out
    );
eof0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[2]\,
      I1 => \bdata1_reg_n_0_[3]\,
      I2 => \bdata1_reg_n_0_[4]\,
      I3 => \bdata1_reg_n_0_[5]\,
      I4 => \bdata1_reg_n_0_[7]\,
      I5 => \bdata1_reg_n_0_[6]\,
      O => eof0_i_3_n_0
    );
eof0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_6_in53_in,
      I3 => eof0_i_6_n_0,
      I4 => eof0_i_7_n_0,
      I5 => rx_err0_i_3_n_0,
      O => eof0_i_4_n_0
    );
eof0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[26]\,
      I1 => \bdata1_reg_n_0_[27]\,
      I2 => \bdata1_reg_n_0_[28]\,
      I3 => \bdata1_reg_n_0_[29]\,
      I4 => \bdata1_reg_n_0_[31]\,
      I5 => \bdata1_reg_n_0_[30]\,
      O => eof0_i_5_n_0
    );
eof0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(5),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => eof0_i_6_n_0
    );
eof0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => p_5_in51_in,
      O => eof0_i_7_n_0
    );
eof0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof00,
      Q => eof0,
      R => SR(0)
    );
eof1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => eof1_i_2_n_0,
      I1 => \bdata1_reg_n_0_[33]\,
      I2 => \bdata1_reg_n_0_[32]\,
      I3 => p_7_in48_in,
      I4 => eof1_i_3_n_0,
      O => eof10
    );
eof1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[57]\,
      I1 => \bdata1_reg_n_0_[56]\,
      I2 => p_4_in42_in,
      I3 => eof1_i_4_n_0,
      I4 => eof1_i_5_n_0,
      O => eof1_i_2_n_0
    );
eof1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[34]\,
      I1 => \bdata1_reg_n_0_[35]\,
      I2 => \bdata1_reg_n_0_[36]\,
      I3 => \bdata1_reg_n_0_[37]\,
      I4 => \bdata1_reg_n_0_[39]\,
      I5 => \bdata1_reg_n_0_[38]\,
      O => eof1_i_3_n_0
    );
eof1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[58]\,
      I1 => \bdata1_reg_n_0_[59]\,
      I2 => \bdata1_reg_n_0_[60]\,
      I3 => \bdata1_reg_n_0_[61]\,
      I4 => \bdata1_reg_n_0_[63]\,
      I5 => \bdata1_reg_n_0_[62]\,
      O => eof1_i_4_n_0
    );
eof1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[41]\,
      I1 => \bdata1_reg_n_0_[40]\,
      I2 => p_6_in45_in,
      I3 => rx_err1_i_6_n_0,
      I4 => eof1_i_6_n_0,
      I5 => rx_err1_i_3_n_0,
      O => eof1_i_5_n_0
    );
eof1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bdata1_reg_n_0_[49]\,
      I1 => \bdata1_reg_n_0_[48]\,
      I2 => p_5_in43_in,
      O => eof1_i_6_n_0
    );
eof1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof10,
      Q => eof1,
      R => SR(0)
    );
eof_dly_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => eof0,
      I1 => eof1,
      O => eof
    );
eof_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof,
      Q => eof_dly,
      R => SR(0)
    );
eof_dqwd_dly1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808800000000"
    )
        port map (
      I0 => eof_qwd,
      I1 => eof_dqwd_dly1_i_2_n_0,
      I2 => p_5_in43_in,
      I3 => p_6_in45_in,
      I4 => eof_dqwd_dly1_i_3_n_0,
      I5 => eof_dqwd_dly1_i_4_n_0,
      O => eof_dqwd
    );
eof_dqwd_dly1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_5_in51_in,
      I1 => p_4_in50_in,
      O => eof_dqwd_dly1_i_2_n_0
    );
eof_dqwd_dly1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_6_in53_in,
      I1 => p_7_in48_in,
      O => eof_dqwd_dly1_i_3_n_0
    );
eof_dqwd_dly1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_4_in42_in,
      I1 => \brxc1_reg_n_0_[0]\,
      O => eof_dqwd_dly1_i_4_n_0
    );
eof_dqwd_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof_dqwd,
      Q => eof_dqwd_dly1,
      R => SR(0)
    );
err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => pre_sof,
      I1 => \rst_\,
      I2 => err,
      I3 => rx_err1,
      I4 => rx_err0,
      O => err_i_1_n_0
    );
err_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => err_i_1_n_0,
      Q => err,
      R => '0'
    );
has_pre_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFABFF00"
    )
        port map (
      I0 => \^pre_pkt_start_reg_0\,
      I1 => eof0,
      I2 => eof1,
      I3 => pre_sof,
      I4 => has_pre_sof,
      O => has_pre_sof_i_1_n_0
    );
has_pre_sof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => has_pre_sof_i_1_n_0,
      Q => has_pre_sof,
      R => SR(0)
    );
has_sof_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => has_sof,
      Q => has_sof_dly1,
      R => SR(0)
    );
has_sof_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^pre_pkt_start_reg_0\,
      I1 => eof1,
      I2 => eof0,
      I3 => has_sof,
      O => has_sof_i_1_n_0
    );
has_sof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => has_sof_i_1_n_0,
      Q => has_sof,
      R => SR(0)
    );
my_mac_hit_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^pre_pkt_start_reg_0\,
      I1 => my_mac_hit273_in,
      I2 => my_mac_hit05_out,
      I3 => my_mac_hit,
      O => my_mac_hit_i_1_n_0
    );
my_mac_hit_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(31),
      I1 => \qchk_daddr_order__0\(30),
      I2 => \qchk_daddr_order__0\(32),
      O => my_mac_hit_i_10_n_0
    );
my_mac_hit_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \qchk_daddr_order__0\(29),
      I1 => \qchk_daddr_order__0\(28),
      I2 => \qchk_daddr_order__0\(27),
      O => my_mac_hit_i_11_n_0
    );
my_mac_hit_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \qchk_daddr_order__0\(26),
      I1 => \qchk_daddr_order__0\(25),
      I2 => \qchk_daddr_order__0\(24),
      O => my_mac_hit_i_12_n_0
    );
my_mac_hit_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => my_mac_hit_i_35_n_0,
      I1 => \qchk_daddr_order__0\(31),
      I2 => \qchk_daddr_order__0\(30),
      I3 => \qchk_daddr_order__0\(29),
      I4 => \qchk_daddr_order__0\(28),
      I5 => my_mac_hit_i_36_n_0,
      O => my_mac_hit_i_14_n_0
    );
my_mac_hit_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => my_mac_hit_i_37_n_0,
      I1 => qchk_daddr_order(15),
      I2 => qchk_daddr_order(14),
      I3 => qchk_daddr_order(13),
      I4 => qchk_daddr_order(12),
      I5 => my_mac_hit_i_38_n_0,
      O => my_mac_hit_i_15_n_0
    );
my_mac_hit_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \qchk_daddr_order__0\(42),
      I1 => \qchk_daddr_order__0\(41),
      I2 => \qchk_daddr_order__0\(40),
      I3 => my_mac_hit_i_39_n_0,
      I4 => my_mac_hit_i_40_n_0,
      I5 => my_mac_hit_i_41_n_0,
      O => my_mac_hit_i_16_n_0
    );
my_mac_hit_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => my_mac_hit_i_42_n_0,
      I1 => my_mac_hit_i_43_n_0,
      I2 => \qchk_daddr_order__0\(40),
      I3 => \qchk_daddr_order__0\(32),
      I4 => \qchk_daddr_order__0\(33),
      I5 => my_mac_hit_i_44_n_0,
      O => my_mac_hit_i_17_n_0
    );
my_mac_hit_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(21),
      I1 => \qchk_daddr_order__0\(23),
      I2 => qchk_daddr_order(22),
      O => my_mac_hit_i_18_n_0
    );
my_mac_hit_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(20),
      I1 => qchk_daddr_order(19),
      I2 => qchk_daddr_order(18),
      O => my_mac_hit_i_19_n_0
    );
my_mac_hit_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(15),
      I1 => qchk_daddr_order(17),
      I2 => qchk_daddr_order(16),
      O => my_mac_hit_i_20_n_0
    );
my_mac_hit_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(14),
      I1 => qchk_daddr_order(13),
      I2 => qchk_daddr_order(12),
      O => my_mac_hit_i_21_n_0
    );
my_mac_hit_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(9),
      I1 => qchk_daddr_order(11),
      I2 => qchk_daddr_order(10),
      O => my_mac_hit_i_22_n_0
    );
my_mac_hit_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(8),
      I1 => qchk_daddr_order(7),
      I2 => qchk_daddr_order(6),
      O => my_mac_hit_i_23_n_0
    );
my_mac_hit_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(3),
      I1 => qchk_daddr_order(5),
      I2 => qchk_daddr_order(4),
      O => my_mac_hit_i_24_n_0
    );
my_mac_hit_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(2),
      I1 => qchk_daddr_order(1),
      I2 => qchk_daddr_order(0),
      O => my_mac_hit_i_25_n_0
    );
my_mac_hit_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(47),
      I1 => \qchk_daddr_order__0\(46),
      I2 => \qchk_daddr_order__0\(45),
      O => my_mac_hit_i_27_n_0
    );
my_mac_hit_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(44),
      I1 => \qchk_daddr_order__0\(43),
      I2 => \qchk_daddr_order__0\(42),
      O => my_mac_hit_i_28_n_0
    );
my_mac_hit_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(39),
      I1 => \qchk_daddr_order__0\(41),
      I2 => \qchk_daddr_order__0\(40),
      O => my_mac_hit_i_29_n_0
    );
my_mac_hit_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888F8888"
    )
        port map (
      I0 => \^pre_pkt_start_reg_0\,
      I1 => my_mac_hit3,
      I2 => my_mac_hit_i_14_n_0,
      I3 => my_mac_hit_i_15_n_0,
      I4 => my_mac_hit_i_16_n_0,
      I5 => my_mac_hit_i_17_n_0,
      O => my_mac_hit05_out
    );
my_mac_hit_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \qchk_daddr_order__0\(38),
      I1 => \qchk_daddr_order__0\(37),
      I2 => \qchk_daddr_order__0\(36),
      O => my_mac_hit_i_30_n_0
    );
my_mac_hit_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \qchk_daddr_order__0\(35),
      I1 => \qchk_daddr_order__0\(34),
      I2 => \qchk_daddr_order__0\(33),
      O => my_mac_hit_i_31_n_0
    );
my_mac_hit_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(31),
      I1 => \qchk_daddr_order__0\(30),
      I2 => \qchk_daddr_order__0\(32),
      O => my_mac_hit_i_32_n_0
    );
my_mac_hit_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \qchk_daddr_order__0\(29),
      I1 => \qchk_daddr_order__0\(28),
      I2 => \qchk_daddr_order__0\(27),
      O => my_mac_hit_i_33_n_0
    );
my_mac_hit_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \qchk_daddr_order__0\(26),
      I1 => \qchk_daddr_order__0\(25),
      I2 => \qchk_daddr_order__0\(24),
      O => my_mac_hit_i_34_n_0
    );
my_mac_hit_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \qchk_daddr_order__0\(27),
      I1 => \qchk_daddr_order__0\(26),
      I2 => \qchk_daddr_order__0\(25),
      I3 => \qchk_daddr_order__0\(24),
      O => my_mac_hit_i_35_n_0
    );
my_mac_hit_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => qchk_daddr_order(20),
      I1 => qchk_daddr_order(21),
      I2 => qchk_daddr_order(22),
      I3 => \qchk_daddr_order__0\(23),
      I4 => my_mac_hit_i_53_n_0,
      O => my_mac_hit_i_36_n_0
    );
my_mac_hit_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => qchk_daddr_order(11),
      I1 => qchk_daddr_order(10),
      I2 => qchk_daddr_order(9),
      I3 => qchk_daddr_order(8),
      O => my_mac_hit_i_37_n_0
    );
my_mac_hit_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => qchk_daddr_order(4),
      I1 => qchk_daddr_order(5),
      I2 => qchk_daddr_order(6),
      I3 => qchk_daddr_order(7),
      I4 => my_mac_hit_i_54_n_0,
      O => my_mac_hit_i_38_n_0
    );
my_mac_hit_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \qchk_daddr_order__0\(46),
      I1 => \qchk_daddr_order__0\(45),
      I2 => \qchk_daddr_order__0\(44),
      I3 => \qchk_daddr_order__0\(43),
      O => my_mac_hit_i_39_n_0
    );
my_mac_hit_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \qchk_daddr_order__0\(34),
      I1 => \qchk_daddr_order__0\(33),
      I2 => \qchk_daddr_order__0\(32),
      I3 => \qchk_daddr_order__0\(47),
      O => my_mac_hit_i_40_n_0
    );
my_mac_hit_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \qchk_daddr_order__0\(35),
      I1 => \qchk_daddr_order__0\(36),
      I2 => \qchk_daddr_order__0\(37),
      I3 => \qchk_daddr_order__0\(38),
      I4 => \^pre_pkt_start_reg_0\,
      I5 => \qchk_daddr_order__0\(39),
      O => my_mac_hit_i_41_n_0
    );
my_mac_hit_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \qchk_daddr_order__0\(27),
      I1 => \qchk_daddr_order__0\(28),
      I2 => \qchk_daddr_order__0\(29),
      I3 => \qchk_daddr_order__0\(31),
      I4 => \qchk_daddr_order__0\(23),
      I5 => \^pre_pkt_start_reg_0\,
      O => my_mac_hit_i_42_n_0
    );
my_mac_hit_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \qchk_daddr_order__0\(34),
      I1 => \qchk_daddr_order__0\(35),
      I2 => \qchk_daddr_order__0\(36),
      I3 => \qchk_daddr_order__0\(37),
      I4 => my_mac_hit_i_55_n_0,
      O => my_mac_hit_i_43_n_0
    );
my_mac_hit_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => my_mac_hit_i_56_n_0,
      I1 => \qchk_daddr_order__0\(45),
      I2 => \qchk_daddr_order__0\(44),
      I3 => \qchk_daddr_order__0\(43),
      I4 => \qchk_daddr_order__0\(42),
      O => my_mac_hit_i_44_n_0
    );
my_mac_hit_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(21),
      I1 => \qchk_daddr_order__0\(23),
      I2 => qchk_daddr_order(22),
      O => my_mac_hit_i_45_n_0
    );
my_mac_hit_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(20),
      I1 => qchk_daddr_order(19),
      I2 => qchk_daddr_order(18),
      O => my_mac_hit_i_46_n_0
    );
my_mac_hit_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(15),
      I1 => qchk_daddr_order(17),
      I2 => qchk_daddr_order(16),
      O => my_mac_hit_i_47_n_0
    );
my_mac_hit_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(14),
      I1 => qchk_daddr_order(13),
      I2 => qchk_daddr_order(12),
      O => my_mac_hit_i_48_n_0
    );
my_mac_hit_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(9),
      I1 => qchk_daddr_order(11),
      I2 => qchk_daddr_order(10),
      O => my_mac_hit_i_49_n_0
    );
my_mac_hit_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(47),
      I1 => \qchk_daddr_order__0\(46),
      I2 => \qchk_daddr_order__0\(45),
      O => my_mac_hit_i_5_n_0
    );
my_mac_hit_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(8),
      I1 => qchk_daddr_order(7),
      I2 => qchk_daddr_order(6),
      O => my_mac_hit_i_50_n_0
    );
my_mac_hit_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(3),
      I1 => qchk_daddr_order(5),
      I2 => qchk_daddr_order(4),
      O => my_mac_hit_i_51_n_0
    );
my_mac_hit_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => qchk_daddr_order(2),
      I1 => qchk_daddr_order(1),
      I2 => qchk_daddr_order(0),
      O => my_mac_hit_i_52_n_0
    );
my_mac_hit_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => qchk_daddr_order(19),
      I1 => qchk_daddr_order(18),
      I2 => qchk_daddr_order(17),
      I3 => qchk_daddr_order(16),
      O => my_mac_hit_i_53_n_0
    );
my_mac_hit_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => qchk_daddr_order(3),
      I1 => qchk_daddr_order(2),
      I2 => qchk_daddr_order(1),
      I3 => qchk_daddr_order(0),
      O => my_mac_hit_i_54_n_0
    );
my_mac_hit_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \qchk_daddr_order__0\(26),
      I1 => \qchk_daddr_order__0\(25),
      I2 => \qchk_daddr_order__0\(39),
      I3 => \qchk_daddr_order__0\(38),
      O => my_mac_hit_i_55_n_0
    );
my_mac_hit_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \qchk_daddr_order__0\(30),
      I1 => \qchk_daddr_order__0\(46),
      I2 => \qchk_daddr_order__0\(47),
      I3 => \qchk_daddr_order__0\(24),
      I4 => \qchk_daddr_order__0\(41),
      O => my_mac_hit_i_56_n_0
    );
my_mac_hit_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(44),
      I1 => \qchk_daddr_order__0\(43),
      I2 => \qchk_daddr_order__0\(42),
      O => my_mac_hit_i_6_n_0
    );
my_mac_hit_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \qchk_daddr_order__0\(39),
      I1 => \qchk_daddr_order__0\(41),
      I2 => \qchk_daddr_order__0\(40),
      O => my_mac_hit_i_7_n_0
    );
my_mac_hit_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \qchk_daddr_order__0\(38),
      I1 => \qchk_daddr_order__0\(37),
      I2 => \qchk_daddr_order__0\(36),
      O => my_mac_hit_i_8_n_0
    );
my_mac_hit_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \qchk_daddr_order__0\(35),
      I1 => \qchk_daddr_order__0\(34),
      I2 => \qchk_daddr_order__0\(33),
      O => my_mac_hit_i_9_n_0
    );
my_mac_hit_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => my_mac_hit_i_1_n_0,
      Q => my_mac_hit,
      R => SR(0)
    );
my_mac_hit_reg_i_13: unisim.vcomponents.CARRY8
     port map (
      CI => my_mac_hit_reg_i_26_n_0,
      CI_TOP => '0',
      CO(7) => my_mac_hit3,
      CO(6) => my_mac_hit_reg_i_13_n_1,
      CO(5) => my_mac_hit_reg_i_13_n_2,
      CO(4) => my_mac_hit_reg_i_13_n_3,
      CO(3) => NLW_my_mac_hit_reg_i_13_CO_UNCONNECTED(3),
      CO(2) => my_mac_hit_reg_i_13_n_5,
      CO(1) => my_mac_hit_reg_i_13_n_6,
      CO(0) => my_mac_hit_reg_i_13_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_my_mac_hit_reg_i_13_O_UNCONNECTED(7 downto 0),
      S(7) => my_mac_hit_i_27_n_0,
      S(6) => my_mac_hit_i_28_n_0,
      S(5) => my_mac_hit_i_29_n_0,
      S(4) => my_mac_hit_i_30_n_0,
      S(3) => my_mac_hit_i_31_n_0,
      S(2) => my_mac_hit_i_32_n_0,
      S(1) => my_mac_hit_i_33_n_0,
      S(0) => my_mac_hit_i_34_n_0
    );
my_mac_hit_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => my_mac_hit_reg_i_4_n_0,
      CI_TOP => '0',
      CO(7) => my_mac_hit273_in,
      CO(6) => my_mac_hit_reg_i_2_n_1,
      CO(5) => my_mac_hit_reg_i_2_n_2,
      CO(4) => my_mac_hit_reg_i_2_n_3,
      CO(3) => NLW_my_mac_hit_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => my_mac_hit_reg_i_2_n_5,
      CO(1) => my_mac_hit_reg_i_2_n_6,
      CO(0) => my_mac_hit_reg_i_2_n_7,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => NLW_my_mac_hit_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => my_mac_hit_i_5_n_0,
      S(6) => my_mac_hit_i_6_n_0,
      S(5) => my_mac_hit_i_7_n_0,
      S(4) => my_mac_hit_i_8_n_0,
      S(3) => my_mac_hit_i_9_n_0,
      S(2) => my_mac_hit_i_10_n_0,
      S(1) => my_mac_hit_i_11_n_0,
      S(0) => my_mac_hit_i_12_n_0
    );
my_mac_hit_reg_i_26: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => my_mac_hit_reg_i_26_n_0,
      CO(6) => my_mac_hit_reg_i_26_n_1,
      CO(5) => my_mac_hit_reg_i_26_n_2,
      CO(4) => my_mac_hit_reg_i_26_n_3,
      CO(3) => NLW_my_mac_hit_reg_i_26_CO_UNCONNECTED(3),
      CO(2) => my_mac_hit_reg_i_26_n_5,
      CO(1) => my_mac_hit_reg_i_26_n_6,
      CO(0) => my_mac_hit_reg_i_26_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_my_mac_hit_reg_i_26_O_UNCONNECTED(7 downto 0),
      S(7) => my_mac_hit_i_45_n_0,
      S(6) => my_mac_hit_i_46_n_0,
      S(5) => my_mac_hit_i_47_n_0,
      S(4) => my_mac_hit_i_48_n_0,
      S(3) => my_mac_hit_i_49_n_0,
      S(2) => my_mac_hit_i_50_n_0,
      S(1) => my_mac_hit_i_51_n_0,
      S(0) => my_mac_hit_i_52_n_0
    );
my_mac_hit_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => my_mac_hit_reg_i_4_n_0,
      CO(6) => my_mac_hit_reg_i_4_n_1,
      CO(5) => my_mac_hit_reg_i_4_n_2,
      CO(4) => my_mac_hit_reg_i_4_n_3,
      CO(3) => NLW_my_mac_hit_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => my_mac_hit_reg_i_4_n_5,
      CO(1) => my_mac_hit_reg_i_4_n_6,
      CO(0) => my_mac_hit_reg_i_4_n_7,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => NLW_my_mac_hit_reg_i_4_O_UNCONNECTED(7 downto 0),
      S(7) => my_mac_hit_i_18_n_0,
      S(6) => my_mac_hit_i_19_n_0,
      S(5) => my_mac_hit_i_20_n_0,
      S(4) => my_mac_hit_i_21_n_0,
      S(3) => my_mac_hit_i_22_n_0,
      S(2) => my_mac_hit_i_23_n_0,
      S(1) => my_mac_hit_i_24_n_0,
      S(0) => my_mac_hit_i_25_n_0
    );
\nbytes[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[13]_i_3_n_13\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[10]_i_1_n_0\
    );
\nbytes[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[13]_i_3_n_12\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[11]_i_1_n_0\
    );
\nbytes[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[13]_i_3_n_11\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[12]_i_1_n_0\
    );
\nbytes[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAFE"
    )
        port map (
      I0 => wen1,
      I1 => eof1,
      I2 => eof0,
      I3 => \bcnt_reg_n_0_[3]\,
      I4 => \^pre_pkt_start_reg_0\,
      O => \nbytes[13]_i_1_n_0\
    );
\nbytes[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[13]_i_3_n_10\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[13]_i_2_n_0\
    );
\nbytes[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pre_pkt_start_reg_0\,
      I1 => \rst_\,
      O => \nbytes[1]_i_1_n_0\
    );
\nbytes[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \bcnt_reg_n_0_[3]\,
      I1 => eof0,
      I2 => eof1,
      I3 => wen1,
      O => nbytes0
    );
\nbytes[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nbytes(3),
      I1 => \bcnt_reg_n_0_[3]\,
      O => \nbytes[1]_i_4_n_0\
    );
\nbytes[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nbytes(2),
      I1 => \bcnt_reg_n_0_[2]\,
      O => \nbytes[1]_i_5_n_0\
    );
\nbytes[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nbytes(1),
      I1 => \bcnt_reg_n_0_[1]\,
      O => \nbytes[1]_i_6_n_0\
    );
\nbytes[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nbytes(0),
      I1 => \bcnt_reg_n_0_[0]\,
      O => \nbytes[1]_i_7_n_0\
    );
\nbytes[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[1]_i_3_n_13\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[2]_i_1_n_0\
    );
\nbytes[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[1]_i_3_n_12\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[3]_i_1_n_0\
    );
\nbytes[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[1]_i_3_n_11\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[4]_i_1_n_0\
    );
\nbytes[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[1]_i_3_n_10\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[5]_i_1_n_0\
    );
\nbytes[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[1]_i_3_n_9\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[6]_i_1_n_0\
    );
\nbytes[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[1]_i_3_n_8\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[7]_i_1_n_0\
    );
\nbytes[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[13]_i_3_n_15\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[8]_i_1_n_0\
    );
\nbytes[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \nbytes_reg[13]_i_3_n_14\,
      I1 => \^pre_pkt_start_reg_0\,
      O => \nbytes[9]_i_1_n_0\
    );
\nbytes_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(0),
      R => SR(0)
    );
\nbytes_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(10),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(10),
      R => SR(0)
    );
\nbytes_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(11),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(11),
      R => SR(0)
    );
\nbytes_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(12),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(12),
      R => SR(0)
    );
\nbytes_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(13),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(13),
      R => SR(0)
    );
\nbytes_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(1),
      R => SR(0)
    );
\nbytes_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(2),
      R => SR(0)
    );
\nbytes_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(3),
      R => SR(0)
    );
\nbytes_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(4),
      R => SR(0)
    );
\nbytes_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(5),
      R => SR(0)
    );
\nbytes_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(6),
      R => SR(0)
    );
\nbytes_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7),
      R => SR(0)
    );
\nbytes_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8),
      R => SR(0)
    );
\nbytes_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => nbytes(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(9),
      R => SR(0)
    );
\nbytes_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => nbytes0,
      D => \nbytes_reg[1]_i_3_n_15\,
      Q => nbytes(0),
      R => \nbytes[1]_i_1_n_0\
    );
\nbytes_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[10]_i_1_n_0\,
      Q => nbytes(10),
      R => SR(0)
    );
\nbytes_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[11]_i_1_n_0\,
      Q => nbytes(11),
      R => SR(0)
    );
\nbytes_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[12]_i_1_n_0\,
      Q => nbytes(12),
      R => SR(0)
    );
\nbytes_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[13]_i_2_n_0\,
      Q => nbytes(13),
      R => SR(0)
    );
\nbytes_reg[13]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbytes_reg[1]_i_3_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_nbytes_reg[13]_i_3_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \nbytes_reg[13]_i_3_n_3\,
      CO(3) => \NLW_nbytes_reg[13]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \nbytes_reg[13]_i_3_n_5\,
      CO(1) => \nbytes_reg[13]_i_3_n_6\,
      CO(0) => \nbytes_reg[13]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_nbytes_reg[13]_i_3_O_UNCONNECTED\(7 downto 6),
      O(5) => \nbytes_reg[13]_i_3_n_10\,
      O(4) => \nbytes_reg[13]_i_3_n_11\,
      O(3) => \nbytes_reg[13]_i_3_n_12\,
      O(2) => \nbytes_reg[13]_i_3_n_13\,
      O(1) => \nbytes_reg[13]_i_3_n_14\,
      O(0) => \nbytes_reg[13]_i_3_n_15\,
      S(7 downto 6) => B"00",
      S(5 downto 0) => nbytes(13 downto 8)
    );
\nbytes_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => nbytes0,
      D => \nbytes_reg[1]_i_3_n_14\,
      Q => nbytes(1),
      R => \nbytes[1]_i_1_n_0\
    );
\nbytes_reg[1]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \nbytes_reg[1]_i_3_n_0\,
      CO(6) => \nbytes_reg[1]_i_3_n_1\,
      CO(5) => \nbytes_reg[1]_i_3_n_2\,
      CO(4) => \nbytes_reg[1]_i_3_n_3\,
      CO(3) => \NLW_nbytes_reg[1]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \nbytes_reg[1]_i_3_n_5\,
      CO(1) => \nbytes_reg[1]_i_3_n_6\,
      CO(0) => \nbytes_reg[1]_i_3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => nbytes(3 downto 0),
      O(7) => \nbytes_reg[1]_i_3_n_8\,
      O(6) => \nbytes_reg[1]_i_3_n_9\,
      O(5) => \nbytes_reg[1]_i_3_n_10\,
      O(4) => \nbytes_reg[1]_i_3_n_11\,
      O(3) => \nbytes_reg[1]_i_3_n_12\,
      O(2) => \nbytes_reg[1]_i_3_n_13\,
      O(1) => \nbytes_reg[1]_i_3_n_14\,
      O(0) => \nbytes_reg[1]_i_3_n_15\,
      S(7 downto 4) => nbytes(7 downto 4),
      S(3) => \nbytes[1]_i_4_n_0\,
      S(2) => \nbytes[1]_i_5_n_0\,
      S(1) => \nbytes[1]_i_6_n_0\,
      S(0) => \nbytes[1]_i_7_n_0\
    );
\nbytes_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[2]_i_1_n_0\,
      Q => nbytes(2),
      R => SR(0)
    );
\nbytes_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[3]_i_1_n_0\,
      Q => nbytes(3),
      R => SR(0)
    );
\nbytes_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[4]_i_1_n_0\,
      Q => nbytes(4),
      R => SR(0)
    );
\nbytes_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[5]_i_1_n_0\,
      Q => nbytes(5),
      R => SR(0)
    );
\nbytes_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[6]_i_1_n_0\,
      Q => nbytes(6),
      R => SR(0)
    );
\nbytes_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[7]_i_1_n_0\,
      Q => nbytes(7),
      R => SR(0)
    );
\nbytes_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[8]_i_1_n_0\,
      Q => nbytes(8),
      R => SR(0)
    );
\nbytes_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \nbytes[13]_i_1_n_0\,
      D => \nbytes[9]_i_1_n_0\,
      Q => nbytes(9),
      R => SR(0)
    );
\pkt_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(0),
      Q => Q(0),
      R => SR(0)
    );
\pkt_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(10),
      Q => Q(10),
      R => SR(0)
    );
\pkt_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(11),
      Q => Q(11),
      R => SR(0)
    );
\pkt_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(12),
      Q => Q(12),
      R => SR(0)
    );
\pkt_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(13),
      Q => Q(13),
      R => SR(0)
    );
\pkt_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(14),
      Q => Q(14),
      R => SR(0)
    );
\pkt_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(15),
      Q => Q(15),
      R => SR(0)
    );
\pkt_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(16),
      Q => Q(16),
      R => SR(0)
    );
\pkt_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(17),
      Q => Q(17),
      R => SR(0)
    );
\pkt_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(18),
      Q => Q(18),
      R => SR(0)
    );
\pkt_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(19),
      Q => Q(19),
      R => SR(0)
    );
\pkt_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(1),
      Q => Q(1),
      R => SR(0)
    );
\pkt_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(20),
      Q => Q(20),
      R => SR(0)
    );
\pkt_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(21),
      Q => Q(21),
      R => SR(0)
    );
\pkt_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(22),
      Q => Q(22),
      R => SR(0)
    );
\pkt_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(23),
      Q => Q(23),
      R => SR(0)
    );
\pkt_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(24),
      Q => Q(24),
      R => SR(0)
    );
\pkt_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(25),
      Q => Q(25),
      R => SR(0)
    );
\pkt_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(26),
      Q => Q(26),
      R => SR(0)
    );
\pkt_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(27),
      Q => Q(27),
      R => SR(0)
    );
\pkt_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(28),
      Q => Q(28),
      R => SR(0)
    );
\pkt_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(29),
      Q => Q(29),
      R => SR(0)
    );
\pkt_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(2),
      Q => Q(2),
      R => SR(0)
    );
\pkt_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(30),
      Q => Q(30),
      R => SR(0)
    );
\pkt_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(31),
      Q => Q(31),
      R => SR(0)
    );
\pkt_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(32),
      Q => Q(32),
      R => SR(0)
    );
\pkt_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(33),
      Q => Q(33),
      R => SR(0)
    );
\pkt_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(34),
      Q => Q(34),
      R => SR(0)
    );
\pkt_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(35),
      Q => Q(35),
      R => SR(0)
    );
\pkt_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(36),
      Q => Q(36),
      R => SR(0)
    );
\pkt_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(37),
      Q => Q(37),
      R => SR(0)
    );
\pkt_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(38),
      Q => Q(38),
      R => SR(0)
    );
\pkt_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(39),
      Q => Q(39),
      R => SR(0)
    );
\pkt_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(3),
      Q => Q(3),
      R => SR(0)
    );
\pkt_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(40),
      Q => Q(40),
      R => SR(0)
    );
\pkt_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(41),
      Q => Q(41),
      R => SR(0)
    );
\pkt_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(42),
      Q => Q(42),
      R => SR(0)
    );
\pkt_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(43),
      Q => Q(43),
      R => SR(0)
    );
\pkt_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(44),
      Q => Q(44),
      R => SR(0)
    );
\pkt_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(45),
      Q => Q(45),
      R => SR(0)
    );
\pkt_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(46),
      Q => Q(46),
      R => SR(0)
    );
\pkt_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(47),
      Q => Q(47),
      R => SR(0)
    );
\pkt_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(48),
      Q => Q(48),
      R => SR(0)
    );
\pkt_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(49),
      Q => Q(49),
      R => SR(0)
    );
\pkt_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(4),
      Q => Q(4),
      R => SR(0)
    );
\pkt_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(50),
      Q => Q(50),
      R => SR(0)
    );
\pkt_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(51),
      Q => Q(51),
      R => SR(0)
    );
\pkt_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(52),
      Q => Q(52),
      R => SR(0)
    );
\pkt_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(53),
      Q => Q(53),
      R => SR(0)
    );
\pkt_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(54),
      Q => Q(54),
      R => SR(0)
    );
\pkt_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(55),
      Q => Q(55),
      R => SR(0)
    );
\pkt_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(56),
      Q => Q(56),
      R => SR(0)
    );
\pkt_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(57),
      Q => Q(57),
      R => SR(0)
    );
\pkt_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(58),
      Q => Q(58),
      R => SR(0)
    );
\pkt_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(59),
      Q => Q(59),
      R => SR(0)
    );
\pkt_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(5),
      Q => Q(5),
      R => SR(0)
    );
\pkt_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(60),
      Q => Q(60),
      R => SR(0)
    );
\pkt_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(61),
      Q => Q(61),
      R => SR(0)
    );
\pkt_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(62),
      Q => Q(62),
      R => SR(0)
    );
\pkt_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(63),
      Q => Q(63),
      R => SR(0)
    );
\pkt_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(6),
      Q => Q(6),
      R => SR(0)
    );
\pkt_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(7),
      Q => Q(7),
      R => SR(0)
    );
\pkt_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(8),
      Q => Q(8),
      R => SR(0)
    );
\pkt_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_pkt_data(9),
      Q => Q(9),
      R => SR(0)
    );
pkt_end_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000E000E0"
    )
        port map (
      I0 => pre_eof,
      I1 => eof_dqwd_dly1,
      I2 => \^pkt_we_reg_0\,
      I3 => \^din\(1),
      I4 => eof_qwd,
      I5 => eof_dqwd0,
      O => pkt_end0
    );
pkt_end_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101100000000"
    )
        port map (
      I0 => p_5_in51_in,
      I1 => p_4_in50_in,
      I2 => p_5_in43_in,
      I3 => p_6_in45_in,
      I4 => eof_dqwd_dly1_i_3_n_0,
      I5 => eof_dqwd_dly1_i_4_n_0,
      O => eof_dqwd0
    );
pkt_end_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pkt_end0,
      Q => \^din\(1),
      R => SR(0)
    );
pkt_start_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => pre_pkt_start,
      I1 => my_mac_hit,
      I2 => \^wr_nbyte_reg_0\,
      O => pkt_start0
    );
pkt_start_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pkt_start0,
      Q => \^din\(0),
      R => SR(0)
    );
pkt_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404044404040"
    )
        port map (
      I0 => \^din\(1),
      I1 => \rst_\,
      I2 => \^pkt_we_reg_0\,
      I3 => pre_pkt_start,
      I4 => my_mac_hit,
      I5 => \^wr_nbyte_reg_0\,
      O => pkt_we_i_1_n_0
    );
pkt_we_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pkt_we_i_1_n_0,
      Q => \^pkt_we_reg_0\,
      R => '0'
    );
pre_eof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_eof0,
      Q => pre_eof,
      R => SR(0)
    );
\pre_pkt_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[0]\,
      Q => pre_pkt_data(0),
      R => SR(0)
    );
\pre_pkt_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(2),
      Q => pre_pkt_data(10),
      R => SR(0)
    );
\pre_pkt_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(3),
      Q => pre_pkt_data(11),
      R => SR(0)
    );
\pre_pkt_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(4),
      Q => pre_pkt_data(12),
      R => SR(0)
    );
\pre_pkt_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(5),
      Q => pre_pkt_data(13),
      R => SR(0)
    );
\pre_pkt_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(6),
      Q => pre_pkt_data(14),
      R => SR(0)
    );
\pre_pkt_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(7),
      Q => pre_pkt_data(15),
      R => SR(0)
    );
\pre_pkt_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(0),
      Q => pre_pkt_data(16),
      R => SR(0)
    );
\pre_pkt_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(1),
      Q => pre_pkt_data(17),
      R => SR(0)
    );
\pre_pkt_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(2),
      Q => pre_pkt_data(18),
      R => SR(0)
    );
\pre_pkt_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(3),
      Q => pre_pkt_data(19),
      R => SR(0)
    );
\pre_pkt_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[1]\,
      Q => pre_pkt_data(1),
      R => SR(0)
    );
\pre_pkt_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(4),
      Q => pre_pkt_data(20),
      R => SR(0)
    );
\pre_pkt_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(5),
      Q => pre_pkt_data(21),
      R => SR(0)
    );
\pre_pkt_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(6),
      Q => pre_pkt_data(22),
      R => SR(0)
    );
\pre_pkt_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(7),
      Q => pre_pkt_data(23),
      R => SR(0)
    );
\pre_pkt_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[24]\,
      Q => pre_pkt_data(24),
      R => SR(0)
    );
\pre_pkt_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[25]\,
      Q => pre_pkt_data(25),
      R => SR(0)
    );
\pre_pkt_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[26]\,
      Q => pre_pkt_data(26),
      R => SR(0)
    );
\pre_pkt_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[27]\,
      Q => pre_pkt_data(27),
      R => SR(0)
    );
\pre_pkt_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[28]\,
      Q => pre_pkt_data(28),
      R => SR(0)
    );
\pre_pkt_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[29]\,
      Q => pre_pkt_data(29),
      R => SR(0)
    );
\pre_pkt_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[2]\,
      Q => pre_pkt_data(2),
      R => SR(0)
    );
\pre_pkt_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[30]\,
      Q => pre_pkt_data(30),
      R => SR(0)
    );
\pre_pkt_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[31]\,
      Q => pre_pkt_data(31),
      R => SR(0)
    );
\pre_pkt_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[32]\,
      Q => pre_pkt_data(32),
      R => SR(0)
    );
\pre_pkt_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[33]\,
      Q => pre_pkt_data(33),
      R => SR(0)
    );
\pre_pkt_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[34]\,
      Q => pre_pkt_data(34),
      R => SR(0)
    );
\pre_pkt_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[35]\,
      Q => pre_pkt_data(35),
      R => SR(0)
    );
\pre_pkt_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[36]\,
      Q => pre_pkt_data(36),
      R => SR(0)
    );
\pre_pkt_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[37]\,
      Q => pre_pkt_data(37),
      R => SR(0)
    );
\pre_pkt_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[38]\,
      Q => pre_pkt_data(38),
      R => SR(0)
    );
\pre_pkt_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[39]\,
      Q => pre_pkt_data(39),
      R => SR(0)
    );
\pre_pkt_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[3]\,
      Q => pre_pkt_data(3),
      R => SR(0)
    );
\pre_pkt_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[40]\,
      Q => pre_pkt_data(40),
      R => SR(0)
    );
\pre_pkt_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[41]\,
      Q => pre_pkt_data(41),
      R => SR(0)
    );
\pre_pkt_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[42]\,
      Q => pre_pkt_data(42),
      R => SR(0)
    );
\pre_pkt_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[43]\,
      Q => pre_pkt_data(43),
      R => SR(0)
    );
\pre_pkt_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[44]\,
      Q => pre_pkt_data(44),
      R => SR(0)
    );
\pre_pkt_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[45]\,
      Q => pre_pkt_data(45),
      R => SR(0)
    );
\pre_pkt_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[46]\,
      Q => pre_pkt_data(46),
      R => SR(0)
    );
\pre_pkt_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[47]\,
      Q => pre_pkt_data(47),
      R => SR(0)
    );
\pre_pkt_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[48]\,
      Q => pre_pkt_data(48),
      R => SR(0)
    );
\pre_pkt_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[49]\,
      Q => pre_pkt_data(49),
      R => SR(0)
    );
\pre_pkt_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[4]\,
      Q => pre_pkt_data(4),
      R => SR(0)
    );
\pre_pkt_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[50]\,
      Q => pre_pkt_data(50),
      R => SR(0)
    );
\pre_pkt_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[51]\,
      Q => pre_pkt_data(51),
      R => SR(0)
    );
\pre_pkt_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[52]\,
      Q => pre_pkt_data(52),
      R => SR(0)
    );
\pre_pkt_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[53]\,
      Q => pre_pkt_data(53),
      R => SR(0)
    );
\pre_pkt_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[54]\,
      Q => pre_pkt_data(54),
      R => SR(0)
    );
\pre_pkt_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[55]\,
      Q => pre_pkt_data(55),
      R => SR(0)
    );
\pre_pkt_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[56]\,
      Q => pre_pkt_data(56),
      R => SR(0)
    );
\pre_pkt_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[57]\,
      Q => pre_pkt_data(57),
      R => SR(0)
    );
\pre_pkt_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[58]\,
      Q => pre_pkt_data(58),
      R => SR(0)
    );
\pre_pkt_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[59]\,
      Q => pre_pkt_data(59),
      R => SR(0)
    );
\pre_pkt_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[5]\,
      Q => pre_pkt_data(5),
      R => SR(0)
    );
\pre_pkt_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[60]\,
      Q => pre_pkt_data(60),
      R => SR(0)
    );
\pre_pkt_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[61]\,
      Q => pre_pkt_data(61),
      R => SR(0)
    );
\pre_pkt_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[62]\,
      Q => pre_pkt_data(62),
      R => SR(0)
    );
\pre_pkt_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[63]\,
      Q => pre_pkt_data(63),
      R => SR(0)
    );
\pre_pkt_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[6]\,
      Q => pre_pkt_data(6),
      R => SR(0)
    );
\pre_pkt_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \bdata1_reg_n_0_[7]\,
      Q => pre_pkt_data(7),
      R => SR(0)
    );
\pre_pkt_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(0),
      Q => pre_pkt_data(8),
      R => SR(0)
    );
\pre_pkt_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in(1),
      Q => pre_pkt_data(9),
      R => SR(0)
    );
pre_pkt_start_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \^pre_pkt_start_reg_0\,
      Q => pre_pkt_start,
      R => SR(0)
    );
pre_sof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_sof0,
      Q => pre_sof,
      R => SR(0)
    );
\qchk_daddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(0),
      Q => \qchk_daddr_order__0\(40),
      R => SR(0)
    );
\qchk_daddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(10),
      Q => \qchk_daddr_order__0\(34),
      R => SR(0)
    );
\qchk_daddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(11),
      Q => \qchk_daddr_order__0\(35),
      R => SR(0)
    );
\qchk_daddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(12),
      Q => \qchk_daddr_order__0\(36),
      R => SR(0)
    );
\qchk_daddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(13),
      Q => \qchk_daddr_order__0\(37),
      R => SR(0)
    );
\qchk_daddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(14),
      Q => \qchk_daddr_order__0\(38),
      R => SR(0)
    );
\qchk_daddr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(15),
      Q => \qchk_daddr_order__0\(39),
      R => SR(0)
    );
\qchk_daddr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(16),
      Q => \qchk_daddr_order__0\(24),
      R => SR(0)
    );
\qchk_daddr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(17),
      Q => \qchk_daddr_order__0\(25),
      R => SR(0)
    );
\qchk_daddr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(18),
      Q => \qchk_daddr_order__0\(26),
      R => SR(0)
    );
\qchk_daddr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(19),
      Q => \qchk_daddr_order__0\(27),
      R => SR(0)
    );
\qchk_daddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(1),
      Q => \qchk_daddr_order__0\(41),
      R => SR(0)
    );
\qchk_daddr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(20),
      Q => \qchk_daddr_order__0\(28),
      R => SR(0)
    );
\qchk_daddr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(21),
      Q => \qchk_daddr_order__0\(29),
      R => SR(0)
    );
\qchk_daddr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(22),
      Q => \qchk_daddr_order__0\(30),
      R => SR(0)
    );
\qchk_daddr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(23),
      Q => \qchk_daddr_order__0\(31),
      R => SR(0)
    );
\qchk_daddr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(24),
      Q => qchk_daddr_order(16),
      R => SR(0)
    );
\qchk_daddr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(25),
      Q => qchk_daddr_order(17),
      R => SR(0)
    );
\qchk_daddr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(26),
      Q => qchk_daddr_order(18),
      R => SR(0)
    );
\qchk_daddr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(27),
      Q => qchk_daddr_order(19),
      R => SR(0)
    );
\qchk_daddr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(28),
      Q => qchk_daddr_order(20),
      R => SR(0)
    );
\qchk_daddr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(29),
      Q => qchk_daddr_order(21),
      R => SR(0)
    );
\qchk_daddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(2),
      Q => \qchk_daddr_order__0\(42),
      R => SR(0)
    );
\qchk_daddr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(30),
      Q => qchk_daddr_order(22),
      R => SR(0)
    );
\qchk_daddr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(31),
      Q => \qchk_daddr_order__0\(23),
      R => SR(0)
    );
\qchk_daddr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(32),
      Q => qchk_daddr_order(8),
      R => SR(0)
    );
\qchk_daddr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(33),
      Q => qchk_daddr_order(9),
      R => SR(0)
    );
\qchk_daddr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(34),
      Q => qchk_daddr_order(10),
      R => SR(0)
    );
\qchk_daddr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(35),
      Q => qchk_daddr_order(11),
      R => SR(0)
    );
\qchk_daddr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(36),
      Q => qchk_daddr_order(12),
      R => SR(0)
    );
\qchk_daddr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(37),
      Q => qchk_daddr_order(13),
      R => SR(0)
    );
\qchk_daddr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(38),
      Q => qchk_daddr_order(14),
      R => SR(0)
    );
\qchk_daddr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(39),
      Q => qchk_daddr_order(15),
      R => SR(0)
    );
\qchk_daddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(3),
      Q => \qchk_daddr_order__0\(43),
      R => SR(0)
    );
\qchk_daddr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(40),
      Q => qchk_daddr_order(0),
      R => SR(0)
    );
\qchk_daddr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(41),
      Q => qchk_daddr_order(1),
      R => SR(0)
    );
\qchk_daddr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(42),
      Q => qchk_daddr_order(2),
      R => SR(0)
    );
\qchk_daddr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(43),
      Q => qchk_daddr_order(3),
      R => SR(0)
    );
\qchk_daddr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(44),
      Q => qchk_daddr_order(4),
      R => SR(0)
    );
\qchk_daddr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(45),
      Q => qchk_daddr_order(5),
      R => SR(0)
    );
\qchk_daddr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(46),
      Q => qchk_daddr_order(6),
      R => SR(0)
    );
\qchk_daddr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(47),
      Q => qchk_daddr_order(7),
      R => SR(0)
    );
\qchk_daddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(4),
      Q => \qchk_daddr_order__0\(44),
      R => SR(0)
    );
\qchk_daddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(5),
      Q => \qchk_daddr_order__0\(45),
      R => SR(0)
    );
\qchk_daddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(6),
      Q => \qchk_daddr_order__0\(46),
      R => SR(0)
    );
\qchk_daddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(7),
      Q => \qchk_daddr_order__0\(47),
      R => SR(0)
    );
\qchk_daddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(8),
      Q => \qchk_daddr_order__0\(32),
      R => SR(0)
    );
\qchk_daddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => D(9),
      Q => \qchk_daddr_order__0\(33),
      R => SR(0)
    );
rx_err0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => rx_err0_i_2_n_0,
      I1 => rx_err0_i_3_n_0,
      I2 => p_5_in51_in,
      I3 => p_1_in(1),
      I4 => p_1_in(0),
      I5 => rx_err0_i_4_n_0,
      O => rx_err00
    );
rx_err0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[24]\,
      I1 => \bdata1_reg_n_0_[25]\,
      I2 => p_4_in50_in,
      I3 => eof0_i_5_n_0,
      I4 => rx_err0_i_5_n_0,
      I5 => eof0_i_3_n_0,
      O => rx_err0_i_2_n_0
    );
rx_err0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      I2 => p_1_in(4),
      I3 => p_1_in(5),
      I4 => p_1_in(7),
      I5 => p_1_in(6),
      O => rx_err0_i_3_n_0
    );
rx_err0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => eof0_i_6_n_0,
      I1 => p_6_in53_in,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      O => rx_err0_i_4_n_0
    );
rx_err0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bdata1_reg_n_0_[0]\,
      I1 => \bdata1_reg_n_0_[1]\,
      I2 => \brxc1_reg_n_0_[0]\,
      O => rx_err0_i_5_n_0
    );
rx_err0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => rx_err00,
      Q => rx_err0,
      R => SR(0)
    );
rx_err1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => rx_err1_i_2_n_0,
      I1 => rx_err1_i_3_n_0,
      I2 => p_5_in43_in,
      I3 => \bdata1_reg_n_0_[49]\,
      I4 => \bdata1_reg_n_0_[48]\,
      I5 => rx_err1_i_4_n_0,
      O => rx_err10
    );
rx_err1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[56]\,
      I1 => \bdata1_reg_n_0_[57]\,
      I2 => p_4_in42_in,
      I3 => eof1_i_4_n_0,
      I4 => rx_err1_i_5_n_0,
      I5 => eof1_i_3_n_0,
      O => rx_err1_i_2_n_0
    );
rx_err1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[50]\,
      I1 => \bdata1_reg_n_0_[51]\,
      I2 => \bdata1_reg_n_0_[52]\,
      I3 => \bdata1_reg_n_0_[53]\,
      I4 => \bdata1_reg_n_0_[55]\,
      I5 => \bdata1_reg_n_0_[54]\,
      O => rx_err1_i_3_n_0
    );
rx_err1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rx_err1_i_6_n_0,
      I1 => p_6_in45_in,
      I2 => \bdata1_reg_n_0_[41]\,
      I3 => \bdata1_reg_n_0_[40]\,
      O => rx_err1_i_4_n_0
    );
rx_err1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bdata1_reg_n_0_[32]\,
      I1 => \bdata1_reg_n_0_[33]\,
      I2 => p_7_in48_in,
      O => rx_err1_i_5_n_0
    );
rx_err1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bdata1_reg_n_0_[42]\,
      I1 => \bdata1_reg_n_0_[43]\,
      I2 => \bdata1_reg_n_0_[44]\,
      I3 => \bdata1_reg_n_0_[45]\,
      I4 => \bdata1_reg_n_0_[47]\,
      I5 => \bdata1_reg_n_0_[46]\,
      O => rx_err1_i_6_n_0
    );
rx_err1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => rx_err10,
      Q => rx_err1,
      R => SR(0)
    );
sof_n_eof_dly1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^pre_pkt_start_reg_0\,
      I1 => has_sof,
      I2 => eof1,
      I3 => eof0,
      O => sof_n_eof
    );
sof_n_eof_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof_n_eof,
      Q => sof_n_eof_dly1,
      R => SR(0)
    );
sof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => pre_sof,
      Q => \^pre_pkt_start_reg_0\,
      R => SR(0)
    );
type_reject_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof_reg_0,
      Q => \^wr_nbyte_reg_0\,
      R => SR(0)
    );
wen1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wen1_i_2_n_0,
      I1 => has_pre_sof,
      I2 => err,
      I3 => eof_qwd,
      O => wen10
    );
wen1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_7_in48_in,
      I1 => p_6_in45_in,
      I2 => p_5_in43_in,
      I3 => p_4_in42_in,
      I4 => wen1_i_4_n_0,
      O => wen1_i_2_n_0
    );
wen1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => eof0_i_4_n_0,
      I1 => eof_qwd486_out,
      I2 => eof_qwd690_out,
      I3 => eof1_i_2_n_0,
      I4 => eof_qwd385_out,
      O => eof_qwd
    );
wen1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_6_in53_in,
      I1 => \brxc1_reg_n_0_[0]\,
      I2 => p_4_in50_in,
      I3 => p_5_in51_in,
      O => wen1_i_4_n_0
    );
wen1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => eof0_i_3_n_0,
      I1 => \brxc1_reg_n_0_[0]\,
      I2 => \bdata1_reg_n_0_[0]\,
      I3 => \bdata1_reg_n_0_[1]\,
      O => eof_qwd690_out
    );
wen1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => eof1_i_3_n_0,
      I1 => p_7_in48_in,
      I2 => \bdata1_reg_n_0_[32]\,
      I3 => \bdata1_reg_n_0_[33]\,
      O => eof_qwd385_out
    );
wen1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => wen10,
      Q => wen1,
      R => SR(0)
    );
wr_nbyte_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^wr_en\,
      I1 => my_mac_hit,
      I2 => \^wr_nbyte_reg_0\,
      I3 => wr_nbyte_i_2_n_0,
      O => wr_nbyte0
    );
wr_nbyte_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08080808080808"
    )
        port map (
      I0 => has_sof_dly1,
      I1 => eof_dly,
      I2 => sof_n_eof_dly1,
      I3 => eof,
      I4 => has_sof,
      I5 => \^pre_pkt_start_reg_0\,
      O => wr_nbyte_i_2_n_0
    );
wr_nbyte_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => wr_nbyte0,
      Q => \^wr_en\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray : entity is "GRAY";
end ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair80";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(2),
      I2 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair77";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => binval(2),
      I2 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => binval(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(6),
      I3 => \dest_graysync_ff[1]\(7),
      I4 => \dest_graysync_ff[1]\(5),
      I5 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(6),
      I4 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(6),
      I2 => \dest_graysync_ff[1]\(7),
      I3 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(6),
      O => binval(5)
    );
\dest_out_bin_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(7),
      O => binval(6)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\dest_out_bin_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(6),
      Q => dest_out_bin(6),
      R => '0'
    );
\dest_out_bin_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => dest_out_bin(7),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(7),
      Q => async_path(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair10";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair88";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair89";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair9";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      I3 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair3";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ : entity is "GRAY";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => binval(3)
    );
\dest_out_bin_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => binval(4)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\dest_out_bin_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => dest_out_bin(5),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single : entity is "SINGLE";
end ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ : entity is "SINGLE";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst : entity is "SYNC_RST";
end ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ : entity is "SYNC_RST";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => \gc0.count_d1_reg[7]\(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => Q(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => din(31 downto 0),
      DINBDIN(31 downto 0) => din(63 downto 32),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => dout(31 downto 0),
      DOUTBDOUT(31 downto 0) => dout(63 downto 32),
      DOUTPADOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\,
      DOUTPADOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\,
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\,
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_b,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DINADIN(15 downto 12) => B"0000",
      DINADIN(11 downto 8) => din(7 downto 4),
      DINADIN(7 downto 4) => B"0000",
      DINADIN(3 downto 0) => din(3 downto 0),
      DINBDIN(15 downto 12) => B"0000",
      DINBDIN(11 downto 8) => din(15 downto 12),
      DINBDIN(7 downto 4) => B"0000",
      DINBDIN(3 downto 0) => din(11 downto 8),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOUTADOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOUTADOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      DOUTADOUT(11 downto 8) => dout(7 downto 4),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\,
      DOUTADOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\,
      DOUTADOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\,
      DOUTADOUT(3 downto 0) => dout(3 downto 0),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\,
      DOUTBDOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\,
      DOUTBDOUT(11 downto 8) => dout(15 downto 12),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\,
      DOUTBDOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\,
      DOUTBDOUT(3 downto 0) => dout(11 downto 8),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_b,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0_81\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0_81\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0_81\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0_81\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DINADIN(15 downto 12) => B"0000",
      DINADIN(11 downto 8) => din(7 downto 4),
      DINADIN(7 downto 4) => B"0000",
      DINADIN(3 downto 0) => din(3 downto 0),
      DINBDIN(15 downto 12) => B"0000",
      DINBDIN(11 downto 8) => din(15 downto 12),
      DINBDIN(7 downto 4) => B"0000",
      DINBDIN(3 downto 0) => din(11 downto 8),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOUTADOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOUTADOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      DOUTADOUT(11 downto 8) => dout(7 downto 4),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\,
      DOUTADOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\,
      DOUTADOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\,
      DOUTADOUT(3 downto 0) => dout(3 downto 0),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\,
      DOUTBDOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\,
      DOUTBDOUT(11 downto 8) => dout(15 downto 12),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\,
      DOUTBDOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\,
      DOUTBDOUT(3 downto 0) => dout(11 downto 8),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_b,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal ENB_I : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => Q(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DINADIN(15 downto 0) => din(15 downto 0),
      DINBDIN(15 downto 0) => din(31 downto 16),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => dout(15 downto 0),
      DOUTBDOUT(15 downto 0) => dout(31 downto 16),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => ram_rstram_b,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => SS(0),
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg,
      O => ENB_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENA_dly_D,
      I1 => \out\,
      I2 => wr_en,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => din(5 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\,
      DOUTBDOUT(5 downto 0) => dout(5 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => Q(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => din(31 downto 0),
      DINBDIN(31 downto 0) => din(63 downto 32),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => dout(31 downto 0),
      DOUTBDOUT(31 downto 0) => dout(63 downto 32),
      DOUTPADOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\,
      DOUTPADOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\,
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\,
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => Q(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DINADIN(15 downto 0) => din(15 downto 0),
      DINBDIN(15 downto 0) => din(31 downto 16),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => dout(15 downto 0),
      DOUTBDOUT(15 downto 0) => dout(31 downto 16),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14_64\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14_64\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14_64\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14_64\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => Q(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DINADIN(15 downto 0) => din(15 downto 0),
      DINBDIN(15 downto 0) => din(31 downto 16),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => dout(15 downto 0),
      DOUTBDOUT(15 downto 0) => dout(31 downto 16),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 6) => \gc0.count_d1_reg[7]\(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 6) => Q(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => din(31 downto 0),
      DINBDIN(31 downto 0) => din(63 downto 32),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => dout(31 downto 0),
      DOUTBDOUT(31 downto 0) => dout(63 downto 32),
      DOUTPADOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\,
      DOUTPADOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\,
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\,
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => x_we_reg(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => x_we_reg(0),
      WEBWE(6) => x_we_reg(0),
      WEBWE(5) => x_we_reg(0),
      WEBWE(4) => x_we_reg(0),
      WEBWE(3) => x_we_reg(0),
      WEBWE(2) => x_we_reg(0),
      WEBWE(1) => x_we_reg(0),
      WEBWE(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_36\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_44\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_52\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_53\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_60\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_61\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => \gc0.count_d1_reg[7]\(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => Q(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DINADIN(15 downto 10) => B"000000",
      DINADIN(9 downto 8) => din(3 downto 2),
      DINADIN(7 downto 2) => B"000000",
      DINADIN(1 downto 0) => din(1 downto 0),
      DINBDIN(15 downto 10) => B"000000",
      DINBDIN(9 downto 8) => din(7 downto 6),
      DINBDIN(7 downto 2) => B"000000",
      DINBDIN(1 downto 0) => din(5 downto 4),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOUTADOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOUTADOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      DOUTADOUT(11) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_36\,
      DOUTADOUT(10) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_37\,
      DOUTADOUT(9 downto 8) => dout(3 downto 2),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\,
      DOUTADOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\,
      DOUTADOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\,
      DOUTADOUT(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_44\,
      DOUTADOUT(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_45\,
      DOUTADOUT(1 downto 0) => dout(1 downto 0),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\,
      DOUTBDOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\,
      DOUTBDOUT(11) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_52\,
      DOUTBDOUT(10) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_53\,
      DOUTBDOUT(9 downto 8) => dout(7 downto 6),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\,
      DOUTBDOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\,
      DOUTBDOUT(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_60\,
      DOUTBDOUT(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_61\,
      DOUTBDOUT(1 downto 0) => dout(5 downto 4),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => x_we_reg(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => x_we_reg(0),
      WEBWE(2) => x_we_reg(0),
      WEBWE(1) => x_we_reg(0),
      WEBWE(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => \gc0.count_d1_reg[7]\(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 5) => Q(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DINADIN(15 downto 12) => B"0000",
      DINADIN(11 downto 8) => din(7 downto 4),
      DINADIN(7 downto 4) => B"0000",
      DINADIN(3 downto 0) => din(3 downto 0),
      DINBDIN(15 downto 12) => B"0000",
      DINBDIN(11 downto 8) => din(15 downto 12),
      DINBDIN(7 downto 4) => B"0000",
      DINBDIN(3 downto 0) => din(11 downto 8),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOUTADOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOUTADOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      DOUTADOUT(11 downto 8) => dout(7 downto 4),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_40\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_41\,
      DOUTADOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_42\,
      DOUTADOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_43\,
      DOUTADOUT(3 downto 0) => dout(3 downto 0),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_48\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_49\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_50\,
      DOUTBDOUT(12) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_51\,
      DOUTBDOUT(11 downto 8) => dout(15 downto 12),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_56\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_57\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_58\,
      DOUTBDOUT(4) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_59\,
      DOUTBDOUT(3 downto 0) => dout(11 downto 8),
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_68\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_69\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_70\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_71\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => x_bcnt_we_reg(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SS(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => x_bcnt_we_reg(0),
      WEBWE(2) => x_bcnt_we_reg(0),
      WEBWE(1) => x_bcnt_we_reg(0),
      WEBWE(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => \gc0.count_d1_reg[9]\(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => din(34 downto 27),
      DINADIN(23 downto 16) => din(25 downto 18),
      DINADIN(15 downto 8) => din(16 downto 9),
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3) => din(35),
      DINPADINP(2) => din(26),
      DINPADINP(1) => din(17),
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 24) => dout(34 downto 27),
      DOUTBDOUT(23 downto 16) => dout(25 downto 18),
      DOUTBDOUT(15 downto 8) => dout(16 downto 9),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3) => dout(35),
      DOUTPBDOUTP(2) => dout(26),
      DOUTPBDOUTP(1) => dout(17),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_100\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_108\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_116\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 5) => \gc0.count_d1_reg[9]\(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31) => '0',
      DINADIN(30 downto 24) => din(27 downto 21),
      DINADIN(23) => '0',
      DINADIN(22 downto 16) => din(20 downto 14),
      DINADIN(15) => '0',
      DINADIN(14 downto 8) => din(13 downto 7),
      DINADIN(7) => '0',
      DINADIN(6 downto 0) => din(6 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_100\,
      DOUTBDOUT(30 downto 24) => dout(27 downto 21),
      DOUTBDOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_108\,
      DOUTBDOUT(22 downto 16) => dout(20 downto 14),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_116\,
      DOUTBDOUT(14 downto 8) => dout(13 downto 7),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6 downto 0) => dout(6 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => E(0),
      WEA(2) => E(0),
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DINADIN(15 downto 4) => B"000000000000",
      DINADIN(3 downto 0) => din(3 downto 0),
      DINBDIN(15 downto 0) => B"0000000000000000",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 4) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTBDOUT_UNCONNECTED\(15 downto 4),
      DOUTBDOUT(3 downto 0) => dout(3 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => '0',
      WEA(0) => E(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => E(0),
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SS(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => E(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\ : label is "soft_lutpair523";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^wr_rst_reg_reg_0\,
      I1 => srst,
      I2 => rd_en,
      I3 => \out\,
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_13 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_13 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_13;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_13 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\ : label is "soft_lutpair502";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^wr_rst_reg_reg_0\,
      I1 => srst,
      I2 => rd_en,
      I3 => \out\,
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_21 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_21 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_21;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_21 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_26 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_26 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_26;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_26 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_3 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_3 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_3;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_3 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\ : label is "soft_lutpair515";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^wr_rst_reg_reg_0\,
      I1 => srst,
      I2 => rd_en,
      I3 => \out\,
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_33 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_33 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_33;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_33 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_45 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_45 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_45;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_45 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_50 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_50 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_50;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_50 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_58 is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_58 : entity is "bram_fifo_rstlogic";
end ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_58;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_58 is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => SS(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC;
    txfifo_rd_en_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => v1_reg(4 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \out\,
      I1 => txfifo_rd_en_reg(0),
      I2 => comp0,
      I3 => comp1,
      I4 => wr_en,
      I5 => SS(0),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_22\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_22\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_22\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_22\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => v1_reg_0(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_23\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_23\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_23\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_23\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gc0.count_d1_reg[8]\,
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEFAEEEAEEEAEEE"
    )
        port map (
      I0 => SR(0),
      I1 => \out\,
      I2 => E(0),
      I3 => comp0,
      I4 => comp1,
      I5 => rd_en,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_24\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_24\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_24\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_24\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => v1_reg(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_27\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_27\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_27\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_27\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_0(5 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => srst,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => wr_rst_reg_reg,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF80808888"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => ram_empty_fb_i_reg,
      I3 => comp0,
      I4 => rd_en,
      I5 => \out\,
      O => ram_full_fb_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_28\ is
  port (
    comp0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_28\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_28\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_28\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc0.count_d1_reg[11]\,
      S(4) => \gcc0.gc0.count_d1_reg[9]\,
      S(3) => \gcc0.gc0.count_d1_reg[7]\,
      S(2) => \gcc0.gc0.count_d1_reg[5]\,
      S(1) => \gcc0.gc0.count_d1_reg[3]\,
      S(0) => \gcc0.gc0.count_d1_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_29\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_29\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_29\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_29\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => srst,
      I1 => ram_empty_fb_i_i_2_n_0,
      I2 => wr_rst_reg_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => rd_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => \out\,
      O => ram_empty_fb_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_36\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_36\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_36\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_36\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_37\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_37\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_37\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_37\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_0(5 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => srst,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => wr_rst_reg_reg,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFF80808888"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => ram_empty_fb_i_reg,
      I3 => comp0,
      I4 => rd_en,
      I5 => \out\,
      O => ram_full_fb_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_41\ is
  port (
    comp0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_41\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_41\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_41\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc0.count_d1_reg[11]\,
      S(4) => \gcc0.gc0.count_d1_reg[9]\,
      S(3) => \gcc0.gc0.count_d1_reg[7]\,
      S(2) => \gcc0.gc0.count_d1_reg[5]\,
      S(1) => \gcc0.gc0.count_d1_reg[3]\,
      S(0) => \gcc0.gc0.count_d1_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_42\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_42\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_42\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_42\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => srst,
      I1 => ram_empty_fb_i_i_2_n_0,
      I2 => wr_rst_reg_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => rd_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_full_fb_i_reg,
      I4 => wr_en,
      I5 => \out\,
      O => ram_empty_fb_i_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cs_fifo_rd_en_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3 downto 0) => v1_reg(3 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \out\,
      I1 => cs_fifo_rd_en_reg(0),
      I2 => comp0,
      I3 => comp1,
      I4 => wr_en,
      I5 => SS(0),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_46\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_46\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_46\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_46\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_reg[8]\,
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_47\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_47\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_47\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_47\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFEFAEEEAEEEAEEE"
    )
        port map (
      I0 => SR(0),
      I1 => \out\,
      I2 => E(0),
      I3 => comp0,
      I4 => comp1,
      I5 => rd_en,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_48\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_48\ : entity is "compare";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_48\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_48\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gcc0.gc0.count_d1_reg[8]\,
      S(3 downto 0) => v1_reg(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_fb_i_i_10_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_11_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_9_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_10 : label is "soft_lutpair518";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => \^q\(0),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(1),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => plusOp(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => \gc0.count[7]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(0),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => \^q\(2),
      R => SR(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFAAAAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => ram_empty_fb_i_i_2_n_0,
      I2 => ram_full_fb_i_reg,
      I3 => \gcc0.gc0.count_d1_reg[4]\,
      I4 => ram_empty_fb_i_i_5_n_0,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[7]\(3),
      I2 => rd_pntr_plus1(0),
      I3 => \gcc0.gc0.count_d1_reg[7]\(0),
      O => ram_empty_fb_i_i_10_n_0
    );
ram_empty_fb_i_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gcc0.gc0.count_d1_reg[7]\(5),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[7]\(2),
      O => ram_empty_fb_i_i_11_n_0
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => ram_empty_fb_i_i_7_n_0,
      I2 => ram_empty_fb_i_i_8_n_0,
      I3 => ram_empty_fb_i_i_9_n_0,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080000"
    )
        port map (
      I0 => ram_empty_fb_i_i_10_n_0,
      I1 => ram_empty_fb_i_i_11_n_0,
      I2 => \gcc0.gc0.count_d1_reg[7]\(1),
      I3 => rd_pntr_plus1(1),
      I4 => rd_en,
      O => ram_empty_fb_i_i_5_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[7]\(3),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[7]\(1),
      O => ram_empty_fb_i_i_7_n_0
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[7]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[7]\(7),
      O => ram_empty_fb_i_i_8_n_0
    );
ram_empty_fb_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[7]\(5),
      O => ram_empty_fb_i_i_9_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF800000AA80"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => \gcc0.gc0.count_reg[4]\,
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => SR(0),
      I5 => ram_empty_fb_i_i_2_n_0,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080000"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => ram_full_fb_i_i_6_n_0,
      I2 => \gcc0.gc0.count_reg[5]\(1),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I4 => wr_en,
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \gcc0.gc0.count_reg[5]\(3),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      O => ram_full_fb_i_i_5_n_0
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I1 => \gcc0.gc0.count_reg[5]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I3 => \gcc0.gc0.count_reg[5]\(2),
      O => ram_full_fb_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_18 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_18 : entity is "rd_bin_cntr";
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_18;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_18 is
  signal \^device_8series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_fb_i_i_10_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_11_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_9_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_10 : label is "soft_lutpair497";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => \^q\(0),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(1),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => plusOp(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => \gc0.count[7]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(0),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => \^q\(2),
      R => SR(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFAAAAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => ram_empty_fb_i_i_2_n_0,
      I2 => ram_full_fb_i_reg,
      I3 => \gcc0.gc0.count_d1_reg[4]\,
      I4 => ram_empty_fb_i_i_5_n_0,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[7]\(3),
      I2 => rd_pntr_plus1(0),
      I3 => \gcc0.gc0.count_d1_reg[7]\(0),
      O => ram_empty_fb_i_i_10_n_0
    );
ram_empty_fb_i_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gcc0.gc0.count_d1_reg[7]\(5),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[7]\(2),
      O => ram_empty_fb_i_i_11_n_0
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => ram_empty_fb_i_i_7_n_0,
      I2 => ram_empty_fb_i_i_8_n_0,
      I3 => ram_empty_fb_i_i_9_n_0,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080000"
    )
        port map (
      I0 => ram_empty_fb_i_i_10_n_0,
      I1 => ram_empty_fb_i_i_11_n_0,
      I2 => \gcc0.gc0.count_d1_reg[7]\(1),
      I3 => rd_pntr_plus1(1),
      I4 => rd_en,
      O => ram_empty_fb_i_i_5_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[7]\(3),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[7]\(1),
      O => ram_empty_fb_i_i_7_n_0
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[7]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[7]\(7),
      O => ram_empty_fb_i_i_8_n_0
    );
ram_empty_fb_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[7]\(5),
      O => ram_empty_fb_i_i_9_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF800000AA80"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => \gcc0.gc0.count_reg[4]\,
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => SR(0),
      I5 => ram_empty_fb_i_i_2_n_0,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080000"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => ram_full_fb_i_i_6_n_0,
      I2 => \gcc0.gc0.count_reg[5]\(1),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I4 => wr_en,
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I1 => \gcc0.gc0.count_reg[5]\(3),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      O => ram_full_fb_i_i_5_n_0
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I1 => \gcc0.gc0.count_reg[5]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I3 => \gcc0.gc0.count_reg[5]\(2),
      O => ram_full_fb_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_72 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_72 : entity is "rd_bin_cntr";
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_72;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_72 is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_i_i_8_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_empty_i_i_4 : label is "soft_lutpair81";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => \^q\(0),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => \^q\(1),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(2),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count[7]_i_2_n_0\,
      I2 => \^q\(3),
      O => \plusOp__0\(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => \^q\(1),
      O => \gc0.count[7]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => SS(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => SS(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => SS(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => SS(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => SS(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => SS(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => SS(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => SS(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => rd_pntr_plus1(0),
      S => SS(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => rd_pntr_plus1(1),
      R => SS(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => rd_pntr_plus1(2),
      R => SS(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3),
      R => SS(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(0),
      R => SS(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(1),
      R => SS(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(2),
      R => SS(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(3),
      R => SS(0)
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => WR_PNTR_RD(4),
      O => S(0)
    );
ram_empty_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => WR_PNTR_RD(1),
      I1 => rd_pntr_plus1(1),
      I2 => WR_PNTR_RD(0),
      I3 => rd_pntr_plus1(0),
      I4 => ram_empty_i_i_8_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_8 is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_8 : entity is "rd_bin_cntr";
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_8;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_8 is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_fb_i_i_10_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_11_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_9_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_6_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_10 : label is "soft_lutpair510";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => \^q\(0),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(2),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(1),
      I4 => rd_pntr_plus1(3),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(1),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => rd_pntr_plus1(5),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => plusOp(7)
    );
\gc0.count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      O => \gc0.count[7]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(0),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => \^q\(2),
      R => SR(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFAAAAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => ram_empty_fb_i_i_2_n_0,
      I2 => ram_full_fb_i_reg,
      I3 => \gcc0.gc0.count_d1_reg[4]\,
      I4 => ram_empty_fb_i_i_5_n_0,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => \gcc0.gc0.count_d1_reg[7]\(3),
      I2 => rd_pntr_plus1(0),
      I3 => \gcc0.gc0.count_d1_reg[7]\(0),
      O => ram_empty_fb_i_i_10_n_0
    );
ram_empty_fb_i_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \gcc0.gc0.count_d1_reg[7]\(5),
      I2 => rd_pntr_plus1(2),
      I3 => \gcc0.gc0.count_d1_reg[7]\(2),
      O => ram_empty_fb_i_i_11_n_0
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => ram_empty_fb_i_i_7_n_0,
      I2 => ram_empty_fb_i_i_8_n_0,
      I3 => ram_empty_fb_i_i_9_n_0,
      O => ram_empty_fb_i_i_2_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080000"
    )
        port map (
      I0 => ram_empty_fb_i_i_10_n_0,
      I1 => ram_empty_fb_i_i_11_n_0,
      I2 => \gcc0.gc0.count_d1_reg[7]\(1),
      I3 => rd_pntr_plus1(1),
      I4 => rd_en,
      O => ram_empty_fb_i_i_5_n_0
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[7]\(3),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[7]\(1),
      O => ram_empty_fb_i_i_7_n_0
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[7]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[7]\(7),
      O => ram_empty_fb_i_i_8_n_0
    );
ram_empty_fb_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[7]\(5),
      O => ram_empty_fb_i_i_9_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF800000AA80"
    )
        port map (
      I0 => ram_empty_fb_i_reg_0,
      I1 => \gcc0.gc0.count_reg[4]\,
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => SR(0),
      I5 => ram_empty_fb_i_i_2_n_0,
      O => ram_full_i_reg
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80080000"
    )
        port map (
      I0 => ram_full_fb_i_i_5_n_0,
      I1 => ram_full_fb_i_i_6_n_0,
      I2 => \gcc0.gc0.count_reg[5]\(1),
      I3 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I4 => wr_en,
      O => ram_full_fb_i_i_4_n_0
    );
ram_full_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I1 => \gcc0.gc0.count_reg[5]\(3),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      O => ram_full_fb_i_i_5_n_0
    );
ram_full_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I1 => \gcc0.gc0.count_reg[5]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I3 => \gcc0.gc0.count_reg[5]\(2),
      O => ram_full_fb_i_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0\ is
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair165";
begin
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C030401000000000"
    )
        port map (
      I0 => wr_en,
      I1 => rd_pntr_plus1(3),
      I2 => ram_empty_fb_i_i_5_n_0,
      I3 => Q(3),
      I4 => ram_full_fb_i_reg,
      I5 => rd_en,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(1),
      I5 => Q(2),
      O => ram_empty_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_69\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_69\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_69\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_69\ is
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair161";
begin
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C030401000000000"
    )
        port map (
      I0 => wr_en,
      I1 => rd_pntr_plus1(3),
      I2 => ram_empty_fb_i_i_5_n_0,
      I3 => Q(3),
      I4 => ram_full_fb_i_reg,
      I5 => rd_en,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020080240100401"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(1),
      I5 => Q(2),
      O => ram_empty_fb_i_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_71\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \dest_out_bin_ff_reg[2]\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_71\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_71\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_71\ is
  signal \^device_8series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair90";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SS(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SS(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SS(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SS(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => SS(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => SS(0),
      I1 => ram_empty_i_i_2_n_0,
      I2 => ram_empty_i_i_3_n_0,
      I3 => ram_empty_fb_i_reg,
      I4 => \dest_out_bin_ff_reg[2]\,
      O => ram_empty_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_85\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \dest_out_bin_ff_reg[2]\ : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_85\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_85\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_85\ is
  signal \^device_8series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair11";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SS(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SS(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SS(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SS(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => SS(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => SS(0),
      I1 => ram_empty_i_i_2_n_0,
      I2 => ram_empty_i_i_3_n_0,
      I3 => ram_empty_fb_i_reg,
      I4 => \dest_out_bin_ff_reg[2]\,
      O => ram_empty_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => WR_PNTR_RD(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => WR_PNTR_RD(1),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized1\ is
  port (
    comp1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized1\ is
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_i_i_7_n_0 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair4";
begin
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => Q(0),
      R => SS(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => Q(1),
      R => SS(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => Q(2),
      R => SS(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => Q(3),
      R => SS(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => Q(4),
      R => SS(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => Q(5),
      R => SS(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => rd_pntr_plus1(0),
      S => SS(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => rd_pntr_plus1(1),
      R => SS(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => rd_pntr_plus1(2),
      R => SS(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => rd_pntr_plus1(3),
      R => SS(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4),
      R => SS(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5),
      R => SS(0)
    );
ram_empty_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => WR_PNTR_RD(1),
      I1 => rd_pntr_plus1(1),
      I2 => WR_PNTR_RD(0),
      I3 => rd_pntr_plus1(0),
      I4 => ram_empty_i_i_6_n_0,
      I5 => ram_empty_i_i_7_n_0,
      O => comp1
    );
ram_empty_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => WR_PNTR_RD(4),
      I2 => rd_pntr_plus1(5),
      I3 => WR_PNTR_RD(5),
      O => ram_empty_i_i_6_n_0
    );
ram_empty_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => WR_PNTR_RD(2),
      I2 => rd_pntr_plus1(3),
      I3 => WR_PNTR_RD(3),
      O => ram_empty_i_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized2\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized2\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \gc0.count[9]_i_1\ : label is "soft_lutpair369";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[9]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => rd_pntr_plus1(8),
      O => plusOp(8)
    );
\gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => \gc0.count[9]_i_2_n_0\,
      I2 => rd_pntr_plus1(6),
      I3 => rd_pntr_plus1(8),
      I4 => rd_pntr_plus1(9),
      O => plusOp(9)
    );
\gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[9]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \^q\(9),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8),
      R => SR(0)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(9),
      Q => rd_pntr_plus1(9),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_d1_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_d1_reg[9]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gcc0.gc0.count_d1_reg[9]\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gcc0.gc0.count_d1_reg[9]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[9]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_d1_reg[9]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_d1_reg[9]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_d1_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc0.count_d1_reg[9]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gcc0.gc0.count_d1_reg[9]\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gcc0.gc0.count_d1_reg[9]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc0.count_reg[9]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_d1_reg[9]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc0.count_d1_reg[9]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc0.count_d1_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc0.count_d1_reg[9]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gcc0.gc0.count_d1_reg[9]\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gcc0.gc0.count_d1_reg[9]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc0.count_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc0.count_reg[9]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc0.count_d1_reg[9]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc0.count_d1_reg[9]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count_d1_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc0.count_d1_reg[9]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gcc0.gc0.count_d1_reg[9]\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gcc0.gc0.count_d1_reg[9]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc0.count_reg[9]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count_d1_reg[9]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc0.count_d1_reg[9]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[9]\(8),
      I2 => \^q\(9),
      I3 => \gcc0.gc0.count_d1_reg[9]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[9]\(8),
      I2 => rd_pntr_plus1(9),
      I3 => \gcc0.gc0.count_d1_reg[9]\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_reg[9]\(8),
      I2 => \^q\(9),
      I3 => \gcc0.gc0.count_reg[9]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[9]\(8),
      I2 => \^q\(9),
      I3 => \gcc0.gc0.count_d1_reg[9]\(9),
      O => ram_empty_i_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3\ is
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => SR(0)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => SR(0)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(10),
      Q => rd_pntr_plus1(10),
      R => SR(0)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(11),
      Q => rd_pntr_plus1(11),
      R => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8),
      R => SR(0)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(9),
      Q => rd_pntr_plus1(9),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[11]\(0),
      I3 => \gcc0.gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(2),
      I2 => \gcc0.gc0.count_d1_reg[11]\(2),
      I3 => \gcc0.gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(4),
      I2 => \gcc0.gc0.count_d1_reg[11]\(4),
      I3 => \gcc0.gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => rd_pntr_plus1(6),
      I2 => \gcc0.gc0.count_d1_reg[11]\(6),
      I3 => \gcc0.gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(9),
      I1 => rd_pntr_plus1(8),
      I2 => \gcc0.gc0.count_d1_reg[11]\(8),
      I3 => \gcc0.gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(11),
      I1 => rd_pntr_plus1(10),
      I2 => \gcc0.gc0.count_d1_reg[11]\(10),
      I3 => \gcc0.gc0.count_d1_reg[11]\(11),
      O => v1_reg(5)
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => rd_pntr_plus1(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => plusOp(8 downto 1),
      S(7 downto 0) => rd_pntr_plus1(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => plusOp(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => rd_pntr_plus1(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3_40\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3_40\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3_40\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3_40\ is
  signal plusOp : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(10),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => SR(0)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(11),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => SR(0)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(10),
      Q => rd_pntr_plus1(10),
      R => SR(0)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(11),
      Q => rd_pntr_plus1(11),
      R => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8),
      R => SR(0)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(9),
      Q => rd_pntr_plus1(9),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[11]\(0),
      I3 => \gcc0.gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(2),
      I2 => \gcc0.gc0.count_d1_reg[11]\(2),
      I3 => \gcc0.gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(4),
      I2 => \gcc0.gc0.count_d1_reg[11]\(4),
      I3 => \gcc0.gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(7),
      I1 => rd_pntr_plus1(6),
      I2 => \gcc0.gc0.count_d1_reg[11]\(6),
      I3 => \gcc0.gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(9),
      I1 => rd_pntr_plus1(8),
      I2 => \gcc0.gc0.count_d1_reg[11]\(8),
      I3 => \gcc0.gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => rd_pntr_plus1(11),
      I1 => rd_pntr_plus1(10),
      I2 => \gcc0.gc0.count_d1_reg[11]\(10),
      I3 => \gcc0.gc0.count_d1_reg[11]\(11),
      O => v1_reg(5)
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => rd_pntr_plus1(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => plusOp(8 downto 1),
      S(7 downto 0) => rd_pntr_plus1(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => plusOp(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => rd_pntr_plus1(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized4\ is
  port (
    \gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized4\ : entity is "rd_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair349";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_d1_reg[8]_0\(0) <= \^gc0.count_d1_reg[8]_0\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^gc0.count_d1_reg[8]_0\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => SR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_d1_reg[8]_0\(0),
      Q => \^q\(8),
      R => SR(0)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => SR(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => SR(0)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => SR(0)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => SR(0)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => SR(0)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => SR(0)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => SR(0)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => SR(0)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^gc0.count_d1_reg[8]_0\(0),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_d1_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_d1_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gcc0.gc0.count_d1_reg[7]\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gcc0.gc0.count_d1_reg[7]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[7]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_d1_reg[7]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_d1_reg[7]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_d1_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc0.count_d1_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gcc0.gc0.count_d1_reg[7]\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gcc0.gc0.count_d1_reg[7]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc0.count_reg[7]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_d1_reg[7]\(2),
      I2 => \^q\(3),
      I3 => \gcc0.gc0.count_d1_reg[7]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc0.count_d1_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc0.count_d1_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gcc0.gc0.count_d1_reg[7]\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gcc0.gc0.count_d1_reg[7]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc0.count_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc0.count_reg[7]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gcc0.gc0.count_d1_reg[7]\(4),
      I2 => \^q\(5),
      I3 => \gcc0.gc0.count_d1_reg[7]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count_d1_reg[7]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc0.count_d1_reg[7]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gcc0.gc0.count_d1_reg[7]\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gcc0.gc0.count_d1_reg[7]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count_reg[7]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc0.count_reg[7]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count_d1_reg[7]\(6),
      I2 => \^q\(7),
      I3 => \gcc0.gc0.count_d1_reg[7]\(7),
      O => ram_empty_i_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as is
  signal minusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
begin
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_minusOp_carry_CO_UNCONNECTED(7),
      CO(6) => minusOp_carry_n_1,
      CO(5) => minusOp_carry_n_2,
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7) => '0',
      DI(6 downto 0) => WR_PNTR_RD(6 downto 0),
      O(7 downto 0) => minusOp(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(0),
      Q => rd_data_count(0),
      R => SS(0)
    );
\rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(1),
      Q => rd_data_count(1),
      R => SS(0)
    );
\rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(2),
      Q => rd_data_count(2),
      R => SS(0)
    );
\rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(3),
      Q => rd_data_count(3),
      R => SS(0)
    );
\rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(4),
      Q => rd_data_count(4),
      R => SS(0)
    );
\rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(5),
      Q => rd_data_count(5),
      R => SS(0)
    );
\rd_dc_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(6),
      Q => rd_data_count(6),
      R => SS(0)
    );
\rd_dc_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(7),
      Q => rd_data_count(7),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as__parameterized0\ is
  port (
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as__parameterized0\ : entity is "rd_dc_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as__parameterized0\ is
  signal minusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
begin
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_minusOp_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => WR_PNTR_RD(4 downto 0),
      O(7 downto 6) => NLW_minusOp_carry_O_UNCONNECTED(7 downto 6),
      O(5 downto 0) => minusOp(5 downto 0),
      S(7 downto 6) => B"00",
      S(5 downto 0) => S(5 downto 0)
    );
\rd_dc_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(0),
      Q => rd_data_count(0),
      R => SS(0)
    );
\rd_dc_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(1),
      Q => rd_data_count(1),
      R => SS(0)
    );
\rd_dc_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(2),
      Q => rd_data_count(2),
      R => SS(0)
    );
\rd_dc_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(3),
      Q => rd_data_count(3),
      R => SS(0)
    );
\rd_dc_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(4),
      Q => rd_data_count(4),
      R => SS(0)
    );
\rd_dc_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => minusOp(5),
      Q => rd_data_count(5),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => WR_PNTR_RD(0),
      O => ram_empty_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0_84\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0_84\ : entity is "rd_status_flags_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0_84\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0_84\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => WR_PNTR_RD(0),
      O => ram_empty_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized1\ : entity is "rd_status_flags_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized1\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_empty_fb_i,
      S => SS(0)
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_empty_i,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => srst,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => wr_rst_reg_reg,
      O => tmp_ram_rd_en
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => E(0)
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => \gc0.count_d1_reg[3]\(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => srst,
      I1 => \gcc0.gc0.count_d1_reg[3]\,
      I2 => ram_empty_fb_i,
      I3 => \gc0.count_reg[3]\,
      I4 => wr_rst_reg_reg,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2_68\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2_68\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2_68\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2_68\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => srst,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => wr_rst_reg_reg,
      O => tmp_ram_rd_en
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => E(0)
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => \gc0.count_d1_reg[3]\(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => srst,
      I1 => \gcc0.gc0.count_d1_reg[3]\,
      I2 => ram_empty_fb_i,
      I3 => \gc0.count_reg[3]\,
      I4 => wr_rst_reg_reg,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => DI(0)
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_17\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_17\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_17\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_17\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => DI(0)
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_7\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_7\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_7\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\count[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => DI(0)
    );
\gc0.count_d1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[8]_i_10_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_7_n_0\ : STD_LOGIC;
  signal \count[8]_i_8_n_0\ : STD_LOGIC;
  signal \count[8]_i_9_n_0\ : STD_LOGIC;
  signal \count[9]_i_3_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \count_reg[9]_i_2_n_15\ : STD_LOGIC;
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_count_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[9]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out\,
      I2 => rd_en,
      O => \count[8]_i_10_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_6_n_0\
    );
\count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[8]_i_7_n_0\
    );
\count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[8]_i_8_n_0\
    );
\count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[8]_i_9_n_0\
    );
\count[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count[9]_i_3_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_1_n_8\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \count_reg[8]_i_1_n_0\,
      CO(6) => \count_reg[8]_i_1_n_1\,
      CO(5) => \count_reg[8]_i_1_n_2\,
      CO(4) => \count_reg[8]_i_1_n_3\,
      CO(3) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_1_n_5\,
      CO(1) => \count_reg[8]_i_1_n_6\,
      CO(0) => \count_reg[8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \count[8]_i_2_n_0\,
      O(7) => \count_reg[8]_i_1_n_8\,
      O(6) => \count_reg[8]_i_1_n_9\,
      O(5) => \count_reg[8]_i_1_n_10\,
      O(4) => \count_reg[8]_i_1_n_11\,
      O(3) => \count_reg[8]_i_1_n_12\,
      O(2) => \count_reg[8]_i_1_n_13\,
      O(1) => \count_reg[8]_i_1_n_14\,
      O(0) => \count_reg[8]_i_1_n_15\,
      S(7) => \count[8]_i_3_n_0\,
      S(6) => \count[8]_i_4_n_0\,
      S(5) => \count[8]_i_5_n_0\,
      S(4) => \count[8]_i_6_n_0\,
      S(3) => \count[8]_i_7_n_0\,
      S(2) => \count[8]_i_8_n_0\,
      S(1) => \count[8]_i_9_n_0\,
      S(0) => \count[8]_i_10_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[9]_i_2_n_15\,
      Q => \^q\(9),
      R => SR(0)
    );
\count_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_count_reg[9]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_count_reg[9]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \count_reg[9]_i_2_n_15\,
      S(7 downto 1) => B"0000000",
      S(0) => \count[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_10_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_7_n_0\ : STD_LOGIC;
  signal \count[8]_i_8_n_0\ : STD_LOGIC;
  signal \count[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_count_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_count_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count[11]_i_5_n_0\
    );
\count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_en,
      I2 => \out\,
      O => \count[8]_i_10_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_6_n_0\
    );
\count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[8]_i_7_n_0\
    );
\count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[8]_i_8_n_0\
    );
\count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[8]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[11]_i_2_n_14\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[11]_i_2_n_13\,
      Q => \^q\(11),
      R => SR(0)
    );
\count_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_count_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \count_reg[11]_i_2_n_6\,
      CO(0) => \count_reg[11]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_count_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2) => \count_reg[11]_i_2_n_13\,
      O(1) => \count_reg[11]_i_2_n_14\,
      O(0) => \count_reg[11]_i_2_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_8\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \count_reg[8]_i_1_n_0\,
      CO(6) => \count_reg[8]_i_1_n_1\,
      CO(5) => \count_reg[8]_i_1_n_2\,
      CO(4) => \count_reg[8]_i_1_n_3\,
      CO(3) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_1_n_5\,
      CO(1) => \count_reg[8]_i_1_n_6\,
      CO(0) => \count_reg[8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \count[8]_i_2_n_0\,
      O(7) => \count_reg[8]_i_1_n_8\,
      O(6) => \count_reg[8]_i_1_n_9\,
      O(5) => \count_reg[8]_i_1_n_10\,
      O(4) => \count_reg[8]_i_1_n_11\,
      O(3) => \count_reg[8]_i_1_n_12\,
      O(2) => \count_reg[8]_i_1_n_13\,
      O(1) => \count_reg[8]_i_1_n_14\,
      O(0) => \count_reg[8]_i_1_n_15\,
      S(7) => \count[8]_i_3_n_0\,
      S(6) => \count[8]_i_4_n_0\,
      S(5) => \count[8]_i_5_n_0\,
      S(4) => \count[8]_i_6_n_0\,
      S(3) => \count[8]_i_7_n_0\,
      S(2) => \count[8]_i_8_n_0\,
      S(1) => \count[8]_i_9_n_0\,
      S(0) => \count[8]_i_10_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[11]_i_2_n_15\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0_43\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0_43\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0_43\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0_43\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[11]_i_3_n_0\ : STD_LOGIC;
  signal \count[11]_i_4_n_0\ : STD_LOGIC;
  signal \count[11]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_10_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_7_n_0\ : STD_LOGIC;
  signal \count[8]_i_8_n_0\ : STD_LOGIC;
  signal \count[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_count_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_count_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \count[11]_i_3_n_0\
    );
\count[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \count[11]_i_4_n_0\
    );
\count[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count[11]_i_5_n_0\
    );
\count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_en,
      I2 => \out\,
      O => \count[8]_i_10_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_6_n_0\
    );
\count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[8]_i_7_n_0\
    );
\count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[8]_i_8_n_0\
    );
\count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[8]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[11]_i_2_n_14\,
      Q => \^q\(10),
      R => SR(0)
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[11]_i_2_n_13\,
      Q => \^q\(11),
      R => SR(0)
    );
\count_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_count_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \count_reg[11]_i_2_n_6\,
      CO(0) => \count_reg[11]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_count_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2) => \count_reg[11]_i_2_n_13\,
      O(1) => \count_reg[11]_i_2_n_14\,
      O(0) => \count_reg[11]_i_2_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \count[11]_i_3_n_0\,
      S(1) => \count[11]_i_4_n_0\,
      S(0) => \count[11]_i_5_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_8\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \count_reg[8]_i_1_n_0\,
      CO(6) => \count_reg[8]_i_1_n_1\,
      CO(5) => \count_reg[8]_i_1_n_2\,
      CO(4) => \count_reg[8]_i_1_n_3\,
      CO(3) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_1_n_5\,
      CO(1) => \count_reg[8]_i_1_n_6\,
      CO(0) => \count_reg[8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(7 downto 1),
      DI(0) => \count[8]_i_2_n_0\,
      O(7) => \count_reg[8]_i_1_n_8\,
      O(6) => \count_reg[8]_i_1_n_9\,
      O(5) => \count_reg[8]_i_1_n_10\,
      O(4) => \count_reg[8]_i_1_n_11\,
      O(3) => \count_reg[8]_i_1_n_12\,
      O(2) => \count_reg[8]_i_1_n_13\,
      O(1) => \count_reg[8]_i_1_n_14\,
      O(0) => \count_reg[8]_i_1_n_15\,
      S(7) => \count[8]_i_3_n_0\,
      S(6) => \count[8]_i_4_n_0\,
      S(5) => \count[8]_i_5_n_0\,
      S(4) => \count[8]_i_6_n_0\,
      S(3) => \count[8]_i_7_n_0\,
      S(2) => \count[8]_i_8_n_0\,
      S(1) => \count[8]_i_9_n_0\,
      S(0) => \count[8]_i_10_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[11]_i_2_n_15\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized1\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[8]_i_10_n_0\ : STD_LOGIC;
  signal \count[8]_i_11_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_7_n_0\ : STD_LOGIC;
  signal \count[8]_i_8_n_0\ : STD_LOGIC;
  signal \count[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_count_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[8]_i_10_n_0\
    );
\count[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out\,
      I2 => rd_en,
      O => \count[8]_i_11_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_6_n_0\
    );
\count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_7_n_0\
    );
\count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[8]_i_8_n_0\
    );
\count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[8]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => ram_full_fb_i_reg(0),
      D => \count_reg[8]_i_2_n_8\,
      Q => \^q\(8),
      R => SR(0)
    );
\count_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \NLW_count_reg[8]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \count_reg[8]_i_2_n_1\,
      CO(5) => \count_reg[8]_i_2_n_2\,
      CO(4) => \count_reg[8]_i_2_n_3\,
      CO(3) => \NLW_count_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_2_n_5\,
      CO(1) => \count_reg[8]_i_2_n_6\,
      CO(0) => \count_reg[8]_i_2_n_7\,
      DI(7) => '0',
      DI(6 downto 1) => \^q\(6 downto 1),
      DI(0) => \count[8]_i_3_n_0\,
      O(7) => \count_reg[8]_i_2_n_8\,
      O(6) => \count_reg[8]_i_2_n_9\,
      O(5) => \count_reg[8]_i_2_n_10\,
      O(4) => \count_reg[8]_i_2_n_11\,
      O(3) => \count_reg[8]_i_2_n_12\,
      O(2) => \count_reg[8]_i_2_n_13\,
      O(1) => \count_reg[8]_i_2_n_14\,
      O(0) => \count_reg[8]_i_2_n_15\,
      S(7) => \count[8]_i_4_n_0\,
      S(6) => \count[8]_i_5_n_0\,
      S(5) => \count[8]_i_6_n_0\,
      S(4) => \count[8]_i_7_n_0\,
      S(3) => \count[8]_i_8_n_0\,
      S(2) => \count[8]_i_9_n_0\,
      S(1) => \count[8]_i_10_n_0\,
      S(0) => \count[8]_i_11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair164";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \out\,
      I3 => rd_en,
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66A9AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \out\,
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAAAAA9AA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rd_en,
      I4 => \out\,
      I5 => \^q\(1),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[3]_i_2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2_70\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2_70\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2_70\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2_70\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair160";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \out\,
      I3 => rd_en,
      O => \count[1]_i_1_n_0\
    );
\count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A66A9AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \out\,
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAAAAA9AA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rd_en,
      I4 => \out\,
      I5 => \^q\(1),
      O => \count[3]_i_2_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[3]_i_2_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_10_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count[7]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_7_n_0\ : STD_LOGIC;
  signal \count[7]_i_8_n_0\ : STD_LOGIC;
  signal \count[7]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_count_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_en,
      I2 => \out\,
      O => \count[7]_i_10_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[7]_i_5_n_0\
    );
\count[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[7]_i_6_n_0\
    );
\count[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[7]_i_7_n_0\
    );
\count[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[7]_i_8_n_0\
    );
\count[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[7]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \count_reg[7]_i_2_n_2\,
      CO(4) => \count_reg[7]_i_2_n_3\,
      CO(3) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[7]_i_2_n_5\,
      CO(1) => \count_reg[7]_i_2_n_6\,
      CO(0) => \count_reg[7]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \^q\(5 downto 1),
      DI(0) => DI(0),
      O(7) => \NLW_count_reg[7]_i_2_O_UNCONNECTED\(7),
      O(6) => \count_reg[7]_i_2_n_9\,
      O(5) => \count_reg[7]_i_2_n_10\,
      O(4) => \count_reg[7]_i_2_n_11\,
      O(3) => \count_reg[7]_i_2_n_12\,
      O(2) => \count_reg[7]_i_2_n_13\,
      O(1) => \count_reg[7]_i_2_n_14\,
      O(0) => \count_reg[7]_i_2_n_15\,
      S(7) => '0',
      S(6) => \count[7]_i_4_n_0\,
      S(5) => \count[7]_i_5_n_0\,
      S(4) => \count[7]_i_6_n_0\,
      S(3) => \count[7]_i_7_n_0\,
      S(2) => \count[7]_i_8_n_0\,
      S(1) => \count[7]_i_9_n_0\,
      S(0) => \count[7]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_19\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_19\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_19\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_10_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count[7]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_7_n_0\ : STD_LOGIC;
  signal \count[7]_i_8_n_0\ : STD_LOGIC;
  signal \count[7]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_count_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_en,
      I2 => \out\,
      O => \count[7]_i_10_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[7]_i_5_n_0\
    );
\count[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[7]_i_6_n_0\
    );
\count[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[7]_i_7_n_0\
    );
\count[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[7]_i_8_n_0\
    );
\count[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[7]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \count_reg[7]_i_2_n_2\,
      CO(4) => \count_reg[7]_i_2_n_3\,
      CO(3) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[7]_i_2_n_5\,
      CO(1) => \count_reg[7]_i_2_n_6\,
      CO(0) => \count_reg[7]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \^q\(5 downto 1),
      DI(0) => DI(0),
      O(7) => \NLW_count_reg[7]_i_2_O_UNCONNECTED\(7),
      O(6) => \count_reg[7]_i_2_n_9\,
      O(5) => \count_reg[7]_i_2_n_10\,
      O(4) => \count_reg[7]_i_2_n_11\,
      O(3) => \count_reg[7]_i_2_n_12\,
      O(2) => \count_reg[7]_i_2_n_13\,
      O(1) => \count_reg[7]_i_2_n_14\,
      O(0) => \count_reg[7]_i_2_n_15\,
      S(7) => '0',
      S(6) => \count[7]_i_4_n_0\,
      S(5) => \count[7]_i_5_n_0\,
      S(4) => \count[7]_i_6_n_0\,
      S(3) => \count[7]_i_7_n_0\,
      S(2) => \count[7]_i_8_n_0\,
      S(1) => \count[7]_i_9_n_0\,
      S(0) => \count[7]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_9\ : entity is "updn_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_10_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal \count[7]_i_5_n_0\ : STD_LOGIC;
  signal \count[7]_i_6_n_0\ : STD_LOGIC;
  signal \count[7]_i_7_n_0\ : STD_LOGIC;
  signal \count[7]_i_8_n_0\ : STD_LOGIC;
  signal \count[7]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_count_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_en,
      I2 => \out\,
      O => \count[7]_i_10_n_0\
    );
\count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[7]_i_4_n_0\
    );
\count[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[7]_i_5_n_0\
    );
\count[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[7]_i_6_n_0\
    );
\count[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[7]_i_7_n_0\
    );
\count[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[7]_i_8_n_0\
    );
\count[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[7]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_15\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_14\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_13\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_12\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_11\,
      Q => \^q\(5),
      R => SR(0)
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_10\,
      Q => \^q\(6),
      R => SR(0)
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[7]_i_2_n_9\,
      Q => \^q\(7),
      R => SR(0)
    );
\count_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \count_reg[7]_i_2_n_2\,
      CO(4) => \count_reg[7]_i_2_n_3\,
      CO(3) => \NLW_count_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[7]_i_2_n_5\,
      CO(1) => \count_reg[7]_i_2_n_6\,
      CO(0) => \count_reg[7]_i_2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \^q\(5 downto 1),
      DI(0) => DI(0),
      O(7) => \NLW_count_reg[7]_i_2_O_UNCONNECTED\(7),
      O(6) => \count_reg[7]_i_2_n_9\,
      O(5) => \count_reg[7]_i_2_n_10\,
      O(4) => \count_reg[7]_i_2_n_11\,
      O(3) => \count_reg[7]_i_2_n_12\,
      O(2) => \count_reg[7]_i_2_n_13\,
      O(1) => \count_reg[7]_i_2_n_14\,
      O(0) => \count_reg[7]_i_2_n_15\,
      S(7) => '0',
      S(6) => \count[7]_i_4_n_0\,
      S(5) => \count[7]_i_5_n_0\,
      S(4) => \count[7]_i_6_n_0\,
      S(3) => \count[7]_i_7_n_0\,
      S(2) => \count[7]_i_8_n_0\,
      S(1) => \count[7]_i_9_n_0\,
      S(0) => \count[7]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gic0.gc0.count_d2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gic0.gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gic0.gc0.count_d2_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gic0.gc0.count[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gic0.gc0.count[7]_i_1\ : label is "soft_lutpair86";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gic0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gic0.gc0.count_d1_reg[7]_0\(7 downto 0);
  \gic0.gc0.count_d2_reg[7]_0\(5 downto 0) <= \^gic0.gc0.count_d2_reg[7]_0\(5 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(1),
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_d1_reg[7]_0\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(2),
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      I2 => \^gic0.gc0.count_d1_reg[7]_0\(1),
      I3 => \^gic0.gc0.count_d1_reg[7]_0\(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(3),
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(1),
      I2 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_d1_reg[7]_0\(2),
      I4 => \^gic0.gc0.count_d1_reg[7]_0\(4),
      O => plusOp(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(4),
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(2),
      I2 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_d1_reg[7]_0\(1),
      I4 => \^gic0.gc0.count_d1_reg[7]_0\(3),
      I5 => \^gic0.gc0.count_d1_reg[7]_0\(5),
      O => plusOp(5)
    );
\gic0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gic0.gc0.count[7]_i_2_n_0\,
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(6),
      O => plusOp(6)
    );
\gic0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(6),
      I1 => \gic0.gc0.count[7]_i_2_n_0\,
      I2 => \^gic0.gc0.count_d1_reg[7]_0\(7),
      O => plusOp(7)
    );
\gic0.gc0.count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[7]_0\(4),
      I1 => \^gic0.gc0.count_d1_reg[7]_0\(2),
      I2 => \^gic0.gc0.count_d1_reg[7]_0\(0),
      I3 => \^gic0.gc0.count_d1_reg[7]_0\(1),
      I4 => \^gic0.gc0.count_d1_reg[7]_0\(3),
      I5 => \^gic0.gc0.count_d1_reg[7]_0\(5),
      O => \gic0.gc0.count[7]_i_2_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(0),
      Q => p_14_out(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(1),
      Q => p_14_out(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(2),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(3),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(4),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(5),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(6),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[7]_0\(7),
      Q => \^gic0.gc0.count_d2_reg[7]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(0),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(1),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(2),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(3),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(4),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[7]_0\(5),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(1),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(5),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(6),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(7),
      Q => \^gic0.gc0.count_d1_reg[7]_0\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => RD_PNTR_WR(7),
      O => S(7)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => RD_PNTR_WR(6),
      O => S(6)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => S(5)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => S(4)
    );
minusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
ram_full_i_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => \out\,
      I1 => p_14_out(1),
      I2 => RD_PNTR_WR(1),
      I3 => RD_PNTR_WR(0),
      I4 => p_14_out(0),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gic0.gc0.count_d2_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair91";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gic0.gc0.count_d2_reg[3]_0\(0) <= \^gic0.gc0.count_d2_reg[3]_0\(0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      Q => p_14_out(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(1),
      Q => p_14_out(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(2),
      Q => p_14_out(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d2_reg[3]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[3]_0\(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(2),
      I1 => RD_PNTR_WR(2),
      I2 => p_14_out(1),
      I3 => RD_PNTR_WR(1),
      I4 => RD_PNTR_WR(0),
      I5 => p_14_out(0),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0_83\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0_83\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0_83\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0_83\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gic0.gc0.count_d2_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair12";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gic0.gc0.count_d2_reg[3]_0\(0) <= \^gic0.gc0.count_d2_reg[3]_0\(0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      Q => p_14_out(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(1),
      Q => p_14_out(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(2),
      Q => p_14_out(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d2_reg[3]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => p_14_out(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[3]_0\(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_14_out(2),
      I1 => RD_PNTR_WR(2),
      I2 => p_14_out(1),
      I3 => RD_PNTR_WR(1),
      I4 => RD_PNTR_WR(0),
      I5 => p_14_out(0),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gic0.gc0.count_d1_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gic0.gc0.count_d2_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair6";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gic0.gc0.count_d1_reg[5]_0\(5 downto 0) <= \^gic0.gc0.count_d1_reg[5]_0\(5 downto 0);
  \gic0.gc0.count_d2_reg[5]_0\(5 downto 0) <= \^gic0.gc0.count_d2_reg[5]_0\(5 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[5]_0\(0),
      O => plusOp(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[5]_0\(0),
      I1 => \^gic0.gc0.count_d1_reg[5]_0\(1),
      O => plusOp(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[5]_0\(0),
      I1 => \^gic0.gc0.count_d1_reg[5]_0\(1),
      I2 => \^gic0.gc0.count_d1_reg[5]_0\(2),
      O => plusOp(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[5]_0\(1),
      I1 => \^gic0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gic0.gc0.count_d1_reg[5]_0\(2),
      I3 => \^gic0.gc0.count_d1_reg[5]_0\(3),
      O => plusOp(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gic0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gic0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gic0.gc0.count_d1_reg[5]_0\(3),
      I4 => \^gic0.gc0.count_d1_reg[5]_0\(4),
      O => plusOp(4)
    );
\gic0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gic0.gc0.count_d1_reg[5]_0\(3),
      I1 => \^gic0.gc0.count_d1_reg[5]_0\(1),
      I2 => \^gic0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gic0.gc0.count_d1_reg[5]_0\(2),
      I4 => \^gic0.gc0.count_d1_reg[5]_0\(4),
      I5 => \^gic0.gc0.count_d1_reg[5]_0\(5),
      O => plusOp(5)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[5]_0\(0),
      Q => \^gic0.gc0.count_d2_reg[5]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[5]_0\(1),
      Q => \^gic0.gc0.count_d2_reg[5]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[5]_0\(2),
      Q => \^gic0.gc0.count_d2_reg[5]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[5]_0\(3),
      Q => \^gic0.gc0.count_d2_reg[5]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[5]_0\(4),
      Q => \^gic0.gc0.count_d2_reg[5]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d1_reg[5]_0\(5),
      Q => \^gic0.gc0.count_d2_reg[5]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[5]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[5]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[5]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[5]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[5]_0\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^gic0.gc0.count_d2_reg[5]_0\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(0),
      Q => \^gic0.gc0.count_d1_reg[5]_0\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(1),
      Q => \^gic0.gc0.count_d1_reg[5]_0\(1),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(2),
      Q => \^gic0.gc0.count_d1_reg[5]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(3),
      Q => \^gic0.gc0.count_d1_reg[5]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(4),
      Q => \^gic0.gc0.count_d1_reg[5]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => plusOp(5),
      Q => \^gic0.gc0.count_d1_reg[5]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => RD_PNTR_WR(5),
      O => S(5)
    );
minusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => RD_PNTR_WR(4),
      O => S(4)
    );
minusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => RD_PNTR_WR(3),
      O => S(3)
    );
minusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => RD_PNTR_WR(2),
      O => S(2)
    );
minusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => RD_PNTR_WR(1),
      O => S(1)
    );
minusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => RD_PNTR_WR(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized2\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gcc0.gc0.count[9]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[9]_i_1\ : label is "soft_lutpair373";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[9]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => \plusOp__0\(9)
    );
\gcc0.gc0.count[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[9]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => SS(0)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \^q\(9),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(10),
      Q => \^q\(10),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(11),
      Q => \^q\(11),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^q\(8),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(9),
      Q => \^q\(9),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(10),
      Q => p_12_out(10),
      R => SS(0)
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(11),
      Q => p_12_out(11),
      R => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_12_out(5),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => SS(0)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => p_12_out(9),
      R => SS(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(3),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => p_12_out(2),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(4),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(5),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => p_12_out(4),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(4),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(6),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(7),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => p_12_out(6),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(6),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(8),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(9),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => p_12_out(8),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(8),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(10),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(11),
      I1 => p_12_out(10),
      I2 => \gc0.count_d1_reg[11]\(10),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(10),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => ram_empty_i_reg_4
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => p_12_out(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7 downto 0) => p_12_out(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => p_12_out(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3_35\ is
  port (
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3_35\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3_35\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(10),
      Q => \^q\(10),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(11),
      Q => \^q\(11),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^q\(8),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(9),
      Q => \^q\(9),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(10),
      Q => p_12_out(10),
      R => SS(0)
    );
\gcc0.gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(11),
      Q => p_12_out(11),
      R => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_12_out(5),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => SS(0)
    );
\gcc0.gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => p_12_out(9),
      R => SS(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(1),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => p_12_out(0),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(3),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => p_12_out(2),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(4),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(5),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => p_12_out(4),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(4),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(6),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(7),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => p_12_out(6),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(6),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(8),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(9),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => p_12_out(8),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(8),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(10),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => p_12_out(11),
      I1 => p_12_out(10),
      I2 => \gc0.count_d1_reg[11]\(10),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(11),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^q\(10),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => ram_empty_i_reg_4
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => p_12_out(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7 downto 0) => p_12_out(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => p_12_out(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized4\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized4\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair352";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gcc0.gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gcc0.gc0.count_d1_reg[7]_0\(7 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      I4 => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I4 => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      I5 => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      I1 => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      I2 => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      I4 => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      I5 => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^q\(8),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(5),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gcc0.gc0.count_d1_reg[7]_0\(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => SS(0)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair166";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => SS(0)
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FD"
    )
        port map (
      I0 => wr_en,
      I1 => \^q\(3),
      I2 => ram_empty_fb_i_i_4_n_0,
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => \out\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7DFFDBFFBEFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \gc0.count_d1_reg[3]\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054551000"
    )
        port map (
      I0 => srst,
      I1 => ram_empty_fb_i_reg,
      I2 => ram_full_fb_i_i_2_n_0,
      I3 => rd_en,
      I4 => ram_full_fb_i_i_3_n_0,
      I5 => wr_rst_reg_reg,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DE00"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => ram_empty_fb_i_i_4_n_0,
      I2 => \^q\(3),
      I3 => \out\,
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8020"
    )
        port map (
      I0 => wr_en,
      I1 => p_12_out(3),
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => \out\,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => p_12_out(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      I4 => p_12_out(0),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5_66\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5_66\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5_66\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5_66\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of ram_empty_fb_i_i_2 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair162";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out(0),
      I1 => p_12_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => p_12_out(2),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_12_out(3),
      I1 => p_12_out(0),
      I2 => p_12_out(1),
      I3 => p_12_out(2),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out(3),
      R => SS(0)
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FD"
    )
        port map (
      I0 => wr_en,
      I1 => \^q\(3),
      I2 => ram_empty_fb_i_i_4_n_0,
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => \out\,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7DFFDBFFBEFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \gc0.count_d1_reg[3]\(1),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054551000"
    )
        port map (
      I0 => srst,
      I1 => ram_empty_fb_i_reg,
      I2 => ram_full_fb_i_i_2_n_0,
      I3 => rd_en,
      I4 => ram_full_fb_i_i_3_n_0,
      I5 => wr_rst_reg_reg,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DE00"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => ram_empty_fb_i_i_4_n_0,
      I2 => \^q\(3),
      I3 => \out\,
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8020"
    )
        port map (
      I0 => wr_en,
      I1 => p_12_out(3),
      I2 => ram_full_fb_i_i_4_n_0,
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => \out\,
      O => ram_full_fb_i_i_3_n_0
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => p_12_out(2),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => p_12_out(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      I4 => p_12_out(0),
      I5 => \gc0.count_d1_reg[3]\(2),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_2\ : label is "soft_lutpair521";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[5]_0\(4 downto 0) <= \^gcc0.gc0.count_d1_reg[5]_0\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I4 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      I5 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gcc0.gc0.count[7]_i_2_n_0\,
      I1 => p_12_out(4),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      I3 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gcc0.gc0.count[7]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      I3 => p_12_out(4),
      I4 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      O => \gcc0.gc0.count[7]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => SS(0)
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[7]\(2),
      I4 => \gc0.count_reg[7]\(1),
      I5 => \^q\(6),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => p_12_out(7),
      I3 => \gc0.count_d1_reg[7]\(2),
      I4 => \gc0.count_d1_reg[7]\(1),
      I5 => p_12_out(6),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_15\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_15\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_15\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_2\ : label is "soft_lutpair500";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[5]_0\(4 downto 0) <= \^gcc0.gc0.count_d1_reg[5]_0\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I4 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      I5 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gcc0.gc0.count[7]_i_2_n_0\,
      I1 => p_12_out(4),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      I3 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gcc0.gc0.count[7]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      I3 => p_12_out(4),
      I4 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      O => \gcc0.gc0.count[7]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => SS(0)
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[7]\(2),
      I4 => \gc0.count_reg[7]\(1),
      I5 => \^q\(6),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => p_12_out(7),
      I3 => \gc0.count_d1_reg[7]\(2),
      I4 => \gc0.count_d1_reg[7]\(1),
      I5 => p_12_out(6),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_5\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_5\ : entity is "wr_bin_cntr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[7]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_2\ : label is "soft_lutpair513";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[5]_0\(4 downto 0) <= \^gcc0.gc0.count_d1_reg[5]_0\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I4 => p_12_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I4 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      I5 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gcc0.gc0.count[7]_i_2_n_0\,
      I1 => p_12_out(4),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      I3 => p_12_out(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gcc0.gc0.count[7]_i_2_n_0\,
      I1 => p_12_out(6),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      I3 => p_12_out(4),
      I4 => p_12_out(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      O => \gcc0.gc0.count[7]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      Q => \^q\(0),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      Q => \^q\(1),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      Q => \^q\(2),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      Q => \^q\(3),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(4),
      Q => \^q\(4),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      Q => \^q\(5),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(6),
      Q => \^q\(6),
      R => SS(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(7),
      Q => \^q\(7),
      R => SS(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(0),
      S => SS(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(1),
      R => SS(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(2),
      R => SS(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(3),
      R => SS(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gcc0.gc0.count_d1_reg[5]_0\(4),
      R => SS(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out(6),
      R => SS(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out(7),
      R => SS(0)
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^q\(7),
      I3 => \gc0.count_reg[7]\(2),
      I4 => \gc0.count_reg[7]\(1),
      I5 => \^q\(6),
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_12_out(4),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => p_12_out(7),
      I3 => \gc0.count_d1_reg[7]\(2),
      I4 => \gc0.count_d1_reg[7]\(1),
      I5 => p_12_out(6),
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as is
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_10 : STD_LOGIC;
  signal minusOp_carry_n_11 : STD_LOGIC;
  signal minusOp_carry_n_12 : STD_LOGIC;
  signal minusOp_carry_n_13 : STD_LOGIC;
  signal minusOp_carry_n_14 : STD_LOGIC;
  signal minusOp_carry_n_15 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal minusOp_carry_n_8 : STD_LOGIC;
  signal minusOp_carry_n_9 : STD_LOGIC;
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
begin
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_minusOp_carry_CO_UNCONNECTED(7),
      CO(6) => minusOp_carry_n_1,
      CO(5) => minusOp_carry_n_2,
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7) => '0',
      DI(6 downto 0) => Q(6 downto 0),
      O(7) => minusOp_carry_n_8,
      O(6) => minusOp_carry_n_9,
      O(5) => minusOp_carry_n_10,
      O(4) => minusOp_carry_n_11,
      O(3) => minusOp_carry_n_12,
      O(2) => minusOp_carry_n_13,
      O(1) => minusOp_carry_n_14,
      O(0) => minusOp_carry_n_15,
      S(7 downto 0) => S(7 downto 0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_15,
      Q => wr_data_count(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_14,
      Q => wr_data_count(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_13,
      Q => wr_data_count(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_12,
      Q => wr_data_count(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_11,
      Q => wr_data_count(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_10,
      Q => wr_data_count(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_9,
      Q => wr_data_count(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_8,
      Q => wr_data_count(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as__parameterized0\ is
  port (
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as__parameterized0\ : entity is "wr_dc_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as__parameterized0\ is
  signal minusOp_carry_n_10 : STD_LOGIC;
  signal minusOp_carry_n_11 : STD_LOGIC;
  signal minusOp_carry_n_12 : STD_LOGIC;
  signal minusOp_carry_n_13 : STD_LOGIC;
  signal minusOp_carry_n_14 : STD_LOGIC;
  signal minusOp_carry_n_15 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal minusOp_carry_n_5 : STD_LOGIC;
  signal minusOp_carry_n_6 : STD_LOGIC;
  signal minusOp_carry_n_7 : STD_LOGIC;
  signal NLW_minusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_minusOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
begin
minusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_minusOp_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => minusOp_carry_n_3,
      CO(3) => NLW_minusOp_carry_CO_UNCONNECTED(3),
      CO(2) => minusOp_carry_n_5,
      CO(1) => minusOp_carry_n_6,
      CO(0) => minusOp_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => Q(4 downto 0),
      O(7 downto 6) => NLW_minusOp_carry_O_UNCONNECTED(7 downto 6),
      O(5) => minusOp_carry_n_10,
      O(4) => minusOp_carry_n_11,
      O(3) => minusOp_carry_n_12,
      O(2) => minusOp_carry_n_13,
      O(1) => minusOp_carry_n_14,
      O(0) => minusOp_carry_n_15,
      S(7 downto 6) => B"00",
      S(5 downto 0) => S(5 downto 0)
    );
\wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_15,
      Q => wr_data_count(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_14,
      Q => wr_data_count(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_13,
      Q => wr_data_count(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_12,
      Q => wr_data_count(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_11,
      Q => wr_data_count(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
\wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => minusOp_carry_n_10,
      Q => wr_data_count(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0\ is
  port (
    full : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0_82\ is
  port (
    full : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0_82\ : entity is "wr_status_flags_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0_82\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0_82\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized1\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized1\ : entity is "wr_status_flags_as";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized1\ is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2_65\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2_65\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2_65\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2_65\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \gcc0.gc0.count_reg[7]\(0)
    );
\count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_0,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_14\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_14\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_14\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_14\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \gcc0.gc0.count_reg[7]\(0)
    );
\count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_0,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_4\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_4\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_4\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \gcc0.gc0.count_reg[7]\(0)
    );
\count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22D2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      I2 => rd_en,
      I3 => ram_empty_fb_i_reg_0,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_gmii is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    cts_1g : out STD_LOGIC;
    in0 : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \crc_cnt_reg[4]_0\ : out STD_LOGIC;
    \new_crc_reg[21]\ : out STD_LOGIC;
    \txd_reg[27]_0\ : out STD_LOGIC;
    \txd_reg[48]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bdin_reg[47]\ : out STD_LOGIC;
    \bdin_reg[24]\ : out STD_LOGIC;
    \crc_cnt_reg[12]_0\ : out STD_LOGIC;
    \crc_cnt_reg[7]_0\ : out STD_LOGIC;
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lclk : in STD_LOGIC;
    fmac_speed_0_sp_1 : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    \rbytes_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rbytes_reg[14]\ : in STD_LOGIC;
    \rbytes_reg[13]\ : in STD_LOGIC;
    \rbytes_reg[12]\ : in STD_LOGIC;
    \rbytes_reg[11]\ : in STD_LOGIC;
    \rbytes_reg[10]\ : in STD_LOGIC;
    \rbytes_reg[9]\ : in STD_LOGIC;
    \rbytes_reg[8]\ : in STD_LOGIC;
    \rbytes_reg[7]\ : in STD_LOGIC;
    \rbytes_reg[6]\ : in STD_LOGIC;
    \rbytes_reg[5]\ : in STD_LOGIC;
    \rbytes_reg[4]\ : in STD_LOGIC;
    \rbytes_reg[2]\ : in STD_LOGIC;
    \rbytes_reg[1]\ : in STD_LOGIC;
    \rbytes_reg[0]\ : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rts : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    \rbytes_reg[3]\ : in STD_LOGIC;
    \rbytes_reg[4]_0\ : in STD_LOGIC;
    \rbytes_reg[5]_0\ : in STD_LOGIC;
    \rbytes_reg[7]_0\ : in STD_LOGIC;
    \rbytes_reg[8]_0\ : in STD_LOGIC;
    \rbytes_reg[9]_0\ : in STD_LOGIC;
    \rbytes_reg[10]_0\ : in STD_LOGIC;
    \rbytes_reg[12]_0\ : in STD_LOGIC;
    \rbytes_reg[13]_0\ : in STD_LOGIC;
    crc_cnt20_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \wdata_reg[23]\ : in STD_LOGIC;
    \wdata_reg[39]\ : in STD_LOGIC;
    \wdata_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \wdata_reg[8]\ : in STD_LOGIC;
    \wdata_reg[9]\ : in STD_LOGIC;
    \wdata_reg[10]\ : in STD_LOGIC;
    \wdata_reg[11]\ : in STD_LOGIC;
    \wdata_reg[12]\ : in STD_LOGIC;
    \wdata_reg[13]\ : in STD_LOGIC;
    \wdata_reg[14]\ : in STD_LOGIC;
    \wdata_reg[15]\ : in STD_LOGIC;
    \wdata_reg[16]\ : in STD_LOGIC;
    \wdata_reg[17]\ : in STD_LOGIC;
    \wdata_reg[18]\ : in STD_LOGIC;
    \wdata_reg[19]\ : in STD_LOGIC;
    \wdata_reg[20]\ : in STD_LOGIC;
    \wdata_reg[21]\ : in STD_LOGIC;
    \wdata_reg[22]\ : in STD_LOGIC;
    \wdata_reg[24]\ : in STD_LOGIC;
    \wdata_reg[25]\ : in STD_LOGIC;
    \wdata_reg[26]\ : in STD_LOGIC;
    \wdata_reg[27]\ : in STD_LOGIC;
    \wdata_reg[28]\ : in STD_LOGIC;
    \wdata_reg[29]\ : in STD_LOGIC;
    \wdata_reg[30]\ : in STD_LOGIC;
    \wdata_reg[31]\ : in STD_LOGIC;
    \wdata_reg[32]\ : in STD_LOGIC;
    \wdata_reg[33]\ : in STD_LOGIC;
    \wdata_reg[34]\ : in STD_LOGIC;
    \wdata_reg[35]\ : in STD_LOGIC;
    \wdata_reg[36]\ : in STD_LOGIC;
    \wdata_reg[37]\ : in STD_LOGIC;
    \wdata_reg[38]\ : in STD_LOGIC;
    \wdata_reg[16]_0\ : in STD_LOGIC;
    \wdata_reg[17]_0\ : in STD_LOGIC;
    \wdata_reg[18]_0\ : in STD_LOGIC;
    \wdata_reg[19]_0\ : in STD_LOGIC;
    \wdata_reg[20]_0\ : in STD_LOGIC;
    \wdata_reg[21]_0\ : in STD_LOGIC;
    \wdata_reg[22]_0\ : in STD_LOGIC;
    \wdata_reg[23]_0\ : in STD_LOGIC;
    \rbytes_reg[13]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \rbytes_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_gmii;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_gmii is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bcnt : STD_LOGIC;
  signal bcnt0 : STD_LOGIC;
  signal \bcnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[11]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[13]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[14]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_10_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_11_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_12_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_13_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_14_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_8_n_0\ : STD_LOGIC;
  signal \bcnt[15]_i_9_n_0\ : STD_LOGIC;
  signal \bcnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \bcnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \bcnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \bcnt_reg_n_0_[9]\ : STD_LOGIC;
  signal bdata1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal bdata2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^bdin_reg[24]\ : STD_LOGIC;
  signal \^bdin_reg[47]\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \counter[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \crc_clr_\ : STD_LOGIC;
  signal crc_clr_1 : STD_LOGIC;
  signal \crc_clr__i_1_n_0\ : STD_LOGIC;
  signal \crc_clr__i_2_n_0\ : STD_LOGIC;
  signal crc_cnt : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \crc_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \crc_cnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[11]_i_2_n_0\ : STD_LOGIC;
  signal \crc_cnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[13]_i_3_n_0\ : STD_LOGIC;
  signal \crc_cnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \crc_cnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \crc_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \crc_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \crc_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \crc_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \^crc_cnt_reg[4]_0\ : STD_LOGIC;
  signal \crc_last_\ : STD_LOGIC;
  signal \crc_last__i_1_n_0\ : STD_LOGIC;
  signal \crc_we_\ : STD_LOGIC;
  signal \crc_we__i_1_n_0\ : STD_LOGIC;
  signal cts_i_1_n_0 : STD_LOGIC;
  signal cts_i_2_n_0 : STD_LOGIC;
  signal cts_i_3_n_0 : STD_LOGIC;
  signal cts_i_4_n_0 : STD_LOGIC;
  signal fmac_speed_0_sn_1 : STD_LOGIC;
  signal gmii_start : STD_LOGIC;
  signal gmii_start_i_1_n_0 : STD_LOGIC;
  signal gmii_start_i_2_n_0 : STD_LOGIC;
  signal \^gmii_tx_en\ : STD_LOGIC;
  signal gmii_tx_en35_in : STD_LOGIC;
  signal gmii_tx_en_i_1_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_2_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_3_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_4_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_5_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_6_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_7_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_8_n_0 : STD_LOGIC;
  signal gmii_tx_en_i_9_n_0 : STD_LOGIC;
  signal gmii_txc_i_1_n_0 : STD_LOGIC;
  signal gmii_txc_i_2_n_0 : STD_LOGIC;
  signal gmii_txc_i_3_n_0 : STD_LOGIC;
  signal gmii_txc_i_4_n_0 : STD_LOGIC;
  signal gmii_txc_i_5_n_0 : STD_LOGIC;
  signal \gmii_txd[0]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[0]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[0]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[0]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[1]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[1]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[1]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[1]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[2]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[2]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[3]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[3]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[4]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[4]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[4]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[4]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[5]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[5]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[5]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[5]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[6]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[6]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[6]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[6]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_4_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_5_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_6_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_7_n_0\ : STD_LOGIC;
  signal \gmii_txd[7]_i_8_n_0\ : STD_LOGIC;
  signal \gstate[4]_i_2_n_0\ : STD_LOGIC;
  signal \gstate[4]_i_3_n_0\ : STD_LOGIC;
  signal \gstate[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstate[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstate[8]_i_4_n_0\ : STD_LOGIC;
  signal \gstate[8]_i_5_n_0\ : STD_LOGIC;
  signal \gstate[8]_i_6_n_0\ : STD_LOGIC;
  signal \gstate_reg_n_0_[0]\ : STD_LOGIC;
  signal \gstate_reg_n_0_[3]\ : STD_LOGIC;
  signal \gstate_reg_n_0_[4]\ : STD_LOGIC;
  signal idle1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idle2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idle3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal idle4 : STD_LOGIC;
  signal \idle4_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle4_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle4_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle4_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle4_reg_n_0_[5]\ : STD_LOGIC;
  signal \idle4_reg_n_0_[6]\ : STD_LOGIC;
  signal \idle4_reg_n_0_[7]\ : STD_LOGIC;
  signal in26 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in27 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in28 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in29 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in30 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in31 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal in32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal insert_crc : STD_LOGIC;
  signal insert_crc_i_1_n_0 : STD_LOGIC;
  signal last_dat_i_1_n_0 : STD_LOGIC;
  signal last_dat_i_2_n_0 : STD_LOGIC;
  signal last_dat_reg_n_0 : STD_LOGIC;
  signal nbytes_reg : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \^new_crc_reg[21]\ : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in2_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pdin : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \pdin[63]_i_1_n_0\ : STD_LOGIC;
  signal pulse_0 : STD_LOGIC;
  signal pulse_1 : STD_LOGIC;
  signal pulse_1_i_3_n_0 : STD_LOGIC;
  signal rbytes_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rbytes_reg_0_sn_1 : STD_LOGIC;
  signal rbytes_reg_1_sn_1 : STD_LOGIC;
  signal \rbytes_reg_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal st_DAT_0 : STD_LOGIC;
  signal st_DAT_1 : STD_LOGIC;
  signal st_DAT_4 : STD_LOGIC;
  signal st_DAT_5 : STD_LOGIC;
  signal st_DAT_6 : STD_LOGIC;
  signal st_DAT_7 : STD_LOGIC;
  signal st_GET_WAIT1 : STD_LOGIC;
  signal st_GET_WAIT2 : STD_LOGIC;
  signal st_TX_CRC : STD_LOGIC;
  signal st_TX_DAT : STD_LOGIC;
  signal st_WAIT_S : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal txc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txc[7]_i_1_n_0\ : STD_LOGIC;
  signal txc_int : STD_LOGIC;
  signal \txc_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \txc_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \txc_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \txc_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[3]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[4]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[5]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \txc_int_reg_n_0_[7]\ : STD_LOGIC;
  signal txd1 : STD_LOGIC;
  signal \txd[31]_i_2_n_0\ : STD_LOGIC;
  signal \txd[31]_i_3_n_0\ : STD_LOGIC;
  signal \txd[35]_i_4_n_0\ : STD_LOGIC;
  signal \txd[63]_i_1_n_0\ : STD_LOGIC;
  signal \txd[7]_i_2_n_0\ : STD_LOGIC;
  signal \^txd_reg[27]_0\ : STD_LOGIC;
  signal \^txd_reg[48]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \txd_reg_n_0_[0]\ : STD_LOGIC;
  signal \txd_reg_n_0_[1]\ : STD_LOGIC;
  signal \txd_reg_n_0_[2]\ : STD_LOGIC;
  signal \txd_reg_n_0_[3]\ : STD_LOGIC;
  signal \txd_reg_n_0_[4]\ : STD_LOGIC;
  signal \txd_reg_n_0_[5]\ : STD_LOGIC;
  signal \txd_reg_n_0_[6]\ : STD_LOGIC;
  signal \txd_reg_n_0_[7]\ : STD_LOGIC;
  signal wcnt : STD_LOGIC;
  signal \wcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[11]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[11]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[13]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[13]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[14]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \wcnt[15]_i_5_n_0\ : STD_LOGIC;
  signal \wcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \wcnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \wcnt_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \bcnt[12]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bcnt[13]_i_3\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bcnt[15]_i_10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \bcnt[15]_i_12\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \bcnt[15]_i_13\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \bcnt[15]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \bcnt[15]_i_6\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \bcnt[15]_i_9\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \bcnt[2]_i_3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \bcnt[4]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \bcnt[5]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \bcnt[7]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \bcnt[8]_i_3\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \counter[3]_i_2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \counter[5]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \counter[7]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \counter[8]_i_4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \counter[8]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \crc_cnt[12]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \crc_cnt[13]_i_3\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \crc_cnt[15]_i_4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \crc_cnt[7]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \crc_cnt[8]_i_3\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of gmii_tx_en_i_2 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of gmii_txc_i_5 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gmii_txd[1]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \gmii_txd[7]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \gstate[4]_i_3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gstate[5]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \gstate[6]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \gstate[7]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gstate[8]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gstate[8]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \gstate[8]_i_4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \gstate[8]_i_5\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \gstate[8]_i_6\ : label is "soft_lutpair318";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \gstate_reg[0]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[1]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[2]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[3]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[4]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[5]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[6]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[7]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute FSM_ENCODED_STATES of \gstate_reg[8]\ : label is "DAT_1:000000100,DAT_6:010000000,DAT_0:000000010,DAT_5:001000000,DAT_3:000010000,DAT_I:000000001,DAT_4:000100000,DAT_2:000001000,DAT_7:100000000";
  attribute SOFT_HLUTNM of last_dat_i_2 : label is "soft_lutpair322";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[0]\ : label is "rbytes_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[0]_rep\ : label is "rbytes_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[0]_rep__0\ : label is "rbytes_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[0]_rep__1\ : label is "rbytes_reg_reg[0]";
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[1]\ : label is "rbytes_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[1]_rep\ : label is "rbytes_reg_reg[1]";
  attribute ORIG_CELL_NAME of \rbytes_reg_reg[1]_rep__0\ : label is "rbytes_reg_reg[1]";
  attribute SOFT_HLUTNM of \state[4]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \state[5]_i_3\ : label is "soft_lutpair344";
  attribute FSM_ENCODED_STATES of \state_reg[0]\ : label is "GET_WAIT2:000100,WAIT_S:100000,TX_DAT:001000,TX_CRC:010000,IDLE:000001,GET_WAIT1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[1]\ : label is "GET_WAIT2:000100,WAIT_S:100000,TX_DAT:001000,TX_CRC:010000,IDLE:000001,GET_WAIT1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[2]\ : label is "GET_WAIT2:000100,WAIT_S:100000,TX_DAT:001000,TX_CRC:010000,IDLE:000001,GET_WAIT1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[3]\ : label is "GET_WAIT2:000100,WAIT_S:100000,TX_DAT:001000,TX_CRC:010000,IDLE:000001,GET_WAIT1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[4]\ : label is "GET_WAIT2:000100,WAIT_S:100000,TX_DAT:001000,TX_CRC:010000,IDLE:000001,GET_WAIT1:000010";
  attribute FSM_ENCODED_STATES of \state_reg[5]\ : label is "GET_WAIT2:000100,WAIT_S:100000,TX_DAT:001000,TX_CRC:010000,IDLE:000001,GET_WAIT1:000010";
  attribute SOFT_HLUTNM of \txc_int[7]_i_4\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \txd[31]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \txd[63]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \txd[7]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \wcnt[12]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \wcnt[12]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \wcnt[13]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \wcnt[13]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \wcnt[15]_i_3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \wcnt[3]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \wcnt[4]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \wcnt[5]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \wcnt[6]_i_3\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \wcnt[7]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \wcnt[7]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \wcnt[8]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \wcnt[8]_i_3\ : label is "soft_lutpair332";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  SR(0) <= \^sr\(0);
  \bdin_reg[24]\ <= \^bdin_reg[24]\;
  \bdin_reg[47]\ <= \^bdin_reg[47]\;
  \crc_cnt_reg[4]_0\ <= \^crc_cnt_reg[4]_0\;
  fmac_speed_0_sn_1 <= fmac_speed_0_sp_1;
  gmii_tx_en <= \^gmii_tx_en\;
  \new_crc_reg[21]\ <= \^new_crc_reg[21]\;
  rbytes_reg_0_sn_1 <= \rbytes_reg[0]\;
  rbytes_reg_1_sn_1 <= \rbytes_reg[1]\;
  \txd_reg[27]_0\ <= \^txd_reg[27]_0\;
  \txd_reg[48]_0\(0) <= \^txd_reg[48]_0\(0);
\bcnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C2E"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(0),
      I3 => \bcnt_reg_n_0_[0]\,
      O => \bcnt[0]_i_1__0_n_0\
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(10),
      I3 => \rbytes_reg[9]\,
      I4 => \bcnt_reg_n_0_[10]\,
      I5 => \bcnt[10]_i_3_n_0\,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[8]\,
      I1 => \bcnt_reg_n_0_[6]\,
      I2 => \bcnt[6]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[7]\,
      I4 => \bcnt_reg_n_0_[9]\,
      O => \bcnt[10]_i_3_n_0\
    );
\bcnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(11),
      I3 => \rbytes_reg[10]\,
      I4 => \bcnt_reg_n_0_[11]\,
      I5 => \bcnt[11]_i_3_n_0\,
      O => \bcnt[11]_i_1_n_0\
    );
\bcnt[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[9]\,
      I1 => \bcnt_reg_n_0_[7]\,
      I2 => \bcnt[6]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[6]\,
      I4 => \bcnt_reg_n_0_[8]\,
      I5 => \bcnt_reg_n_0_[10]\,
      O => \bcnt[11]_i_3_n_0\
    );
\bcnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(12),
      I3 => \rbytes_reg[11]\,
      I4 => \bcnt_reg_n_0_[12]\,
      I5 => \bcnt[12]_i_3_n_0\,
      O => \bcnt[12]_i_1_n_0\
    );
\bcnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[10]\,
      I1 => \bcnt[9]_i_3_n_0\,
      I2 => \bcnt_reg_n_0_[9]\,
      I3 => \bcnt_reg_n_0_[11]\,
      O => \bcnt[12]_i_3_n_0\
    );
\bcnt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(13),
      I3 => \rbytes_reg[12]\,
      I4 => \bcnt_reg_n_0_[13]\,
      I5 => \bcnt[13]_i_3_n_0\,
      O => \bcnt[13]_i_1_n_0\
    );
\bcnt[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[11]\,
      I1 => \bcnt_reg_n_0_[9]\,
      I2 => \bcnt[9]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[10]\,
      I4 => \bcnt_reg_n_0_[12]\,
      O => \bcnt[13]_i_3_n_0\
    );
\bcnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(14),
      I3 => \rbytes_reg[13]\,
      I4 => \bcnt_reg_n_0_[14]\,
      I5 => \bcnt[14]_i_3_n_0\,
      O => \bcnt[14]_i_1_n_0\
    );
\bcnt[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[12]\,
      I1 => \bcnt_reg_n_0_[10]\,
      I2 => \bcnt[9]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[9]\,
      I4 => \bcnt_reg_n_0_[11]\,
      I5 => \bcnt_reg_n_0_[13]\,
      O => \bcnt[14]_i_3_n_0\
    );
\bcnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F001F0F11001100"
    )
        port map (
      I0 => \bcnt[15]_i_3_n_0\,
      I1 => \bcnt[15]_i_4_n_0\,
      I2 => \gstate_reg_n_0_[0]\,
      I3 => bcnt0,
      I4 => gmii_tx_en35_in,
      I5 => \bcnt[15]_i_6_n_0\,
      O => bcnt
    );
\bcnt[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[6]\,
      I1 => \bcnt_reg_n_0_[7]\,
      I2 => \bcnt_reg_n_0_[8]\,
      I3 => \bcnt_reg_n_0_[9]\,
      O => \bcnt[15]_i_10_n_0\
    );
\bcnt[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[13]\,
      I1 => \bcnt_reg_n_0_[12]\,
      I2 => \bcnt_reg_n_0_[11]\,
      I3 => \bcnt_reg_n_0_[10]\,
      I4 => \bcnt[2]_i_3_n_0\,
      I5 => \bcnt[15]_i_14_n_0\,
      O => \bcnt[15]_i_11_n_0\
    );
\bcnt[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => st_DAT_4,
      I1 => \gstate_reg_n_0_[4]\,
      I2 => st_DAT_5,
      I3 => st_DAT_7,
      I4 => st_DAT_6,
      O => \bcnt[15]_i_12_n_0\
    );
\bcnt[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => st_DAT_6,
      I1 => st_DAT_7,
      I2 => st_DAT_5,
      I3 => st_DAT_4,
      I4 => \gstate_reg_n_0_[4]\,
      O => \bcnt[15]_i_13_n_0\
    );
\bcnt[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bcnt_reg_n_0_[14]\,
      I1 => \bcnt_reg_n_0_[15]\,
      O => \bcnt[15]_i_14_n_0\
    );
\bcnt[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(15),
      I3 => \rbytes_reg[14]\,
      I4 => \bcnt_reg_n_0_[15]\,
      I5 => \bcnt[15]_i_8_n_0\,
      O => \bcnt[15]_i_2_n_0\
    );
\bcnt[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => st_DAT_4,
      I2 => \gstate_reg_n_0_[3]\,
      I3 => \gstate_reg_n_0_[0]\,
      I4 => \bcnt[15]_i_9_n_0\,
      O => \bcnt[15]_i_3_n_0\
    );
\bcnt[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => st_DAT_0,
      I1 => st_DAT_1,
      O => \bcnt[15]_i_4_n_0\
    );
\bcnt[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bcnt[15]_i_10_n_0\,
      I1 => \bcnt_reg_n_0_[2]\,
      I2 => \bcnt_reg_n_0_[3]\,
      I3 => \bcnt_reg_n_0_[4]\,
      I4 => \bcnt_reg_n_0_[5]\,
      I5 => \bcnt[15]_i_11_n_0\,
      O => gmii_tx_en35_in
    );
\bcnt[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0AAC"
    )
        port map (
      I0 => \bcnt[15]_i_12_n_0\,
      I1 => \bcnt[15]_i_13_n_0\,
      I2 => st_DAT_1,
      I3 => st_DAT_0,
      I4 => \gstate_reg_n_0_[3]\,
      O => \bcnt[15]_i_6_n_0\
    );
\bcnt[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[13]\,
      I1 => \bcnt_reg_n_0_[11]\,
      I2 => \bcnt[11]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[12]\,
      I4 => \bcnt_reg_n_0_[14]\,
      O => \bcnt[15]_i_8_n_0\
    );
\bcnt[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => st_DAT_6,
      I1 => st_DAT_7,
      I2 => st_DAT_5,
      O => \bcnt[15]_i_9_n_0\
    );
\bcnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(1),
      I3 => \rbytes_reg[15]\(0),
      I4 => \bcnt_reg_n_0_[0]\,
      I5 => \bcnt_reg_n_0_[1]\,
      O => \bcnt[1]_i_1__0_n_0\
    );
\bcnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EC00CC00CE22E"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(2),
      I3 => rbytes_reg_1_sn_1,
      I4 => \bcnt_reg_n_0_[2]\,
      I5 => \bcnt[2]_i_3_n_0\,
      O => \bcnt[2]_i_1__0_n_0\
    );
\bcnt[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bcnt_reg_n_0_[1]\,
      I1 => \bcnt_reg_n_0_[0]\,
      O => \bcnt[2]_i_3_n_0\
    );
\bcnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EC00CC00CE22E"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(3),
      I3 => rbytes_reg_0_sn_1,
      I4 => \bcnt_reg_n_0_[3]\,
      I5 => \bcnt[3]_i_3_n_0\,
      O => \bcnt[3]_i_1__0_n_0\
    );
\bcnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[0]\,
      I1 => \bcnt_reg_n_0_[1]\,
      I2 => \bcnt_reg_n_0_[2]\,
      O => \bcnt[3]_i_3_n_0\
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(4),
      I3 => \rbytes_reg[2]\,
      I4 => \bcnt_reg_n_0_[4]\,
      I5 => \bcnt[4]_i_3_n_0\,
      O => \bcnt[4]_i_1_n_0\
    );
\bcnt[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[2]\,
      I1 => \bcnt_reg_n_0_[1]\,
      I2 => \bcnt_reg_n_0_[0]\,
      I3 => \bcnt_reg_n_0_[3]\,
      O => \bcnt[4]_i_3_n_0\
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(5),
      I3 => \rbytes_reg[4]\,
      I4 => \bcnt_reg_n_0_[5]\,
      I5 => \bcnt[5]_i_3_n_0\,
      O => \bcnt[5]_i_1_n_0\
    );
\bcnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[3]\,
      I1 => \bcnt_reg_n_0_[0]\,
      I2 => \bcnt_reg_n_0_[1]\,
      I3 => \bcnt_reg_n_0_[2]\,
      I4 => \bcnt_reg_n_0_[4]\,
      O => \bcnt[5]_i_3_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(6),
      I3 => \rbytes_reg[5]\,
      I4 => \bcnt_reg_n_0_[6]\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[6]_i_1_n_0\
    );
\bcnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[4]\,
      I1 => \bcnt_reg_n_0_[2]\,
      I2 => \bcnt_reg_n_0_[1]\,
      I3 => \bcnt_reg_n_0_[0]\,
      I4 => \bcnt_reg_n_0_[3]\,
      I5 => \bcnt_reg_n_0_[5]\,
      O => \bcnt[6]_i_3_n_0\
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(7),
      I3 => \rbytes_reg[6]\,
      I4 => \bcnt_reg_n_0_[7]\,
      I5 => \bcnt[7]_i_3_n_0\,
      O => \bcnt[7]_i_1_n_0\
    );
\bcnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[5]\,
      I1 => \bcnt[4]_i_3_n_0\,
      I2 => \bcnt_reg_n_0_[4]\,
      I3 => \bcnt_reg_n_0_[6]\,
      O => \bcnt[7]_i_3_n_0\
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(8),
      I3 => \rbytes_reg[7]\,
      I4 => \bcnt_reg_n_0_[8]\,
      I5 => \bcnt[8]_i_3_n_0\,
      O => \bcnt[8]_i_1_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[6]\,
      I1 => \bcnt_reg_n_0_[4]\,
      I2 => \bcnt[4]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[5]\,
      I4 => \bcnt_reg_n_0_[7]\,
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE20CC00CC02EE2"
    )
        port map (
      I0 => gmii_tx_en35_in,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \rbytes_reg[15]\(9),
      I3 => \rbytes_reg[8]\,
      I4 => \bcnt_reg_n_0_[9]\,
      I5 => \bcnt[9]_i_3_n_0\,
      O => \bcnt[9]_i_1_n_0\
    );
\bcnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \bcnt_reg_n_0_[7]\,
      I1 => \bcnt_reg_n_0_[5]\,
      I2 => \bcnt[4]_i_3_n_0\,
      I3 => \bcnt_reg_n_0_[4]\,
      I4 => \bcnt_reg_n_0_[6]\,
      I5 => \bcnt_reg_n_0_[8]\,
      O => \bcnt[9]_i_3_n_0\
    );
\bcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[0]_i_1__0_n_0\,
      Q => \bcnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[10]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\bcnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[11]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\bcnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[12]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\bcnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[13]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\bcnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[14]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\bcnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[15]_i_2_n_0\,
      Q => \bcnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[1]_i_1__0_n_0\,
      Q => \bcnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[2]_i_1__0_n_0\,
      Q => \bcnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[3]_i_1__0_n_0\,
      Q => \bcnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[4]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[5]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[6]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[7]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[8]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt,
      D => \bcnt[9]_i_1_n_0\,
      Q => \bcnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\bdata1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(0),
      Q => bdata1(0),
      S => \^sr\(0)
    );
\bdata1_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(10),
      Q => bdata1(10),
      S => \^sr\(0)
    );
\bdata1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(11),
      Q => bdata1(11),
      R => \^sr\(0)
    );
\bdata1_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(12),
      Q => bdata1(12),
      S => \^sr\(0)
    );
\bdata1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(13),
      Q => bdata1(13),
      R => \^sr\(0)
    );
\bdata1_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(14),
      Q => bdata1(14),
      S => \^sr\(0)
    );
\bdata1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(15),
      Q => bdata1(15),
      R => \^sr\(0)
    );
\bdata1_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(16),
      Q => bdata1(16),
      S => \^sr\(0)
    );
\bdata1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(17),
      Q => bdata1(17),
      R => \^sr\(0)
    );
\bdata1_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(18),
      Q => bdata1(18),
      S => \^sr\(0)
    );
\bdata1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(19),
      Q => bdata1(19),
      R => \^sr\(0)
    );
\bdata1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(1),
      Q => bdata1(1),
      R => \^sr\(0)
    );
\bdata1_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(20),
      Q => bdata1(20),
      S => \^sr\(0)
    );
\bdata1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(21),
      Q => bdata1(21),
      R => \^sr\(0)
    );
\bdata1_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(22),
      Q => bdata1(22),
      S => \^sr\(0)
    );
\bdata1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(23),
      Q => bdata1(23),
      R => \^sr\(0)
    );
\bdata1_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(24),
      Q => bdata1(24),
      S => \^sr\(0)
    );
\bdata1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(25),
      Q => bdata1(25),
      R => \^sr\(0)
    );
\bdata1_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(26),
      Q => bdata1(26),
      S => \^sr\(0)
    );
\bdata1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(27),
      Q => bdata1(27),
      R => \^sr\(0)
    );
\bdata1_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(28),
      Q => bdata1(28),
      S => \^sr\(0)
    );
\bdata1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(29),
      Q => bdata1(29),
      R => \^sr\(0)
    );
\bdata1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(2),
      Q => bdata1(2),
      S => \^sr\(0)
    );
\bdata1_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(30),
      Q => bdata1(30),
      S => \^sr\(0)
    );
\bdata1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(31),
      Q => bdata1(31),
      R => \^sr\(0)
    );
\bdata1_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(32),
      Q => bdata1(32),
      S => \^sr\(0)
    );
\bdata1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(33),
      Q => bdata1(33),
      R => \^sr\(0)
    );
\bdata1_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(34),
      Q => bdata1(34),
      S => \^sr\(0)
    );
\bdata1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(35),
      Q => bdata1(35),
      R => \^sr\(0)
    );
\bdata1_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(36),
      Q => bdata1(36),
      S => \^sr\(0)
    );
\bdata1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(37),
      Q => bdata1(37),
      R => \^sr\(0)
    );
\bdata1_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(38),
      Q => bdata1(38),
      S => \^sr\(0)
    );
\bdata1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(39),
      Q => bdata1(39),
      R => \^sr\(0)
    );
\bdata1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(3),
      Q => bdata1(3),
      R => \^sr\(0)
    );
\bdata1_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(40),
      Q => bdata1(40),
      S => \^sr\(0)
    );
\bdata1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(41),
      Q => bdata1(41),
      R => \^sr\(0)
    );
\bdata1_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(42),
      Q => bdata1(42),
      S => \^sr\(0)
    );
\bdata1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(43),
      Q => bdata1(43),
      R => \^sr\(0)
    );
\bdata1_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(44),
      Q => bdata1(44),
      S => \^sr\(0)
    );
\bdata1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(45),
      Q => bdata1(45),
      R => \^sr\(0)
    );
\bdata1_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(46),
      Q => bdata1(46),
      S => \^sr\(0)
    );
\bdata1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(47),
      Q => bdata1(47),
      R => \^sr\(0)
    );
\bdata1_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(48),
      Q => bdata1(48),
      S => \^sr\(0)
    );
\bdata1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(49),
      Q => bdata1(49),
      R => \^sr\(0)
    );
\bdata1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(4),
      Q => bdata1(4),
      S => \^sr\(0)
    );
\bdata1_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(50),
      Q => bdata1(50),
      S => \^sr\(0)
    );
\bdata1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(51),
      Q => bdata1(51),
      R => \^sr\(0)
    );
\bdata1_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(52),
      Q => bdata1(52),
      S => \^sr\(0)
    );
\bdata1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(53),
      Q => bdata1(53),
      R => \^sr\(0)
    );
\bdata1_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(54),
      Q => bdata1(54),
      S => \^sr\(0)
    );
\bdata1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(55),
      Q => bdata1(55),
      R => \^sr\(0)
    );
\bdata1_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(56),
      Q => bdata1(56),
      S => \^sr\(0)
    );
\bdata1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(57),
      Q => bdata1(57),
      R => \^sr\(0)
    );
\bdata1_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(58),
      Q => bdata1(58),
      S => \^sr\(0)
    );
\bdata1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(59),
      Q => bdata1(59),
      R => \^sr\(0)
    );
\bdata1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(5),
      Q => bdata1(5),
      R => \^sr\(0)
    );
\bdata1_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(60),
      Q => bdata1(60),
      S => \^sr\(0)
    );
\bdata1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(61),
      Q => bdata1(61),
      R => \^sr\(0)
    );
\bdata1_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(62),
      Q => bdata1(62),
      S => \^sr\(0)
    );
\bdata1_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(63),
      Q => bdata1(63),
      S => \^sr\(0)
    );
\bdata1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(6),
      Q => bdata1(6),
      S => \^sr\(0)
    );
\bdata1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(7),
      Q => bdata1(7),
      R => \^sr\(0)
    );
\bdata1_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(8),
      Q => bdata1(8),
      S => \^sr\(0)
    );
\bdata1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \wdata_reg[63]\(9),
      Q => bdata1(9),
      R => \^sr\(0)
    );
\bdata2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(0),
      Q => bdata2(0),
      S => \^sr\(0)
    );
\bdata2_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(10),
      Q => bdata2(10),
      S => \^sr\(0)
    );
\bdata2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(11),
      Q => bdata2(11),
      R => \^sr\(0)
    );
\bdata2_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(12),
      Q => bdata2(12),
      S => \^sr\(0)
    );
\bdata2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(13),
      Q => bdata2(13),
      R => \^sr\(0)
    );
\bdata2_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(14),
      Q => bdata2(14),
      S => \^sr\(0)
    );
\bdata2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(15),
      Q => bdata2(15),
      R => \^sr\(0)
    );
\bdata2_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(16),
      Q => bdata2(16),
      S => \^sr\(0)
    );
\bdata2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(17),
      Q => bdata2(17),
      R => \^sr\(0)
    );
\bdata2_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(18),
      Q => bdata2(18),
      S => \^sr\(0)
    );
\bdata2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(19),
      Q => bdata2(19),
      R => \^sr\(0)
    );
\bdata2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(1),
      Q => bdata2(1),
      R => \^sr\(0)
    );
\bdata2_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(20),
      Q => bdata2(20),
      S => \^sr\(0)
    );
\bdata2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(21),
      Q => bdata2(21),
      R => \^sr\(0)
    );
\bdata2_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(22),
      Q => bdata2(22),
      S => \^sr\(0)
    );
\bdata2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(23),
      Q => bdata2(23),
      R => \^sr\(0)
    );
\bdata2_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(24),
      Q => bdata2(24),
      S => \^sr\(0)
    );
\bdata2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(25),
      Q => bdata2(25),
      R => \^sr\(0)
    );
\bdata2_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(26),
      Q => bdata2(26),
      S => \^sr\(0)
    );
\bdata2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(27),
      Q => bdata2(27),
      R => \^sr\(0)
    );
\bdata2_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(28),
      Q => bdata2(28),
      S => \^sr\(0)
    );
\bdata2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(29),
      Q => bdata2(29),
      R => \^sr\(0)
    );
\bdata2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(2),
      Q => bdata2(2),
      S => \^sr\(0)
    );
\bdata2_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(30),
      Q => bdata2(30),
      S => \^sr\(0)
    );
\bdata2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(31),
      Q => bdata2(31),
      R => \^sr\(0)
    );
\bdata2_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(32),
      Q => bdata2(32),
      S => \^sr\(0)
    );
\bdata2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(33),
      Q => bdata2(33),
      R => \^sr\(0)
    );
\bdata2_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(34),
      Q => bdata2(34),
      S => \^sr\(0)
    );
\bdata2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(35),
      Q => bdata2(35),
      R => \^sr\(0)
    );
\bdata2_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(36),
      Q => bdata2(36),
      S => \^sr\(0)
    );
\bdata2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(37),
      Q => bdata2(37),
      R => \^sr\(0)
    );
\bdata2_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(38),
      Q => bdata2(38),
      S => \^sr\(0)
    );
\bdata2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(39),
      Q => bdata2(39),
      R => \^sr\(0)
    );
\bdata2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(3),
      Q => bdata2(3),
      R => \^sr\(0)
    );
\bdata2_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(40),
      Q => bdata2(40),
      S => \^sr\(0)
    );
\bdata2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(41),
      Q => bdata2(41),
      R => \^sr\(0)
    );
\bdata2_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(42),
      Q => bdata2(42),
      S => \^sr\(0)
    );
\bdata2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(43),
      Q => bdata2(43),
      R => \^sr\(0)
    );
\bdata2_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(44),
      Q => bdata2(44),
      S => \^sr\(0)
    );
\bdata2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(45),
      Q => bdata2(45),
      R => \^sr\(0)
    );
\bdata2_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(46),
      Q => bdata2(46),
      S => \^sr\(0)
    );
\bdata2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(47),
      Q => bdata2(47),
      R => \^sr\(0)
    );
\bdata2_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(48),
      Q => bdata2(48),
      S => \^sr\(0)
    );
\bdata2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(49),
      Q => bdata2(49),
      R => \^sr\(0)
    );
\bdata2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(4),
      Q => bdata2(4),
      S => \^sr\(0)
    );
\bdata2_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(50),
      Q => bdata2(50),
      S => \^sr\(0)
    );
\bdata2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(51),
      Q => bdata2(51),
      R => \^sr\(0)
    );
\bdata2_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(52),
      Q => bdata2(52),
      S => \^sr\(0)
    );
\bdata2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(53),
      Q => bdata2(53),
      R => \^sr\(0)
    );
\bdata2_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(54),
      Q => bdata2(54),
      S => \^sr\(0)
    );
\bdata2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(55),
      Q => bdata2(55),
      R => \^sr\(0)
    );
\bdata2_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(56),
      Q => bdata2(56),
      S => \^sr\(0)
    );
\bdata2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(57),
      Q => bdata2(57),
      R => \^sr\(0)
    );
\bdata2_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(58),
      Q => bdata2(58),
      S => \^sr\(0)
    );
\bdata2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(59),
      Q => bdata2(59),
      R => \^sr\(0)
    );
\bdata2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(5),
      Q => bdata2(5),
      R => \^sr\(0)
    );
\bdata2_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(60),
      Q => bdata2(60),
      S => \^sr\(0)
    );
\bdata2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(61),
      Q => bdata2(61),
      R => \^sr\(0)
    );
\bdata2_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(62),
      Q => bdata2(62),
      S => \^sr\(0)
    );
\bdata2_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(63),
      Q => bdata2(63),
      S => \^sr\(0)
    );
\bdata2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(6),
      Q => bdata2(6),
      S => \^sr\(0)
    );
\bdata2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(7),
      Q => bdata2(7),
      R => \^sr\(0)
    );
\bdata2_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(8),
      Q => bdata2(8),
      S => \^sr\(0)
    );
\bdata2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => bdata1(9),
      Q => bdata2(9),
      R => \^sr\(0)
    );
\counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFFBBBB"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      I2 => counter(0),
      I3 => \gstate[4]_i_2_n_0\,
      I4 => \rst_\,
      O => p_1_in(0)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFF9F0090009FFF"
    )
        port map (
      I0 => counter(1),
      I1 => counter(0),
      I2 => \gstate[4]_i_2_n_0\,
      I3 => \rst_\,
      I4 => fmac_speed(1),
      I5 => fmac_speed(0),
      O => p_1_in(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A802"
    )
        port map (
      I0 => \counter[8]_i_4_n_0\,
      I1 => counter(1),
      I2 => counter(0),
      I3 => counter(2),
      O => p_1_in(2)
    );
\counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606F600000FF00"
    )
        port map (
      I0 => \counter[3]_i_2_n_0\,
      I1 => counter(3),
      I2 => \gstate[4]_i_2_n_0\,
      I3 => fmac_speed(1),
      I4 => fmac_speed(0),
      I5 => \rst_\,
      O => p_1_in(3)
    );
\counter[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => counter(1),
      I1 => counter(0),
      I2 => counter(2),
      O => \counter[3]_i_2_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => counter(3),
      I1 => counter(2),
      I2 => counter(0),
      I3 => counter(1),
      I4 => \counter[8]_i_4_n_0\,
      I5 => counter(4),
      O => p_1_in(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFF9F0090009FFF"
    )
        port map (
      I0 => \counter[5]_i_2_n_0\,
      I1 => counter(5),
      I2 => \gstate[4]_i_2_n_0\,
      I3 => \rst_\,
      I4 => fmac_speed(1),
      I5 => fmac_speed(0),
      O => p_1_in(5)
    );
\counter[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter(1),
      I1 => counter(0),
      I2 => counter(2),
      I3 => counter(3),
      I4 => counter(4),
      O => \counter[5]_i_2_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFF9F0090009FFF"
    )
        port map (
      I0 => \counter[6]_i_2_n_0\,
      I1 => counter(6),
      I2 => \gstate[4]_i_2_n_0\,
      I3 => \rst_\,
      I4 => fmac_speed(1),
      I5 => fmac_speed(0),
      O => p_1_in(6)
    );
\counter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter(4),
      I1 => counter(3),
      I2 => counter(2),
      I3 => counter(0),
      I4 => counter(1),
      I5 => counter(5),
      O => \counter[6]_i_2_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => counter(5),
      I1 => \counter[7]_i_2_n_0\,
      I2 => counter(4),
      I3 => counter(6),
      I4 => \counter[8]_i_4_n_0\,
      I5 => counter(7),
      O => p_1_in(7)
    );
\counter[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter(3),
      I1 => counter(2),
      I2 => counter(0),
      I3 => counter(1),
      O => \counter[7]_i_2_n_0\
    );
\counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      I2 => \rst_\,
      O => \counter[8]_i_1_n_0\
    );
\counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E010"
    )
        port map (
      I0 => \counter[8]_i_3_n_0\,
      I1 => counter(7),
      I2 => \counter[8]_i_4_n_0\,
      I3 => counter(8),
      O => p_1_in(8)
    );
\counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => counter(5),
      I1 => \counter[8]_i_5_n_0\,
      I2 => counter(2),
      I3 => counter(3),
      I4 => counter(4),
      I5 => counter(6),
      O => \counter[8]_i_3_n_0\
    );
\counter[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rst_\,
      I1 => \gstate[4]_i_2_n_0\,
      O => \counter[8]_i_4_n_0\
    );
\counter[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => counter(0),
      I1 => counter(1),
      O => \counter[8]_i_5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(0),
      Q => counter(0),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(1),
      Q => counter(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(2),
      Q => counter(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(3),
      Q => counter(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(4),
      Q => counter(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(5),
      Q => counter(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(6),
      Q => counter(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(7),
      Q => counter(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \counter[8]_i_1_n_0\,
      D => p_1_in(8),
      Q => counter(8),
      R => '0'
    );
\crc_clr__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDDDDDDDDDDDD"
    )
        port map (
      I0 => \rst_\,
      I1 => \crc_clr__i_2_n_0\,
      I2 => fmac_speed(0),
      I3 => fmac_speed(1),
      I4 => pulse_0,
      I5 => st_GET_WAIT1,
      O => \crc_clr__i_1_n_0\
    );
\crc_clr__i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0333777700004444"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => mode_1G,
      I2 => st_DAT_7,
      I3 => pulse_0,
      I4 => st_TX_CRC,
      I5 => \crc_clr_\,
      O => \crc_clr__i_2_n_0\
    );
\crc_clr__reg\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \crc_clr__i_1_n_0\,
      Q => \crc_clr_\,
      R => '0'
    );
\crc_cnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6F606060606F"
    )
        port map (
      I0 => \rbytes_reg[9]_0\,
      I1 => \rbytes_reg[15]\(10),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => crc_cnt(9),
      I4 => \crc_cnt[10]_i_3_n_0\,
      I5 => crc_cnt(10),
      O => \crc_cnt[10]_i_1_n_0\
    );
\crc_cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => crc_cnt(5),
      I2 => \^q\(0),
      I3 => crc_cnt(4),
      I4 => crc_cnt(6),
      I5 => crc_cnt(8),
      O => \crc_cnt[10]_i_3_n_0\
    );
\crc_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[10]_0\,
      I1 => \rbytes_reg[15]\(11),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \crc_cnt[11]_i_2_n_0\,
      I4 => crc_cnt(11),
      O => \crc_cnt[11]_i_1_n_0\
    );
\crc_cnt[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => crc_cnt(9),
      I1 => \crc_cnt[10]_i_3_n_0\,
      I2 => crc_cnt(10),
      O => \crc_cnt[11]_i_2_n_0\
    );
\crc_cnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => crc_cnt(10),
      I1 => \crc_cnt[10]_i_3_n_0\,
      I2 => crc_cnt(9),
      I3 => crc_cnt(11),
      O => \crc_cnt_reg[12]_0\
    );
\crc_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[12]_0\,
      I1 => \rbytes_reg[15]\(13),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \crc_cnt[13]_i_3_n_0\,
      I4 => crc_cnt(13),
      O => \crc_cnt[13]_i_1_n_0\
    );
\crc_cnt[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => crc_cnt(11),
      I1 => crc_cnt(9),
      I2 => \crc_cnt[10]_i_3_n_0\,
      I3 => crc_cnt(10),
      I4 => \^q\(2),
      O => \crc_cnt[13]_i_3_n_0\
    );
\crc_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[13]_0\,
      I1 => \rbytes_reg[15]\(14),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \crc_cnt[15]_i_5_n_0\,
      I4 => crc_cnt(14),
      O => \crc_cnt[14]_i_1_n_0\
    );
\crc_cnt[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE0E0"
    )
        port map (
      I0 => st_TX_DAT,
      I1 => st_GET_WAIT1,
      I2 => pulse_0,
      I3 => fmac_speed(1),
      I4 => fmac_speed(0),
      O => \crc_cnt[15]_i_1_n_0\
    );
\crc_cnt[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => crc_cnt20_in(0),
      I1 => \^crc_cnt_reg[4]_0\,
      I2 => crc_cnt(14),
      I3 => \crc_cnt[15]_i_5_n_0\,
      I4 => crc_cnt(15),
      O => \crc_cnt[15]_i_2_n_0\
    );
\crc_cnt[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => pulse_0,
      I3 => st_GET_WAIT1,
      O => \^crc_cnt_reg[4]_0\
    );
\crc_cnt[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => crc_cnt(10),
      I2 => \crc_cnt[10]_i_3_n_0\,
      I3 => crc_cnt(9),
      I4 => crc_cnt(11),
      I5 => crc_cnt(13),
      O => \crc_cnt[15]_i_5_n_0\
    );
\crc_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[3]\,
      I1 => \rbytes_reg[15]\(4),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \^q\(0),
      I4 => crc_cnt(4),
      O => \crc_cnt[4]_i_1_n_0\
    );
\crc_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6F6F606060606F"
    )
        port map (
      I0 => \rbytes_reg[4]_0\,
      I1 => \rbytes_reg[15]\(5),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => crc_cnt(4),
      I4 => \^q\(0),
      I5 => crc_cnt(5),
      O => \crc_cnt[5]_i_1_n_0\
    );
\crc_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[5]_0\,
      I1 => \rbytes_reg[15]\(6),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \crc_cnt[6]_i_2_n_0\,
      I4 => crc_cnt(6),
      O => \crc_cnt[6]_i_1_n_0\
    );
\crc_cnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => crc_cnt(4),
      I1 => \^q\(0),
      I2 => crc_cnt(5),
      O => \crc_cnt[6]_i_2_n_0\
    );
\crc_cnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => crc_cnt(5),
      I1 => \^q\(0),
      I2 => crc_cnt(4),
      I3 => crc_cnt(6),
      O => \crc_cnt_reg[7]_0\
    );
\crc_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[7]_0\,
      I1 => \rbytes_reg[15]\(8),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \crc_cnt[8]_i_3_n_0\,
      I4 => crc_cnt(8),
      O => \crc_cnt[8]_i_1_n_0\
    );
\crc_cnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => crc_cnt(6),
      I1 => crc_cnt(4),
      I2 => \^q\(0),
      I3 => crc_cnt(5),
      I4 => \^q\(1),
      O => \crc_cnt[8]_i_3_n_0\
    );
\crc_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => \rbytes_reg[8]_0\,
      I1 => \rbytes_reg[15]\(9),
      I2 => \^crc_cnt_reg[4]_0\,
      I3 => \crc_cnt[10]_i_3_n_0\,
      I4 => crc_cnt(9),
      O => \crc_cnt[9]_i_1_n_0\
    );
\crc_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[10]_i_1_n_0\,
      Q => crc_cnt(10),
      R => \^sr\(0)
    );
\crc_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[11]_i_1_n_0\,
      Q => crc_cnt(11),
      R => \^sr\(0)
    );
\crc_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \rbytes_reg[11]_0\(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\crc_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[13]_i_1_n_0\,
      Q => crc_cnt(13),
      R => \^sr\(0)
    );
\crc_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[14]_i_1_n_0\,
      Q => crc_cnt(14),
      R => \^sr\(0)
    );
\crc_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[15]_i_2_n_0\,
      Q => crc_cnt(15),
      R => \^sr\(0)
    );
\crc_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \rbytes_reg[11]_0\(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\crc_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[4]_i_1_n_0\,
      Q => crc_cnt(4),
      R => \^sr\(0)
    );
\crc_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[5]_i_1_n_0\,
      Q => crc_cnt(5),
      R => \^sr\(0)
    );
\crc_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[6]_i_1_n_0\,
      Q => crc_cnt(6),
      R => \^sr\(0)
    );
\crc_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \rbytes_reg[11]_0\(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\crc_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[8]_i_1_n_0\,
      Q => crc_cnt(8),
      R => \^sr\(0)
    );
\crc_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \crc_cnt[15]_i_1_n_0\,
      D => \crc_cnt[9]_i_1_n_0\,
      Q => crc_cnt(9),
      R => \^sr\(0)
    );
\crc_last__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F7FFFFFFFF"
    )
        port map (
      I0 => st_DAT_5,
      I1 => pulse_1,
      I2 => mode_1G,
      I3 => st_DAT_4,
      I4 => crc_cnt(15),
      I5 => p_0_in11_in,
      O => \crc_last__i_1_n_0\
    );
\crc_last__reg\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \crc_last__i_1_n_0\,
      Q => \crc_last_\,
      S => \^sr\(0)
    );
\crc_we__i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04F7F7F7"
    )
        port map (
      I0 => st_DAT_4,
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      I3 => st_DAT_5,
      I4 => pulse_1,
      I5 => crc_cnt(15),
      O => \crc_we__i_1_n_0\
    );
\crc_we__reg\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \crc_we__i_1_n_0\,
      Q => \crc_we_\,
      S => \^sr\(0)
    );
cts_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => cts_i_2_n_0,
      I3 => idle3(0),
      I4 => idle3(2),
      I5 => cts_i_3_n_0,
      O => cts_i_1_n_0
    );
cts_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => idle3(4),
      I1 => idle3(3),
      I2 => idle3(6),
      I3 => idle3(5),
      I4 => idle3(7),
      I5 => \gstate_reg_n_0_[0]\,
      O => cts_i_2_n_0
    );
cts_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101000000000"
    )
        port map (
      I0 => idle2(2),
      I1 => idle2(0),
      I2 => pulse_1,
      I3 => fmac_speed(1),
      I4 => fmac_speed(0),
      I5 => cts_i_4_n_0,
      O => cts_i_3_n_0
    );
cts_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => idle2(4),
      I1 => idle2(3),
      I2 => idle2(6),
      I3 => idle2(5),
      I4 => idle2(7),
      I5 => \gstate_reg_n_0_[0]\,
      O => cts_i_4_n_0
    );
cts_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => cts_i_1_n_0,
      Q => cts_1g,
      R => \^sr\(0)
    );
gige_crc32x64: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gige_crc32x64
     port map (
      D(63 downto 0) => p_2_in(63 downto 0),
      Q(0) => st_DAT_6,
      bcnt0 => bcnt0,
      \bdata2_reg[63]\(63 downto 0) => bdata2(63 downto 0),
      \crc_clr_\ => \crc_clr_\,
      \crc_cnt_reg[15]\(0) => crc_cnt(15),
      \crc_last_\ => \crc_last_\,
      \crc_we_\ => \crc_we_\,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      insert_crc => insert_crc,
      lclk => lclk,
      mode_1G => mode_1G,
      \new_crc_reg[0]_0\ => \^sr\(0),
      \pdin_reg[63]\(55 downto 0) => pdin(63 downto 8),
      pulse_0 => pulse_0,
      pulse_1 => pulse_1,
      \rbytes_reg_reg[0]_rep\ => \^bdin_reg[24]\,
      \rbytes_reg_reg[0]_rep__0\ => \^new_crc_reg[21]\,
      \rbytes_reg_reg[0]_rep__1\ => \rbytes_reg_reg[0]_rep__1_n_0\,
      \rbytes_reg_reg[0]_rep__1_0\ => \txd[31]_i_2_n_0\,
      \rbytes_reg_reg[0]_rep__1_1\ => \txd[7]_i_2_n_0\,
      \rbytes_reg_reg[1]_rep\ => \^bdin_reg[47]\,
      \rbytes_reg_reg[1]_rep__0\ => \^txd_reg[27]_0\,
      \rbytes_reg_reg[1]_rep__0_0\ => \txd[35]_i_4_n_0\,
      \rbytes_reg_reg[2]\(1) => \^txd_reg[48]_0\(0),
      \rbytes_reg_reg[2]\(0) => rbytes_reg(1),
      \rbytes_reg_reg[2]_0\ => \txd[31]_i_3_n_0\,
      \rbytes_reg_reg[2]_1\(7 downto 0) => D(7 downto 0),
      \rst_\ => \rst_\,
      txd1 => txd1,
      \wcnt_reg[15]\(0) => p_0_in11_in,
      \wdata_reg[10]\ => \wdata_reg[10]\,
      \wdata_reg[11]\ => \wdata_reg[11]\,
      \wdata_reg[12]\ => \wdata_reg[12]\,
      \wdata_reg[13]\ => \wdata_reg[13]\,
      \wdata_reg[14]\ => \wdata_reg[14]\,
      \wdata_reg[15]\ => \wdata_reg[15]\,
      \wdata_reg[16]\ => \wdata_reg[16]\,
      \wdata_reg[16]_0\ => \wdata_reg[16]_0\,
      \wdata_reg[17]\ => \wdata_reg[17]\,
      \wdata_reg[17]_0\ => \wdata_reg[17]_0\,
      \wdata_reg[18]\ => \wdata_reg[18]\,
      \wdata_reg[18]_0\ => \wdata_reg[18]_0\,
      \wdata_reg[19]\ => \wdata_reg[19]\,
      \wdata_reg[19]_0\ => \wdata_reg[19]_0\,
      \wdata_reg[20]\ => \wdata_reg[20]\,
      \wdata_reg[20]_0\ => \wdata_reg[20]_0\,
      \wdata_reg[21]\ => \wdata_reg[21]\,
      \wdata_reg[21]_0\ => \wdata_reg[21]_0\,
      \wdata_reg[22]\ => \wdata_reg[22]\,
      \wdata_reg[22]_0\ => \wdata_reg[22]_0\,
      \wdata_reg[23]\ => \wdata_reg[23]\,
      \wdata_reg[23]_0\ => \wdata_reg[23]_0\,
      \wdata_reg[24]\ => \wdata_reg[24]\,
      \wdata_reg[25]\ => \wdata_reg[25]\,
      \wdata_reg[26]\ => \wdata_reg[26]\,
      \wdata_reg[27]\ => \wdata_reg[27]\,
      \wdata_reg[28]\ => \wdata_reg[28]\,
      \wdata_reg[29]\ => \wdata_reg[29]\,
      \wdata_reg[30]\ => \wdata_reg[30]\,
      \wdata_reg[31]\ => \wdata_reg[31]\,
      \wdata_reg[32]\ => \wdata_reg[32]\,
      \wdata_reg[33]\ => \wdata_reg[33]\,
      \wdata_reg[34]\ => \wdata_reg[34]\,
      \wdata_reg[35]\ => \wdata_reg[35]\,
      \wdata_reg[36]\ => \wdata_reg[36]\,
      \wdata_reg[37]\ => \wdata_reg[37]\,
      \wdata_reg[38]\ => \wdata_reg[38]\,
      \wdata_reg[39]\ => \wdata_reg[39]\,
      \wdata_reg[55]\(55 downto 0) => \wdata_reg[63]\(55 downto 0),
      \wdata_reg[8]\ => \wdata_reg[8]\,
      \wdata_reg[9]\ => \wdata_reg[9]\
    );
gmii_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF30202020"
    )
        port map (
      I0 => st_GET_WAIT2,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      I3 => st_DAT_6,
      I4 => st_WAIT_S,
      I5 => gmii_start_i_2_n_0,
      O => gmii_start_i_1_n_0
    );
gmii_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8000000F800F800"
    )
        port map (
      I0 => st_TX_CRC,
      I1 => st_DAT_7,
      I2 => st_TX_DAT,
      I3 => pulse_1,
      I4 => fmac_speed(1),
      I5 => fmac_speed(0),
      O => gmii_start_i_2_n_0
    );
gmii_start_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => gmii_start_i_1_n_0,
      Q => gmii_start,
      R => \^sr\(0)
    );
gmii_tx_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0F0B0A0A0F08"
    )
        port map (
      I0 => gmii_tx_en_i_2_n_0,
      I1 => gmii_tx_en_i_3_n_0,
      I2 => gmii_tx_en_i_4_n_0,
      I3 => gmii_tx_en_i_5_n_0,
      I4 => mode_1G,
      I5 => \^gmii_tx_en\,
      O => gmii_tx_en_i_1_n_0
    );
gmii_tx_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => gmii_tx_en_i_6_n_0,
      O => gmii_tx_en_i_2_n_0
    );
gmii_tx_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => pulse_0,
      I1 => gmii_tx_en_i_6_n_0,
      I2 => \bcnt_reg_n_0_[0]\,
      I3 => st_WAIT_S,
      I4 => st_TX_CRC,
      I5 => \state_reg_n_0_[0]\,
      O => gmii_tx_en_i_3_n_0
    );
gmii_tx_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \bcnt[15]_i_9_n_0\,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => \gstate_reg_n_0_[3]\,
      I3 => st_DAT_4,
      I4 => \gstate_reg_n_0_[4]\,
      I5 => \bcnt[15]_i_4_n_0\,
      O => gmii_tx_en_i_4_n_0
    );
gmii_tx_en_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => st_DAT_0,
      I1 => pulse_0,
      I2 => gmii_tx_en35_in,
      O => gmii_tx_en_i_5_n_0
    );
gmii_tx_en_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => gmii_tx_en_i_7_n_0,
      I1 => gmii_tx_en_i_8_n_0,
      I2 => \bcnt_reg_n_0_[15]\,
      I3 => \bcnt_reg_n_0_[14]\,
      I4 => \bcnt_reg_n_0_[12]\,
      I5 => \bcnt_reg_n_0_[13]\,
      O => gmii_tx_en_i_6_n_0
    );
gmii_tx_en_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bcnt_reg_n_0_[1]\,
      I1 => \bcnt_reg_n_0_[3]\,
      I2 => \bcnt_reg_n_0_[2]\,
      I3 => gmii_tx_en_i_9_n_0,
      I4 => \bcnt_reg_n_0_[7]\,
      I5 => \bcnt_reg_n_0_[6]\,
      O => gmii_tx_en_i_7_n_0
    );
gmii_tx_en_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bcnt_reg_n_0_[10]\,
      I1 => \bcnt_reg_n_0_[11]\,
      I2 => \bcnt_reg_n_0_[8]\,
      I3 => \bcnt_reg_n_0_[9]\,
      O => gmii_tx_en_i_8_n_0
    );
gmii_tx_en_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bcnt_reg_n_0_[5]\,
      I1 => \bcnt_reg_n_0_[4]\,
      O => gmii_tx_en_i_9_n_0
    );
gmii_tx_en_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => gmii_tx_en_i_1_n_0,
      Q => \^gmii_tx_en\,
      R => \^sr\(0)
    );
gmii_txc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => gmii_txc_i_2_n_0,
      I1 => txc(6),
      I2 => st_DAT_6,
      I3 => txc(5),
      I4 => st_DAT_5,
      I5 => gmii_txc_i_3_n_0,
      O => gmii_txc_i_1_n_0
    );
gmii_txc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88F88888"
    )
        port map (
      I0 => txc(2),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => gmii_txc_i_4_n_0,
      I3 => idle1(0),
      I4 => idle1(2),
      I5 => gmii_txc_i_5_n_0,
      O => gmii_txc_i_2_n_0
    );
gmii_txc_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => txc(3),
      I2 => st_DAT_4,
      I3 => txc(4),
      I4 => txc(7),
      I5 => st_DAT_7,
      O => gmii_txc_i_3_n_0
    );
gmii_txc_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => idle1(3),
      I1 => idle1(4),
      I2 => idle1(5),
      I3 => idle1(6),
      I4 => \gstate_reg_n_0_[0]\,
      I5 => idle1(7),
      O => gmii_txc_i_4_n_0
    );
gmii_txc_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => txc(1),
      I1 => st_DAT_1,
      I2 => txc(0),
      I3 => st_DAT_0,
      O => gmii_txc_i_5_n_0
    );
gmii_txc_reg: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => gmii_txc_i_1_n_0,
      Q => in0,
      S => \^sr\(0)
    );
\gmii_txd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(0),
      I1 => st_DAT_6,
      I2 => in30(0),
      I3 => st_DAT_5,
      I4 => \gmii_txd[0]_i_2_n_0\,
      I5 => \gmii_txd[0]_i_3_n_0\,
      O => \gmii_txd[0]_i_1_n_0\
    );
\gmii_txd[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(0),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[0]\,
      I4 => in32(0),
      I5 => st_DAT_7,
      O => \gmii_txd[0]_i_2_n_0\
    );
\gmii_txd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(0),
      I2 => st_DAT_4,
      I3 => in29(0),
      I4 => \gmii_txd[0]_i_4_n_0\,
      O => \gmii_txd[0]_i_3_n_0\
    );
\gmii_txd[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(0),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(0),
      I3 => st_DAT_1,
      O => \gmii_txd[0]_i_4_n_0\
    );
\gmii_txd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \gmii_txd[1]_i_2_n_0\,
      I1 => \txd_reg_n_0_[1]\,
      I2 => st_DAT_0,
      I3 => in32(1),
      I4 => st_DAT_7,
      I5 => \gmii_txd[1]_i_3_n_0\,
      O => \gmii_txd[1]_i_1_n_0\
    );
\gmii_txd[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in31(1),
      I1 => st_DAT_6,
      I2 => in30(1),
      I3 => st_DAT_5,
      O => \gmii_txd[1]_i_2_n_0\
    );
\gmii_txd[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(1),
      I2 => st_DAT_4,
      I3 => in29(1),
      I4 => \gmii_txd[1]_i_4_n_0\,
      O => \gmii_txd[1]_i_3_n_0\
    );
\gmii_txd[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(1),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(1),
      I3 => st_DAT_1,
      O => \gmii_txd[1]_i_4_n_0\
    );
\gmii_txd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(2),
      I1 => st_DAT_6,
      I2 => in30(2),
      I3 => st_DAT_5,
      I4 => \gmii_txd[2]_i_2_n_0\,
      I5 => \gmii_txd[2]_i_3_n_0\,
      O => \gmii_txd[2]_i_1_n_0\
    );
\gmii_txd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(2),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[2]\,
      I4 => in32(2),
      I5 => st_DAT_7,
      O => \gmii_txd[2]_i_2_n_0\
    );
\gmii_txd[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(2),
      I2 => st_DAT_4,
      I3 => in29(2),
      I4 => \gmii_txd[2]_i_4_n_0\,
      O => \gmii_txd[2]_i_3_n_0\
    );
\gmii_txd[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(2),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(2),
      I3 => st_DAT_1,
      O => \gmii_txd[2]_i_4_n_0\
    );
\gmii_txd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(3),
      I1 => st_DAT_6,
      I2 => in30(3),
      I3 => st_DAT_5,
      I4 => \gmii_txd[3]_i_2_n_0\,
      I5 => \gmii_txd[3]_i_3_n_0\,
      O => \gmii_txd[3]_i_1_n_0\
    );
\gmii_txd[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(3),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[3]\,
      I4 => in32(3),
      I5 => st_DAT_7,
      O => \gmii_txd[3]_i_2_n_0\
    );
\gmii_txd[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(3),
      I2 => st_DAT_4,
      I3 => in29(3),
      I4 => \gmii_txd[3]_i_4_n_0\,
      O => \gmii_txd[3]_i_3_n_0\
    );
\gmii_txd[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(3),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(3),
      I3 => st_DAT_1,
      O => \gmii_txd[3]_i_4_n_0\
    );
\gmii_txd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(4),
      I1 => st_DAT_6,
      I2 => in30(4),
      I3 => st_DAT_5,
      I4 => \gmii_txd[4]_i_2_n_0\,
      I5 => \gmii_txd[4]_i_3_n_0\,
      O => \gmii_txd[4]_i_1_n_0\
    );
\gmii_txd[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(4),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[4]\,
      I4 => in32(4),
      I5 => st_DAT_7,
      O => \gmii_txd[4]_i_2_n_0\
    );
\gmii_txd[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(4),
      I2 => st_DAT_4,
      I3 => in29(4),
      I4 => \gmii_txd[4]_i_4_n_0\,
      O => \gmii_txd[4]_i_3_n_0\
    );
\gmii_txd[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(4),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(4),
      I3 => st_DAT_1,
      O => \gmii_txd[4]_i_4_n_0\
    );
\gmii_txd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(5),
      I1 => st_DAT_6,
      I2 => in30(5),
      I3 => st_DAT_5,
      I4 => \gmii_txd[5]_i_2_n_0\,
      I5 => \gmii_txd[5]_i_3_n_0\,
      O => \gmii_txd[5]_i_1_n_0\
    );
\gmii_txd[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(5),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[5]\,
      I4 => in32(5),
      I5 => st_DAT_7,
      O => \gmii_txd[5]_i_2_n_0\
    );
\gmii_txd[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(5),
      I2 => st_DAT_4,
      I3 => in29(5),
      I4 => \gmii_txd[5]_i_4_n_0\,
      O => \gmii_txd[5]_i_3_n_0\
    );
\gmii_txd[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(5),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(5),
      I3 => st_DAT_1,
      O => \gmii_txd[5]_i_4_n_0\
    );
\gmii_txd[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(6),
      I1 => st_DAT_6,
      I2 => in30(6),
      I3 => st_DAT_5,
      I4 => \gmii_txd[6]_i_2_n_0\,
      I5 => \gmii_txd[6]_i_3_n_0\,
      O => \gmii_txd[6]_i_1_n_0\
    );
\gmii_txd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(6),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[6]\,
      I4 => in32(6),
      I5 => st_DAT_7,
      O => \gmii_txd[6]_i_2_n_0\
    );
\gmii_txd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(6),
      I2 => st_DAT_4,
      I3 => in29(6),
      I4 => \gmii_txd[6]_i_4_n_0\,
      O => \gmii_txd[6]_i_3_n_0\
    );
\gmii_txd[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(6),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(6),
      I3 => st_DAT_1,
      O => \gmii_txd[6]_i_4_n_0\
    );
\gmii_txd[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A8A8AA00A8A8"
    )
        port map (
      I0 => bcnt0,
      I1 => \gmii_txd[7]_i_3_n_0\,
      I2 => \gmii_txd[7]_i_4_n_0\,
      I3 => \gmii_txd[7]_i_5_n_0\,
      I4 => \gstate_reg_n_0_[0]\,
      I5 => st_DAT_0,
      O => \gmii_txd[7]_i_1_n_0\
    );
\gmii_txd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => in31(7),
      I1 => st_DAT_6,
      I2 => in30(7),
      I3 => st_DAT_5,
      I4 => \gmii_txd[7]_i_6_n_0\,
      I5 => \gmii_txd[7]_i_7_n_0\,
      O => \gmii_txd[7]_i_2_n_0\
    );
\gmii_txd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
        port map (
      I0 => st_DAT_0,
      I1 => st_DAT_1,
      I2 => \gstate_reg_n_0_[3]\,
      I3 => \bcnt[15]_i_9_n_0\,
      I4 => \gstate_reg_n_0_[4]\,
      I5 => st_DAT_4,
      O => \gmii_txd[7]_i_3_n_0\
    );
\gmii_txd[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \gstate_reg_n_0_[3]\,
      I1 => st_DAT_0,
      I2 => st_DAT_1,
      I3 => \bcnt[15]_i_13_n_0\,
      O => \gmii_txd[7]_i_4_n_0\
    );
\gmii_txd[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \gstate_reg_n_0_[3]\,
      I1 => st_DAT_1,
      I2 => \bcnt[15]_i_9_n_0\,
      I3 => \gstate_reg_n_0_[4]\,
      I4 => st_DAT_4,
      O => \gmii_txd[7]_i_5_n_0\
    );
\gmii_txd[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => idle1(7),
      I2 => st_DAT_0,
      I3 => \txd_reg_n_0_[7]\,
      I4 => in32(7),
      I5 => st_DAT_7,
      O => \gmii_txd[7]_i_6_n_0\
    );
\gmii_txd[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => in28(7),
      I2 => st_DAT_4,
      I3 => in29(7),
      I4 => \gmii_txd[7]_i_8_n_0\,
      O => \gmii_txd[7]_i_7_n_0\
    );
\gmii_txd[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in27(7),
      I1 => \gstate_reg_n_0_[3]\,
      I2 => in26(7),
      I3 => st_DAT_1,
      O => \gmii_txd[7]_i_8_n_0\
    );
\gmii_txd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[0]_i_1_n_0\,
      Q => gmii_txd(0),
      R => \^sr\(0)
    );
\gmii_txd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[1]_i_1_n_0\,
      Q => gmii_txd(1),
      R => \^sr\(0)
    );
\gmii_txd_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[2]_i_1_n_0\,
      Q => gmii_txd(2),
      S => \^sr\(0)
    );
\gmii_txd_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[3]_i_1_n_0\,
      Q => gmii_txd(3),
      S => \^sr\(0)
    );
\gmii_txd_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[4]_i_1_n_0\,
      Q => gmii_txd(4),
      S => \^sr\(0)
    );
\gmii_txd_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[5]_i_1_n_0\,
      Q => gmii_txd(5),
      S => \^sr\(0)
    );
\gmii_txd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[6]_i_1_n_0\,
      Q => gmii_txd(6),
      R => \^sr\(0)
    );
\gmii_txd_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \gmii_txd[7]_i_1_n_0\,
      D => \gmii_txd[7]_i_2_n_0\,
      Q => gmii_txd(7),
      S => \^sr\(0)
    );
\gstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5540FFFF"
    )
        port map (
      I0 => gmii_start,
      I1 => st_DAT_7,
      I2 => bcnt0,
      I3 => \gstate_reg_n_0_[0]\,
      I4 => \gstate[8]_i_2_n_0\,
      O => \p_0_in__1\(0)
    );
\gstate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A0A0AA8880000"
    )
        port map (
      I0 => \gstate[8]_i_2_n_0\,
      I1 => \gstate_reg_n_0_[0]\,
      I2 => bcnt0,
      I3 => st_DAT_7,
      I4 => gmii_start,
      I5 => st_DAT_0,
      O => \p_0_in__1\(1)
    );
\gstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => st_DAT_0,
      I1 => st_DAT_1,
      I2 => \gstate[8]_i_2_n_0\,
      I3 => bcnt0,
      O => \p_0_in__1\(2)
    );
\gstate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40000040400000"
    )
        port map (
      I0 => mode_1G,
      I1 => \gstate[4]_i_2_n_0\,
      I2 => \gstate_reg_n_0_[3]\,
      I3 => st_DAT_1,
      I4 => \gstate[8]_i_2_n_0\,
      I5 => bcnt0,
      O => \p_0_in__1\(3)
    );
\gstate[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FF000022220000"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => bcnt0,
      I2 => mode_1G,
      I3 => \gstate[4]_i_2_n_0\,
      I4 => \gstate[8]_i_2_n_0\,
      I5 => \gstate_reg_n_0_[3]\,
      O => \p_0_in__1\(4)
    );
\gstate[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gstate[4]_i_3_n_0\,
      I1 => counter(4),
      I2 => counter(2),
      I3 => counter(5),
      I4 => counter(6),
      O => \gstate[4]_i_2_n_0\
    );
\gstate[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter(8),
      I1 => counter(7),
      I2 => counter(0),
      I3 => counter(1),
      I4 => counter(3),
      O => \gstate[4]_i_3_n_0\
    );
\gstate[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => st_DAT_4,
      I2 => \gstate[8]_i_2_n_0\,
      I3 => bcnt0,
      O => \p_0_in__1\(5)
    );
\gstate[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => st_DAT_4,
      I1 => st_DAT_5,
      I2 => \gstate[8]_i_2_n_0\,
      I3 => bcnt0,
      O => \p_0_in__1\(6)
    );
\gstate[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => st_DAT_5,
      I1 => st_DAT_6,
      I2 => \gstate[8]_i_2_n_0\,
      I3 => bcnt0,
      O => \p_0_in__1\(7)
    );
\gstate[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => st_DAT_6,
      I1 => st_DAT_7,
      I2 => \gstate[8]_i_2_n_0\,
      I3 => bcnt0,
      O => \p_0_in__1\(8)
    );
\gstate[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \gstate[8]_i_3_n_0\,
      I1 => \gstate[8]_i_4_n_0\,
      I2 => \gstate[8]_i_5_n_0\,
      I3 => \gstate[8]_i_6_n_0\,
      O => \gstate[8]_i_2_n_0\
    );
\gstate[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => st_DAT_0,
      I2 => st_DAT_1,
      I3 => \gstate_reg_n_0_[3]\,
      O => \gstate[8]_i_3_n_0\
    );
\gstate[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => \gstate_reg_n_0_[0]\,
      I1 => st_DAT_0,
      I2 => st_DAT_1,
      I3 => \gstate_reg_n_0_[3]\,
      O => \gstate[8]_i_4_n_0\
    );
\gstate[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => st_DAT_4,
      I2 => st_DAT_5,
      I3 => st_DAT_6,
      I4 => st_DAT_7,
      O => \gstate[8]_i_5_n_0\
    );
\gstate[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => \gstate_reg_n_0_[4]\,
      I1 => st_DAT_4,
      I2 => st_DAT_5,
      I3 => st_DAT_6,
      I4 => st_DAT_7,
      O => \gstate[8]_i_6_n_0\
    );
\gstate_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \gstate_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => st_DAT_0,
      R => \^sr\(0)
    );
\gstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => st_DAT_1,
      R => \^sr\(0)
    );
\gstate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \gstate_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\gstate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \gstate_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\gstate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => st_DAT_4,
      R => \^sr\(0)
    );
\gstate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => st_DAT_5,
      R => \^sr\(0)
    );
\gstate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => st_DAT_6,
      R => \^sr\(0)
    );
\gstate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__1\(8),
      Q => st_DAT_7,
      R => \^sr\(0)
    );
\idle1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rst_\,
      I1 => \gstate_reg_n_0_[0]\,
      O => idle4
    );
\idle1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(0),
      Q => idle1(0),
      R => idle4
    );
\idle1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(2),
      Q => idle1(2),
      S => idle4
    );
\idle1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(3),
      Q => idle1(3),
      S => idle4
    );
\idle1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(4),
      Q => idle1(4),
      S => idle4
    );
\idle1_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(5),
      Q => idle1(5),
      S => idle4
    );
\idle1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(6),
      Q => idle1(6),
      R => idle4
    );
\idle1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle2(7),
      Q => idle1(7),
      S => idle4
    );
\idle2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(0),
      Q => idle2(0),
      S => idle4
    );
\idle2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(2),
      Q => idle2(2),
      S => idle4
    );
\idle2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(3),
      Q => idle2(3),
      R => idle4
    );
\idle2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(4),
      Q => idle2(4),
      R => idle4
    );
\idle2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(5),
      Q => idle2(5),
      R => idle4
    );
\idle2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(6),
      Q => idle2(6),
      S => idle4
    );
\idle2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle3(7),
      Q => idle2(7),
      S => idle4
    );
\idle3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[0]\,
      Q => idle3(0),
      R => idle4
    );
\idle3_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[2]\,
      Q => idle3(2),
      S => idle4
    );
\idle3_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[3]\,
      Q => idle3(3),
      S => idle4
    );
\idle3_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[4]\,
      Q => idle3(4),
      S => idle4
    );
\idle3_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[5]\,
      Q => idle3(5),
      S => idle4
    );
\idle3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[6]\,
      Q => idle3(6),
      R => idle4
    );
\idle3_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \idle4_reg_n_0_[7]\,
      Q => idle3(7),
      S => idle4
    );
\idle4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(0),
      Q => \idle4_reg_n_0_[0]\,
      R => idle4
    );
\idle4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(2),
      Q => \idle4_reg_n_0_[2]\,
      R => idle4
    );
\idle4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(3),
      Q => \idle4_reg_n_0_[3]\,
      R => idle4
    );
\idle4_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(4),
      Q => \idle4_reg_n_0_[4]\,
      S => idle4
    );
\idle4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(5),
      Q => \idle4_reg_n_0_[5]\,
      R => idle4
    );
\idle4_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(6),
      Q => \idle4_reg_n_0_[6]\,
      S => idle4
    );
\idle4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => idle1(7),
      Q => \idle4_reg_n_0_[7]\,
      R => idle4
    );
insert_crc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACC00000A000000"
    )
        port map (
      I0 => st_DAT_6,
      I1 => pulse_1,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      I4 => last_dat_reg_n_0,
      I5 => st_DAT_7,
      O => insert_crc_i_1_n_0
    );
insert_crc_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => insert_crc_i_1_n_0,
      Q => insert_crc,
      R => \^sr\(0)
    );
last_dat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF200000002"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => st_TX_CRC,
      I2 => st_WAIT_S,
      I3 => st_GET_WAIT1,
      I4 => last_dat_i_2_n_0,
      I5 => last_dat_reg_n_0,
      O => last_dat_i_1_n_0
    );
last_dat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD7"
    )
        port map (
      I0 => bcnt0,
      I1 => st_TX_DAT,
      I2 => st_TX_CRC,
      I3 => st_GET_WAIT2,
      I4 => \state_reg_n_0_[0]\,
      O => last_dat_i_2_n_0
    );
last_dat_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => last_dat_i_1_n_0,
      Q => last_dat_reg_n_0,
      R => \^sr\(0)
    );
\nbytes_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(7),
      Q => nbytes_reg(10),
      R => \^sr\(0)
    );
\nbytes_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(8),
      Q => nbytes_reg(11),
      R => \^sr\(0)
    );
\nbytes_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(9),
      Q => nbytes_reg(12),
      R => \^sr\(0)
    );
\nbytes_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(10),
      Q => nbytes_reg(13),
      R => \^sr\(0)
    );
\nbytes_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(11),
      Q => nbytes_reg(14),
      R => \^sr\(0)
    );
\nbytes_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(12),
      Q => nbytes_reg(15),
      R => \^sr\(0)
    );
\nbytes_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(0),
      Q => nbytes_reg(3),
      R => \^sr\(0)
    );
\nbytes_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(1),
      Q => nbytes_reg(4),
      R => \^sr\(0)
    );
\nbytes_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(2),
      Q => nbytes_reg(5),
      R => \^sr\(0)
    );
\nbytes_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(3),
      Q => nbytes_reg(6),
      R => \^sr\(0)
    );
\nbytes_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(4),
      Q => nbytes_reg(7),
      R => \^sr\(0)
    );
\nbytes_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(5),
      Q => nbytes_reg(8),
      R => \^sr\(0)
    );
\nbytes_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[13]_1\(6),
      Q => nbytes_reg(9),
      R => \^sr\(0)
    );
\pdin[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \crc_we_\,
      O => \pdin[63]_i_1_n_0\
    );
\pdin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(10),
      Q => pdin(10),
      R => \^sr\(0)
    );
\pdin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(11),
      Q => pdin(11),
      R => \^sr\(0)
    );
\pdin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(12),
      Q => pdin(12),
      R => \^sr\(0)
    );
\pdin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(13),
      Q => pdin(13),
      R => \^sr\(0)
    );
\pdin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(14),
      Q => pdin(14),
      R => \^sr\(0)
    );
\pdin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(15),
      Q => pdin(15),
      R => \^sr\(0)
    );
\pdin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(16),
      Q => pdin(16),
      R => \^sr\(0)
    );
\pdin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(17),
      Q => pdin(17),
      R => \^sr\(0)
    );
\pdin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(18),
      Q => pdin(18),
      R => \^sr\(0)
    );
\pdin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(19),
      Q => pdin(19),
      R => \^sr\(0)
    );
\pdin_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(20),
      Q => pdin(20),
      R => \^sr\(0)
    );
\pdin_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(21),
      Q => pdin(21),
      R => \^sr\(0)
    );
\pdin_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(22),
      Q => pdin(22),
      R => \^sr\(0)
    );
\pdin_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(23),
      Q => pdin(23),
      R => \^sr\(0)
    );
\pdin_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(24),
      Q => pdin(24),
      R => \^sr\(0)
    );
\pdin_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(25),
      Q => pdin(25),
      R => \^sr\(0)
    );
\pdin_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(26),
      Q => pdin(26),
      R => \^sr\(0)
    );
\pdin_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(27),
      Q => pdin(27),
      R => \^sr\(0)
    );
\pdin_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(28),
      Q => pdin(28),
      R => \^sr\(0)
    );
\pdin_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(29),
      Q => pdin(29),
      R => \^sr\(0)
    );
\pdin_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(30),
      Q => pdin(30),
      R => \^sr\(0)
    );
\pdin_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(31),
      Q => pdin(31),
      R => \^sr\(0)
    );
\pdin_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(32),
      Q => pdin(32),
      R => \^sr\(0)
    );
\pdin_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(33),
      Q => pdin(33),
      R => \^sr\(0)
    );
\pdin_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(34),
      Q => pdin(34),
      R => \^sr\(0)
    );
\pdin_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(35),
      Q => pdin(35),
      R => \^sr\(0)
    );
\pdin_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(36),
      Q => pdin(36),
      R => \^sr\(0)
    );
\pdin_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(37),
      Q => pdin(37),
      R => \^sr\(0)
    );
\pdin_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(38),
      Q => pdin(38),
      R => \^sr\(0)
    );
\pdin_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(39),
      Q => pdin(39),
      R => \^sr\(0)
    );
\pdin_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(40),
      Q => pdin(40),
      R => \^sr\(0)
    );
\pdin_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(41),
      Q => pdin(41),
      R => \^sr\(0)
    );
\pdin_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(42),
      Q => pdin(42),
      R => \^sr\(0)
    );
\pdin_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(43),
      Q => pdin(43),
      R => \^sr\(0)
    );
\pdin_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(44),
      Q => pdin(44),
      R => \^sr\(0)
    );
\pdin_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(45),
      Q => pdin(45),
      R => \^sr\(0)
    );
\pdin_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(46),
      Q => pdin(46),
      R => \^sr\(0)
    );
\pdin_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(47),
      Q => pdin(47),
      R => \^sr\(0)
    );
\pdin_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(48),
      Q => pdin(48),
      R => \^sr\(0)
    );
\pdin_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(49),
      Q => pdin(49),
      R => \^sr\(0)
    );
\pdin_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(50),
      Q => pdin(50),
      R => \^sr\(0)
    );
\pdin_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(51),
      Q => pdin(51),
      R => \^sr\(0)
    );
\pdin_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(52),
      Q => pdin(52),
      R => \^sr\(0)
    );
\pdin_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(53),
      Q => pdin(53),
      R => \^sr\(0)
    );
\pdin_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(54),
      Q => pdin(54),
      R => \^sr\(0)
    );
\pdin_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(55),
      Q => pdin(55),
      R => \^sr\(0)
    );
\pdin_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(56),
      Q => pdin(56),
      R => \^sr\(0)
    );
\pdin_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(57),
      Q => pdin(57),
      R => \^sr\(0)
    );
\pdin_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(58),
      Q => pdin(58),
      R => \^sr\(0)
    );
\pdin_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(59),
      Q => pdin(59),
      R => \^sr\(0)
    );
\pdin_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(60),
      Q => pdin(60),
      R => \^sr\(0)
    );
\pdin_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(61),
      Q => pdin(61),
      R => \^sr\(0)
    );
\pdin_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(62),
      Q => pdin(62),
      R => \^sr\(0)
    );
\pdin_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(63),
      Q => pdin(63),
      R => \^sr\(0)
    );
\pdin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(8),
      Q => pdin(8),
      R => \^sr\(0)
    );
\pdin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \pdin[63]_i_1_n_0\,
      D => \wdata_reg[63]\(9),
      Q => pdin(9),
      R => \^sr\(0)
    );
pulse_0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => fmac_speed_0_sn_1,
      D => pulse_1,
      Q => pulse_0,
      R => \^sr\(0)
    );
pulse_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => pulse_1_i_3_n_0,
      I1 => counter(0),
      I2 => counter(1),
      I3 => counter(2),
      O => p_1_in2_in
    );
pulse_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => counter(5),
      I1 => counter(6),
      I2 => counter(3),
      I3 => counter(4),
      I4 => counter(8),
      I5 => counter(7),
      O => pulse_1_i_3_n_0
    );
pulse_1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => fmac_speed_0_sn_1,
      D => p_1_in2_in,
      Q => pulse_1,
      R => \^sr\(0)
    );
\rbytes_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(0),
      Q => rbytes_reg(0),
      R => \^sr\(0)
    );
\rbytes_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(0),
      Q => \^bdin_reg[24]\,
      R => \^sr\(0)
    );
\rbytes_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(0),
      Q => \^new_crc_reg[21]\,
      R => \^sr\(0)
    );
\rbytes_reg_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(0),
      Q => \rbytes_reg_reg[0]_rep__1_n_0\,
      R => \^sr\(0)
    );
\rbytes_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(1),
      Q => rbytes_reg(1),
      R => \^sr\(0)
    );
\rbytes_reg_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(1),
      Q => \^bdin_reg[47]\,
      R => \^sr\(0)
    );
\rbytes_reg_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(1),
      Q => \^txd_reg[27]_0\,
      R => \^sr\(0)
    );
\rbytes_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt0,
      D => \rbytes_reg[15]\(2),
      Q => \^txd_reg[48]_0\(0),
      R => \^sr\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => rts,
      I1 => \state[1]_i_2_n_0\,
      I2 => \state[5]_i_2_n_0\,
      O => \p_0_in__0\(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \state[1]_i_2_n_0\,
      I2 => rts,
      I3 => st_GET_WAIT1,
      I4 => bcnt0,
      O => \p_0_in__0\(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0200000"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => st_DAT_4,
      I3 => pulse_0,
      I4 => st_TX_CRC,
      I5 => \state_reg_n_0_[0]\,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => st_GET_WAIT1,
      I1 => bcnt0,
      I2 => \state[5]_i_2_n_0\,
      I3 => st_GET_WAIT2,
      O => \p_0_in__0\(2)
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA888"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \state[3]_i_2_n_0\,
      I2 => st_GET_WAIT2,
      I3 => bcnt0,
      I4 => st_TX_DAT,
      O => \p_0_in__0\(3)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000040404040"
    )
        port map (
      I0 => last_dat_reg_n_0,
      I1 => st_WAIT_S,
      I2 => st_DAT_6,
      I3 => fmac_speed(1),
      I4 => fmac_speed(0),
      I5 => \gstate[4]_i_2_n_0\,
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080AA808080"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => \state[4]_i_2_n_0\,
      I2 => st_TX_CRC,
      I3 => st_WAIT_S,
      I4 => last_dat_reg_n_0,
      I5 => \state[5]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FDF"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      I2 => st_DAT_4,
      I3 => pulse_0,
      O => \state[4]_i_2_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA808080"
    )
        port map (
      I0 => \state[5]_i_2_n_0\,
      I1 => st_TX_DAT,
      I2 => bcnt0,
      I3 => \state[5]_i_3_n_0\,
      I4 => st_WAIT_S,
      O => \p_0_in__0\(5)
    );
\state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => st_GET_WAIT1,
      I2 => st_GET_WAIT2,
      I3 => st_TX_DAT,
      I4 => st_TX_CRC,
      I5 => st_WAIT_S,
      O => \state[5]_i_2_n_0\
    );
\state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2FF"
    )
        port map (
      I0 => \gstate[4]_i_2_n_0\,
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      I3 => st_DAT_6,
      O => \state[5]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \state_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => st_GET_WAIT1,
      R => \^sr\(0)
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => st_GET_WAIT2,
      R => \^sr\(0)
    );
\state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => st_TX_DAT,
      R => \^sr\(0)
    );
\state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => st_TX_CRC,
      R => \^sr\(0)
    );
\state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => st_WAIT_S,
      R => \^sr\(0)
    );
\txc[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0CAE0C"
    )
        port map (
      I0 => st_TX_DAT,
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      I3 => pulse_0,
      I4 => st_TX_CRC,
      O => \txc[7]_i_1_n_0\
    );
\txc_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAAAABEAAAAAA"
    )
        port map (
      I0 => st_GET_WAIT2,
      I1 => rbytes_reg(1),
      I2 => \^txd_reg[48]_0\(0),
      I3 => p_0_in11_in,
      I4 => last_dat_reg_n_0,
      I5 => rbytes_reg(0),
      O => \txc_int[0]_i_1_n_0\
    );
\txc_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000808000"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => last_dat_reg_n_0,
      I2 => st_WAIT_S,
      I3 => \^txd_reg[48]_0\(0),
      I4 => rbytes_reg(1),
      I5 => rbytes_reg(0),
      O => \txc_int[1]_i_1_n_0\
    );
\txc_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E00000000000000"
    )
        port map (
      I0 => \^txd_reg[48]_0\(0),
      I1 => rbytes_reg(0),
      I2 => rbytes_reg(1),
      I3 => p_0_in11_in,
      I4 => last_dat_reg_n_0,
      I5 => st_WAIT_S,
      O => \txc_int[2]_i_1_n_0\
    );
\txc_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808000"
    )
        port map (
      I0 => st_WAIT_S,
      I1 => last_dat_reg_n_0,
      I2 => p_0_in11_in,
      I3 => \^txd_reg[48]_0\(0),
      I4 => rbytes_reg(1),
      I5 => rbytes_reg(0),
      O => \txc_int[3]_i_1_n_0\
    );
\txc_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => last_dat_reg_n_0,
      I2 => st_WAIT_S,
      O => \txc_int[4]_i_1_n_0\
    );
\txc_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00040000000000"
    )
        port map (
      I0 => \^txd_reg[48]_0\(0),
      I1 => rbytes_reg(0),
      I2 => rbytes_reg(1),
      I3 => st_WAIT_S,
      I4 => last_dat_reg_n_0,
      I5 => p_0_in11_in,
      O => \txc_int[5]_i_1_n_0\
    );
\txc_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00060000000000"
    )
        port map (
      I0 => rbytes_reg(0),
      I1 => rbytes_reg(1),
      I2 => \^txd_reg[48]_0\(0),
      I3 => st_WAIT_S,
      I4 => last_dat_reg_n_0,
      I5 => p_0_in11_in,
      O => \txc_int[6]_i_1_n_0\
    );
\txc_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2808200020002000"
    )
        port map (
      I0 => \txc_int[7]_i_3_n_0\,
      I1 => st_WAIT_S,
      I2 => st_GET_WAIT2,
      I3 => bcnt0,
      I4 => st_DAT_6,
      I5 => \txc_int[7]_i_4_n_0\,
      O => txc_int
    );
\txc_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000E0000000000"
    )
        port map (
      I0 => rbytes_reg(0),
      I1 => rbytes_reg(1),
      I2 => \^txd_reg[48]_0\(0),
      I3 => st_WAIT_S,
      I4 => last_dat_reg_n_0,
      I5 => p_0_in11_in,
      O => \txc_int[7]_i_2_n_0\
    );
\txc_int[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => st_GET_WAIT1,
      I1 => \state_reg_n_0_[0]\,
      I2 => st_TX_CRC,
      I3 => st_TX_DAT,
      O => \txc_int[7]_i_3_n_0\
    );
\txc_int[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pulse_0,
      I1 => fmac_speed(1),
      I2 => fmac_speed(0),
      O => \txc_int[7]_i_4_n_0\
    );
\txc_int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[0]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\txc_int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[1]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[1]\,
      S => \^sr\(0)
    );
\txc_int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[2]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[2]\,
      S => \^sr\(0)
    );
\txc_int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[3]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[3]\,
      S => \^sr\(0)
    );
\txc_int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[4]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[4]\,
      S => \^sr\(0)
    );
\txc_int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[5]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[5]\,
      S => \^sr\(0)
    );
\txc_int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[6]_i_1_n_0\,
      Q => \txc_int_reg_n_0_[6]\,
      S => \^sr\(0)
    );
\txc_int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => txc_int,
      D => \txc_int[7]_i_2_n_0\,
      Q => \txc_int_reg_n_0_[7]\,
      S => \^sr\(0)
    );
\txc_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[0]\,
      Q => txc(0),
      S => \^sr\(0)
    );
\txc_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[1]\,
      Q => txc(1),
      S => \^sr\(0)
    );
\txc_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[2]\,
      Q => txc(2),
      S => \^sr\(0)
    );
\txc_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[3]\,
      Q => txc(3),
      S => \^sr\(0)
    );
\txc_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[4]\,
      Q => txc(4),
      S => \^sr\(0)
    );
\txc_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[5]\,
      Q => txc(5),
      S => \^sr\(0)
    );
\txc_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[6]\,
      Q => txc(6),
      S => \^sr\(0)
    );
\txc_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txc[7]_i_1_n_0\,
      D => \txc_int_reg_n_0_[7]\,
      Q => txc(7),
      S => \^sr\(0)
    );
\txd[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_n_0\,
      I1 => \^txd_reg[27]_0\,
      I2 => \^txd_reg[48]_0\(0),
      O => \txd[31]_i_2_n_0\
    );
\txd[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^txd_reg[48]_0\(0),
      I1 => pulse_0,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      I4 => st_TX_DAT,
      I5 => p_0_in11_in,
      O => \txd[31]_i_3_n_0\
    );
\txd[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txd_reg[27]_0\,
      I1 => \rbytes_reg_reg[0]_rep__1_n_0\,
      O => \txd[35]_i_4_n_0\
    );
\txd[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA08"
    )
        port map (
      I0 => st_TX_DAT,
      I1 => fmac_speed(0),
      I2 => fmac_speed(1),
      I3 => pulse_0,
      I4 => insert_crc,
      O => \txd[63]_i_1_n_0\
    );
\txd[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => st_TX_DAT,
      I2 => fmac_speed(0),
      I3 => fmac_speed(1),
      I4 => pulse_0,
      O => txd1
    );
\txd[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rbytes_reg_reg[0]_rep__1_n_0\,
      I1 => \^txd_reg[27]_0\,
      I2 => \^txd_reg[48]_0\(0),
      O => \txd[7]_i_2_n_0\
    );
\txd_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(0),
      Q => \txd_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\txd_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(10),
      Q => in26(2),
      S => \^sr\(0)
    );
\txd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(11),
      Q => in26(3),
      R => \^sr\(0)
    );
\txd_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(12),
      Q => in26(4),
      S => \^sr\(0)
    );
\txd_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(13),
      Q => in26(5),
      S => \^sr\(0)
    );
\txd_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(14),
      Q => in26(6),
      S => \^sr\(0)
    );
\txd_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(15),
      Q => in26(7),
      S => \^sr\(0)
    );
\txd_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(16),
      Q => in27(0),
      S => \^sr\(0)
    );
\txd_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(17),
      Q => in27(1),
      S => \^sr\(0)
    );
\txd_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(18),
      Q => in27(2),
      S => \^sr\(0)
    );
\txd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(19),
      Q => in27(3),
      R => \^sr\(0)
    );
\txd_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(1),
      Q => \txd_reg_n_0_[1]\,
      S => \^sr\(0)
    );
\txd_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(20),
      Q => in27(4),
      S => \^sr\(0)
    );
\txd_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(21),
      Q => in27(5),
      S => \^sr\(0)
    );
\txd_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(22),
      Q => in27(6),
      S => \^sr\(0)
    );
\txd_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(23),
      Q => in27(7),
      S => \^sr\(0)
    );
\txd_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(24),
      Q => in28(0),
      S => \^sr\(0)
    );
\txd_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(25),
      Q => in28(1),
      S => \^sr\(0)
    );
\txd_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(26),
      Q => in28(2),
      S => \^sr\(0)
    );
\txd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(27),
      Q => in28(3),
      R => \^sr\(0)
    );
\txd_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(28),
      Q => in28(4),
      S => \^sr\(0)
    );
\txd_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(29),
      Q => in28(5),
      S => \^sr\(0)
    );
\txd_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(2),
      Q => \txd_reg_n_0_[2]\,
      S => \^sr\(0)
    );
\txd_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(30),
      Q => in28(6),
      S => \^sr\(0)
    );
\txd_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(31),
      Q => in28(7),
      S => \^sr\(0)
    );
\txd_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(32),
      Q => in29(0),
      S => \^sr\(0)
    );
\txd_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(33),
      Q => in29(1),
      S => \^sr\(0)
    );
\txd_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(34),
      Q => in29(2),
      S => \^sr\(0)
    );
\txd_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(35),
      Q => in29(3),
      R => \^sr\(0)
    );
\txd_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(36),
      Q => in29(4),
      S => \^sr\(0)
    );
\txd_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(37),
      Q => in29(5),
      S => \^sr\(0)
    );
\txd_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(38),
      Q => in29(6),
      S => \^sr\(0)
    );
\txd_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(39),
      Q => in29(7),
      S => \^sr\(0)
    );
\txd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(3),
      Q => \txd_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\txd_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(40),
      Q => in30(0),
      S => \^sr\(0)
    );
\txd_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(41),
      Q => in30(1),
      S => \^sr\(0)
    );
\txd_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(42),
      Q => in30(2),
      S => \^sr\(0)
    );
\txd_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(43),
      Q => in30(3),
      R => \^sr\(0)
    );
\txd_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(44),
      Q => in30(4),
      S => \^sr\(0)
    );
\txd_reg[45]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(45),
      Q => in30(5),
      S => \^sr\(0)
    );
\txd_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(46),
      Q => in30(6),
      S => \^sr\(0)
    );
\txd_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(47),
      Q => in30(7),
      S => \^sr\(0)
    );
\txd_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(48),
      Q => in31(0),
      S => \^sr\(0)
    );
\txd_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(49),
      Q => in31(1),
      S => \^sr\(0)
    );
\txd_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(4),
      Q => \txd_reg_n_0_[4]\,
      S => \^sr\(0)
    );
\txd_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(50),
      Q => in31(2),
      S => \^sr\(0)
    );
\txd_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(51),
      Q => in31(3),
      R => \^sr\(0)
    );
\txd_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(52),
      Q => in31(4),
      S => \^sr\(0)
    );
\txd_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(53),
      Q => in31(5),
      S => \^sr\(0)
    );
\txd_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(54),
      Q => in31(6),
      S => \^sr\(0)
    );
\txd_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(55),
      Q => in31(7),
      S => \^sr\(0)
    );
\txd_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(56),
      Q => in32(0),
      S => \^sr\(0)
    );
\txd_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(57),
      Q => in32(1),
      S => \^sr\(0)
    );
\txd_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(58),
      Q => in32(2),
      S => \^sr\(0)
    );
\txd_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(59),
      Q => in32(3),
      R => \^sr\(0)
    );
\txd_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(5),
      Q => \txd_reg_n_0_[5]\,
      S => \^sr\(0)
    );
\txd_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(60),
      Q => in32(4),
      S => \^sr\(0)
    );
\txd_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(61),
      Q => in32(5),
      S => \^sr\(0)
    );
\txd_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(62),
      Q => in32(6),
      S => \^sr\(0)
    );
\txd_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(63),
      Q => in32(7),
      S => \^sr\(0)
    );
\txd_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(6),
      Q => \txd_reg_n_0_[6]\,
      S => \^sr\(0)
    );
\txd_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(7),
      Q => \txd_reg_n_0_[7]\,
      S => \^sr\(0)
    );
\txd_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(8),
      Q => in26(0),
      S => \^sr\(0)
    );
\txd_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => \txd[63]_i_1_n_0\,
      D => p_2_in(9),
      Q => in26(1),
      S => \^sr\(0)
    );
\wcnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FF00A9A900FF"
    )
        port map (
      I0 => nbytes_reg(10),
      I1 => nbytes_reg(9),
      I2 => \wcnt[10]_i_2_n_0\,
      I3 => \wcnt_reg_n_0_[10]\,
      I4 => st_GET_WAIT2,
      I5 => \wcnt[10]_i_3_n_0\,
      O => \wcnt[10]_i_1_n_0\
    );
\wcnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => nbytes_reg(7),
      I1 => nbytes_reg(5),
      I2 => nbytes_reg(3),
      I3 => nbytes_reg(4),
      I4 => nbytes_reg(6),
      I5 => nbytes_reg(8),
      O => \wcnt[10]_i_2_n_0\
    );
\wcnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[8]\,
      I1 => \wcnt_reg_n_0_[6]\,
      I2 => \wcnt[5]_i_2_n_0\,
      I3 => \wcnt_reg_n_0_[5]\,
      I4 => \wcnt_reg_n_0_[7]\,
      I5 => \wcnt_reg_n_0_[9]\,
      O => \wcnt[10]_i_3_n_0\
    );
\wcnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FF00A9A900FF"
    )
        port map (
      I0 => nbytes_reg(11),
      I1 => nbytes_reg(10),
      I2 => \wcnt[11]_i_2_n_0\,
      I3 => \wcnt_reg_n_0_[11]\,
      I4 => st_GET_WAIT2,
      I5 => \wcnt[11]_i_3_n_0\,
      O => \wcnt[11]_i_1_n_0\
    );
\wcnt[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => nbytes_reg(8),
      I1 => nbytes_reg(6),
      I2 => \wcnt[6]_i_2_n_0\,
      I3 => nbytes_reg(5),
      I4 => nbytes_reg(7),
      I5 => nbytes_reg(9),
      O => \wcnt[11]_i_2_n_0\
    );
\wcnt[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[9]\,
      I1 => \wcnt[9]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[10]\,
      O => \wcnt[11]_i_3_n_0\
    );
\wcnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => nbytes_reg(12),
      I1 => \wcnt[12]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[12]\,
      I3 => st_GET_WAIT2,
      I4 => \wcnt[12]_i_3_n_0\,
      O => \wcnt[12]_i_1_n_0\
    );
\wcnt[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nbytes_reg(10),
      I1 => \wcnt[10]_i_2_n_0\,
      I2 => nbytes_reg(9),
      I3 => nbytes_reg(11),
      O => \wcnt[12]_i_2_n_0\
    );
\wcnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[10]\,
      I1 => \wcnt[9]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[9]\,
      I3 => \wcnt_reg_n_0_[11]\,
      O => \wcnt[12]_i_3_n_0\
    );
\wcnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => nbytes_reg(13),
      I1 => \wcnt[13]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[13]\,
      I3 => st_GET_WAIT2,
      I4 => \wcnt[13]_i_3_n_0\,
      O => \wcnt[13]_i_1_n_0\
    );
\wcnt[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nbytes_reg(11),
      I1 => nbytes_reg(9),
      I2 => \wcnt[10]_i_2_n_0\,
      I3 => nbytes_reg(10),
      I4 => nbytes_reg(12),
      O => \wcnt[13]_i_2_n_0\
    );
\wcnt[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[11]\,
      I1 => \wcnt_reg_n_0_[9]\,
      I2 => \wcnt[9]_i_2_n_0\,
      I3 => \wcnt_reg_n_0_[10]\,
      I4 => \wcnt_reg_n_0_[12]\,
      O => \wcnt[13]_i_3_n_0\
    );
\wcnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => nbytes_reg(14),
      I1 => \wcnt[15]_i_4_n_0\,
      I2 => \wcnt_reg_n_0_[14]\,
      I3 => st_GET_WAIT2,
      I4 => \wcnt[14]_i_2_n_0\,
      O => \wcnt[14]_i_1_n_0\
    );
\wcnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[12]\,
      I1 => \wcnt_reg_n_0_[10]\,
      I2 => \wcnt[9]_i_2_n_0\,
      I3 => \wcnt_reg_n_0_[9]\,
      I4 => \wcnt_reg_n_0_[11]\,
      I5 => \wcnt_reg_n_0_[13]\,
      O => \wcnt[14]_i_2_n_0\
    );
\wcnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011000000000"
    )
        port map (
      I0 => st_WAIT_S,
      I1 => st_GET_WAIT1,
      I2 => st_GET_WAIT2,
      I3 => st_TX_DAT,
      I4 => crc_clr_1,
      I5 => bcnt0,
      O => wcnt
    );
\wcnt[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FF00A9A900FF"
    )
        port map (
      I0 => nbytes_reg(15),
      I1 => nbytes_reg(14),
      I2 => \wcnt[15]_i_4_n_0\,
      I3 => p_0_in11_in,
      I4 => st_GET_WAIT2,
      I5 => \wcnt[15]_i_5_n_0\,
      O => \wcnt[15]_i_2_n_0\
    );
\wcnt[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => st_TX_CRC,
      I1 => \state_reg_n_0_[0]\,
      O => crc_clr_1
    );
\wcnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => nbytes_reg(12),
      I1 => nbytes_reg(10),
      I2 => \wcnt[10]_i_2_n_0\,
      I3 => nbytes_reg(9),
      I4 => nbytes_reg(11),
      I5 => nbytes_reg(13),
      O => \wcnt[15]_i_4_n_0\
    );
\wcnt[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[13]\,
      I1 => \wcnt_reg_n_0_[11]\,
      I2 => \wcnt[10]_i_3_n_0\,
      I3 => \wcnt_reg_n_0_[10]\,
      I4 => \wcnt_reg_n_0_[12]\,
      I5 => \wcnt_reg_n_0_[14]\,
      O => \wcnt[15]_i_5_n_0\
    );
\wcnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => nbytes_reg(3),
      I1 => st_GET_WAIT2,
      I2 => \wcnt_reg_n_0_[3]\,
      O => \wcnt[3]_i_1_n_0\
    );
\wcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => nbytes_reg(4),
      I1 => nbytes_reg(3),
      I2 => \wcnt_reg_n_0_[4]\,
      I3 => \wcnt_reg_n_0_[3]\,
      I4 => st_GET_WAIT2,
      O => \wcnt[4]_i_1_n_0\
    );
\wcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FF00A9A900FF"
    )
        port map (
      I0 => nbytes_reg(5),
      I1 => nbytes_reg(4),
      I2 => nbytes_reg(3),
      I3 => \wcnt_reg_n_0_[5]\,
      I4 => st_GET_WAIT2,
      I5 => \wcnt[5]_i_2_n_0\,
      O => \wcnt[5]_i_1_n_0\
    );
\wcnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wcnt_reg_n_0_[3]\,
      I1 => \wcnt_reg_n_0_[4]\,
      O => \wcnt[5]_i_2_n_0\
    );
\wcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FF00A9A900FF"
    )
        port map (
      I0 => nbytes_reg(6),
      I1 => nbytes_reg(5),
      I2 => \wcnt[6]_i_2_n_0\,
      I3 => \wcnt_reg_n_0_[6]\,
      I4 => st_GET_WAIT2,
      I5 => \wcnt[6]_i_3_n_0\,
      O => \wcnt[6]_i_1_n_0\
    );
\wcnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nbytes_reg(3),
      I1 => nbytes_reg(4),
      O => \wcnt[6]_i_2_n_0\
    );
\wcnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[4]\,
      I1 => \wcnt_reg_n_0_[3]\,
      I2 => \wcnt_reg_n_0_[5]\,
      O => \wcnt[6]_i_3_n_0\
    );
\wcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => nbytes_reg(7),
      I1 => \wcnt[7]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[7]\,
      I3 => st_GET_WAIT2,
      I4 => \wcnt[7]_i_3_n_0\,
      O => \wcnt[7]_i_1_n_0\
    );
\wcnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nbytes_reg(5),
      I1 => nbytes_reg(3),
      I2 => nbytes_reg(4),
      I3 => nbytes_reg(6),
      O => \wcnt[7]_i_2_n_0\
    );
\wcnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[5]\,
      I1 => \wcnt_reg_n_0_[3]\,
      I2 => \wcnt_reg_n_0_[4]\,
      I3 => \wcnt_reg_n_0_[6]\,
      O => \wcnt[7]_i_3_n_0\
    );
\wcnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => nbytes_reg(8),
      I1 => \wcnt[8]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[8]\,
      I3 => st_GET_WAIT2,
      I4 => \wcnt[8]_i_3_n_0\,
      O => \wcnt[8]_i_1_n_0\
    );
\wcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nbytes_reg(6),
      I1 => nbytes_reg(4),
      I2 => nbytes_reg(3),
      I3 => nbytes_reg(5),
      I4 => nbytes_reg(7),
      O => \wcnt[8]_i_2_n_0\
    );
\wcnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[6]\,
      I1 => \wcnt_reg_n_0_[4]\,
      I2 => \wcnt_reg_n_0_[3]\,
      I3 => \wcnt_reg_n_0_[5]\,
      I4 => \wcnt_reg_n_0_[7]\,
      O => \wcnt[8]_i_3_n_0\
    );
\wcnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99F0990F"
    )
        port map (
      I0 => nbytes_reg(9),
      I1 => \wcnt[10]_i_2_n_0\,
      I2 => \wcnt_reg_n_0_[9]\,
      I3 => st_GET_WAIT2,
      I4 => \wcnt[9]_i_2_n_0\,
      O => \wcnt[9]_i_1_n_0\
    );
\wcnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wcnt_reg_n_0_[7]\,
      I1 => \wcnt_reg_n_0_[5]\,
      I2 => \wcnt_reg_n_0_[3]\,
      I3 => \wcnt_reg_n_0_[4]\,
      I4 => \wcnt_reg_n_0_[6]\,
      I5 => \wcnt_reg_n_0_[8]\,
      O => \wcnt[9]_i_2_n_0\
    );
\wcnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[10]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\wcnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[11]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\wcnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[12]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\wcnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[13]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\wcnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[14]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\wcnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[15]_i_2_n_0\,
      Q => p_0_in11_in,
      R => \^sr\(0)
    );
\wcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[3]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\wcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[4]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\wcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[5]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\wcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[6]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\wcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[7]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\wcnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[8]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\wcnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => wcnt,
      D => \wcnt[9]_i_1_n_0\,
      Q => \wcnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width is
  signal ENB_dly : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_256x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => p_3_out,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_rstram_b,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(7 downto 0) => Q(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0\ is
  signal ENB_dly : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_TX/TX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => p_3_out,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_rstram_b,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0_80\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0_80\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0_80\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0_80\ is
  signal ENB_dly : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_BCNT_16x16 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => p_3_out,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_rstram_b,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized0_81\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POR_B : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized1\ is
  signal ENA_dly_D : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
  signal ENB_dly_D : STD_LOGIC;
  signal \^por_b\ : STD_LOGIC;
  signal RSTA_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "\inst/DFIFO_BRIDGE_RX/RX_DFIFO_32x64 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  POR_B <= \^por_b\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => p_3_out,
      Q => \SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_n_0\
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTA_SHFT_REG(0),
      I1 => RSTA_SHFT_REG(4),
      O => p_3_out
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \^por_b\,
      Q => ENB_dly,
      S => SS(0)
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(0),
      I1 => RSTB_SHFT_REG(4),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => p_1_out,
      Q => \^por_b\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '1',
      Q => RSTA_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => wr_clk,
      D => RSTA_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTA_SHFT_REG(4),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rd_clk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      E(0) => E(0),
      ENA_dly_D => ENA_dly_D,
      ENB_dly_D => ENB_dly_D,
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized10\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized11\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(5 downto 0) => din(5 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized12\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized13\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14_63\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14_63\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14_63\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14_63\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized14_64\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized15\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized16\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized17\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(27 downto 0) => din(27 downto 0),
      dout(27 downto 0) => dout(27 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized8\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs is
  port (
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gic0.gc0.count_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  signal ram_empty_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_i_i_7_n_0 : STD_LOGIC;
  signal ram_empty_i_i_9_n_0 : STD_LOGIC;
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_3_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_7_n_0 : STD_LOGIC;
  signal ram_full_i_i_8_n_0 : STD_LOGIC;
  signal ram_full_i_i_9_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 8;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 8;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(7 downto 0) <= \^rd_pntr_wr\(7 downto 0);
  WR_PNTR_RD(7 downto 0) <= \^wr_pntr_rd\(7 downto 0);
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      O => S(6)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => S(5)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => S(4)
    );
\minusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
\minusOp_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
\minusOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
\minusOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => SS(0),
      I3 => \dest_out_bin_ff_reg[1]\,
      I4 => ram_empty_i_i_5_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ram_empty_i_i_6_n_0,
      I1 => \^wr_pntr_rd\(2),
      I2 => Q(2),
      I3 => \^wr_pntr_rd\(3),
      I4 => Q(3),
      I5 => ram_empty_i_i_7_n_0,
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => \^wr_pntr_rd\(1),
      I3 => Q(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008200"
    )
        port map (
      I0 => ram_empty_i_i_9_n_0,
      I1 => \^wr_pntr_rd\(7),
      I2 => \gc0.count_reg[7]\(3),
      I3 => rd_en,
      I4 => ram_empty_fb_i_reg_0,
      O => ram_empty_i_i_5_n_0
    );
ram_empty_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => Q(5),
      O => ram_empty_i_i_6_n_0
    );
ram_empty_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => Q(6),
      I2 => \^wr_pntr_rd\(7),
      I3 => Q(7),
      O => ram_empty_i_i_7_n_0
    );
ram_empty_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(6),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^wr_pntr_rd\(5),
      I3 => \gc0.count_reg[7]\(1),
      I4 => \gc0.count_reg[7]\(0),
      I5 => \^wr_pntr_rd\(4),
      O => ram_empty_i_i_9_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      I1 => ram_full_i_i_2_n_0,
      I2 => ram_full_i_i_3_n_0,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000000000000"
    )
        port map (
      I0 => \gic0.gc0.count_reg[6]\(3),
      I1 => \^rd_pntr_wr\(3),
      I2 => \out\,
      I3 => ram_full_i_i_5_n_0,
      I4 => ram_full_fb_i_reg_0,
      I5 => ram_full_i_i_7_n_0,
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200000000"
    )
        port map (
      I0 => ram_full_i_i_8_n_0,
      I1 => \^rd_pntr_wr\(2),
      I2 => \gic0.gc0.count_d1_reg[7]\(0),
      I3 => \^rd_pntr_wr\(3),
      I4 => \gic0.gc0.count_d1_reg[7]\(1),
      I5 => ram_full_i_i_9_n_0,
      O => ram_full_i_i_3_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gic0.gc0.count_reg[6]\(2),
      I2 => \^rd_pntr_wr\(0),
      I3 => \gic0.gc0.count_reg[6]\(0),
      I4 => \gic0.gc0.count_reg[6]\(1),
      I5 => \^rd_pntr_wr\(1),
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gic0.gc0.count_reg[6]\(6),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gic0.gc0.count_reg[6]\(5),
      I4 => \gic0.gc0.count_reg[6]\(4),
      I5 => \^rd_pntr_wr\(4),
      O => ram_full_i_i_7_n_0
    );
ram_full_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gic0.gc0.count_d1_reg[7]\(2),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gic0.gc0.count_d1_reg[7]\(3),
      O => ram_full_i_i_8_n_0
    );
ram_full_i_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(6),
      I1 => \gic0.gc0.count_d1_reg[7]\(4),
      I2 => \^rd_pntr_wr\(7),
      I3 => \gic0.gc0.count_d1_reg[7]\(5),
      O => ram_full_i_i_9_n_0
    );
rd_pntr_cdc_inst: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(7 downto 0) => \^rd_pntr_wr\(7 downto 0),
      src_clk => rd_clk,
      src_in_bin(7 downto 0) => Q(7 downto 0)
    );
wr_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(7 downto 0) => \^wr_pntr_rd\(7 downto 0),
      src_clk => wr_clk,
      src_in_bin(7 downto 0) => \gic0.gc0.count_d2_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gic0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(3 downto 0) <= \^rd_pntr_wr\(3 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => \gc0.count_reg[2]\(2),
      I2 => \^wr_pntr_rd\(1),
      I3 => \gc0.count_reg[2]\(1),
      I4 => \gc0.count_reg[2]\(0),
      I5 => \^wr_pntr_rd\(0),
      O => ram_empty_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gic0.gc0.count_reg[2]\(2),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gic0.gc0.count_reg[2]\(1),
      I4 => \gic0.gc0.count_reg[2]\(0),
      I5 => \^rd_pntr_wr\(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => Q(0),
      I2 => \out\,
      O => ram_full_fb_i_reg
    );
rd_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => \^rd_pntr_wr\(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0__xdcDup__1\ is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \gic0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0__xdcDup__1\ : entity is "clk_x_pntrs";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0__xdcDup__1\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 4;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 4;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(3 downto 0) <= \^rd_pntr_wr\(3 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => \gc0.count_reg[2]\(2),
      I2 => \^wr_pntr_rd\(1),
      I3 => \gc0.count_reg[2]\(1),
      I4 => \gc0.count_reg[2]\(0),
      I5 => \^wr_pntr_rd\(0),
      O => ram_empty_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gic0.gc0.count_reg[2]\(2),
      I2 => \^rd_pntr_wr\(1),
      I3 => \gic0.gc0.count_reg[2]\(1),
      I4 => \gic0.gc0.count_reg[2]\(0),
      I5 => \^rd_pntr_wr\(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^rd_pntr_wr\(3),
      I1 => Q(0),
      I2 => \out\,
      O => ram_full_fb_i_reg
    );
rd_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => \^rd_pntr_wr\(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
wr_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => \^wr_pntr_rd\(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized1\ : entity is "clk_x_pntrs";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized1\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2\ : STD_LOGIC;
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_i_i_6_n_0 : STD_LOGIC;
  signal ram_full_i_i_7_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 6;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(5 downto 0) <= \^rd_pntr_wr\(5 downto 0);
  WR_PNTR_RD(5 downto 0) <= \^wr_pntr_rd\(5 downto 0);
\minusOp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(5),
      I1 => Q(5),
      O => S(5)
    );
\minusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      O => S(4)
    );
\minusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(3),
      I1 => Q(3),
      O => S(3)
    );
\minusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(2),
      I1 => Q(2),
      O => S(2)
    );
\minusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => S(1)
    );
\minusOp_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      O => S(0)
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF820082008200"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => \^wr_pntr_rd\(0),
      I2 => Q(0),
      I3 => ram_empty_i_i_3_n_0,
      I4 => E(0),
      I5 => comp1,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => Q(3),
      I1 => \^wr_pntr_rd\(3),
      I2 => Q(2),
      I3 => \^wr_pntr_rd\(2),
      I4 => ram_empty_i_i_5_n_0,
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^wr_pntr_rd\(1),
      I1 => Q(1),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^wr_pntr_rd\(4),
      I1 => Q(4),
      I2 => \^wr_pntr_rd\(5),
      I3 => Q(5),
      O => ram_empty_i_i_5_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2\,
      I1 => \out\,
      I2 => wr_en,
      I3 => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\,
      I4 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gic0.gc0.count_reg[5]\(1),
      I1 => \^rd_pntr_wr\(1),
      I2 => \gic0.gc0.count_reg[5]\(0),
      I3 => \^rd_pntr_wr\(0),
      I4 => ram_full_i_i_4_n_0,
      I5 => ram_full_i_i_5_n_0,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2\
    );
ram_full_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gic0.gc0.count_d1_reg[5]\(1),
      I1 => \^rd_pntr_wr\(1),
      I2 => \gic0.gc0.count_d1_reg[5]\(0),
      I3 => \^rd_pntr_wr\(0),
      I4 => ram_full_i_i_6_n_0,
      I5 => ram_full_i_i_7_n_0,
      O => \gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1\
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gic0.gc0.count_reg[5]\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gic0.gc0.count_reg[5]\(5),
      O => ram_full_i_i_4_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gic0.gc0.count_reg[5]\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gic0.gc0.count_reg[5]\(3),
      O => ram_full_i_i_5_n_0
    );
ram_full_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(4),
      I1 => \gic0.gc0.count_d1_reg[5]\(4),
      I2 => \^rd_pntr_wr\(5),
      I3 => \gic0.gc0.count_d1_reg[5]\(5),
      O => ram_full_i_i_6_n_0
    );
ram_full_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rd_pntr_wr\(2),
      I1 => \gic0.gc0.count_d1_reg[5]\(2),
      I2 => \^rd_pntr_wr\(3),
      I3 => \gic0.gc0.count_d1_reg[5]\(3),
      O => ram_full_i_i_7_n_0
    );
rd_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => \^rd_pntr_wr\(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => Q(5 downto 0)
    );
wr_pntr_cdc_inst: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_gray__parameterized1__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => \^wr_pntr_rd\(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss is
begin
\gsym_dc.dc\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0_38\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0_38\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0_38\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0_38\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized0_43\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized1\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized1\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized1\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2_67\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2_67\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2_67\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2_67\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized2_70\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3\
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_16\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_16\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_16\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_16\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_19\
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_6\ : entity is "dc_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_6\ is
begin
\gsym_dc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_updn_cntr__parameterized3_9\
     port map (
      DI(0) => DI(0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic is
  signal p_8_out : STD_LOGIC;
  signal rpntr_n_1 : STD_LOGIC;
begin
\gras.grdc1.rdc\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as
     port map (
      S(7) => rpntr_n_1,
      S(6 downto 0) => S(6 downto 0),
      SS(0) => SS(0),
      WR_PNTR_RD(6 downto 0) => WR_PNTR_RD(6 downto 0),
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0)
    );
\gras.rsts\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as
     port map (
      E(0) => p_8_out,
      empty => empty,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\,
      \out\ => \out\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_72
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0),
      E(0) => p_8_out,
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => rpntr_n_1,
      SS(0) => SS(0),
      WR_PNTR_RD(4) => WR_PNTR_RD(7),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0\ is
  signal \gras.rsts_n_2\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rpntr_n_0 : STD_LOGIC;
begin
\gras.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0\
     port map (
      E(0) => p_8_out,
      Q(0) => rd_pntr_plus1(3),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      empty => empty,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rpntr_n_0,
      \out\ => \out\,
      ram_empty_i_reg_0 => \gras.rsts_n_2\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_71\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => p_8_out,
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      SS(0) => SS(0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \dest_out_bin_ff_reg[2]\,
      ram_empty_fb_i_reg => \gras.rsts_n_2\,
      ram_empty_i_reg => rpntr_n_0,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0_73\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[2]\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0_73\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0_73\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0_73\ is
  signal \gras.rsts_n_2\ : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rpntr_n_0 : STD_LOGIC;
begin
\gras.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized0_84\
     port map (
      E(0) => p_8_out,
      Q(0) => rd_pntr_plus1(3),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      empty => empty,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => rpntr_n_0,
      \out\ => \out\,
      ram_empty_i_reg_0 => \gras.rsts_n_2\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_85\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => p_8_out,
      Q(3) => rd_pntr_plus1(3),
      Q(2 downto 0) => Q(2 downto 0),
      SS(0) => SS(0),
      WR_PNTR_RD(3 downto 0) => WR_PNTR_RD(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \dest_out_bin_ff_reg[2]\,
      ram_empty_fb_i_reg => \gras.rsts_n_2\,
      ram_empty_i_reg => rpntr_n_0,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized1\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gras.grdc1.rdc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_dc_as__parameterized0\
     port map (
      S(5 downto 0) => S(5 downto 0),
      SS(0) => SS(0),
      WR_PNTR_RD(4 downto 0) => WR_PNTR_RD(4 downto 0),
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0)
    );
\gras.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_as__parameterized1\
     port map (
      E(0) => \^e\(0),
      SS(0) => SS(0),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      empty => empty,
      \out\ => \out\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      WR_PNTR_RD(5 downto 0) => WR_PNTR_RD(5 downto 0),
      comp1 => comp1,
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => wr_rst_reg_reg,
      I3 => srst,
      O => tmp_ram_rd_en
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_23\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp1 => comp1,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      rd_en => rd_en
    );
c2: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_24\
     port map (
      comp1 => comp1,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
\gc0.count_d1[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => \gc0.count_reg[9]\(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => srst,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => wr_rst_reg_reg,
      O => tmp_ram_rd_en
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_28\
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[5]\ => \gcc0.gc0.count_d1_reg[5]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\
    );
c2: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_29\
     port map (
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => E(0)
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => \gc0.count_d1_reg[11]\(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0_39\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_d1_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0_39\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0_39\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0_39\ is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => srst,
      I1 => rd_en,
      I2 => ram_empty_fb_i,
      I3 => wr_rst_reg_reg,
      O => tmp_ram_rd_en
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_41\
     port map (
      comp0 => comp0,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[5]\ => \gcc0.gc0.count_d1_reg[5]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\
    );
c2: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_42\
     port map (
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c2_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => E(0)
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => \gc0.count_d1_reg[11]\(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized1\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => wr_rst_reg_reg,
      I3 => srst,
      O => tmp_ram_rd_en
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_47\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp1 => comp1,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      rd_en => rd_en
    );
c2: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_48\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]_0\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => \gc0.count_reg[8]\(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \dest_out_bin_ff_reg[2]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal \wr_rst_busy_i__0\ : STD_LOGIC;
  signal wr_rst_busy_i_n_0 : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\ : label is "soft_lutpair13";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  SS(0) <= \^ss\(0);
  \out\ <= rst_d3;
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
  wr_rst_busy <= \wr_rst_busy_i__0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^ss\(0),
      I1 => ENB_dly_D,
      I2 => ram_empty_fb_i_reg,
      I3 => rd_en,
      O => ENB_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ss\(0),
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_rst_busy_i__0\,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^syncstages_ff_reg[0]\,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ss\(0),
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ss\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \^syncstages_ff_reg[0]\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^syncstages_ff_reg[0]\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i_n_0,
      Q => \wr_rst_busy_i__0\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ss\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__10\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^syncstages_ff_reg[0]\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__10\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => rst_d3,
      I1 => \dest_out_bin_ff_reg[2]\,
      I2 => ram_full_fb_i_reg_0,
      I3 => \^syncstages_ff_reg[0]\,
      I4 => \gic0.gc0.count_d1_reg[2]\,
      I5 => \dest_out_bin_ff_reg[3]\,
      O => ram_full_fb_i_reg
    );
wr_rst_busy_i: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F020F0F0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \wr_rst_busy_i__0\,
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => wr_rst_busy_i_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic
     port map (
      SS(0) => SS(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_12\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_12\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_12\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_12\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_13
     port map (
      SS(0) => SS(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_2\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_2\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_2\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_3
     port map (
      SS(0) => SS(0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_20\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_20\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_20\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_20\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_21
     port map (
      SS(0) => SS(0),
      clk => clk,
      srst => srst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_25\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_25\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_25\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_25\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_26
     port map (
      SS(0) => SS(0),
      clk => clk,
      srst => srst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_32\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_32\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_32\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_32\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_33
     port map (
      SS(0) => SS(0),
      clk => clk,
      srst => srst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_44\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_44\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_44\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_44\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_45
     port map (
      SS(0) => SS(0),
      clk => clk,
      srst => srst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_49\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_49\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_49\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_49\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_50
     port map (
      SS(0) => SS(0),
      clk => clk,
      srst => srst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_57\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_57\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_57\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_57\ is
begin
\g8serrst.usrst_inst\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_bram_fifo_rstlogic_58
     port map (
      SS(0) => SS(0),
      clk => clk,
      srst => srst,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__1\ is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal \wr_rst_busy_i__0\ : STD_LOGIC;
  signal wr_rst_busy_i_n_0 : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\ : label is "soft_lutpair87";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  SS(0) <= \^ss\(0);
  \out\ <= rst_d3;
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
  wr_rst_busy <= \wr_rst_busy_i__0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^ss\(0),
      I1 => ENB_dly_D,
      I2 => ram_empty_fb_i_reg,
      I3 => rd_en,
      O => ENB_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ss\(0),
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_rst_busy_i__0\,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^syncstages_ff_reg[0]\,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ss\(0),
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ss\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \^syncstages_ff_reg[0]\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^syncstages_ff_reg[0]\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i_n_0,
      Q => \wr_rst_busy_i__0\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__5\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ss\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__4\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^syncstages_ff_reg[0]\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
wr_rst_busy_i: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F020F0F0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \wr_rst_busy_i__0\,
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => wr_rst_busy_i_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__2\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    \dest_out_bin_ff_reg[2]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \dest_out_bin_ff_reg[3]\ : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__2\ is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal \wr_rst_busy_i__0\ : STD_LOGIC;
  signal wr_rst_busy_i_n_0 : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\ : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  SS(0) <= \^ss\(0);
  \out\ <= rst_d3;
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
  wr_rst_busy <= \wr_rst_busy_i__0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \^ss\(0),
      I1 => ENB_dly_D,
      I2 => ram_empty_fb_i_reg,
      I3 => rd_en,
      O => ENB_I
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ss\(0),
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_rst_busy_i__0\,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_d2,
      I1 => \^syncstages_ff_reg[0]\,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ss\(0),
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ss\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \^syncstages_ff_reg[0]\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^syncstages_ff_reg[0]\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i_n_0,
      Q => \wr_rst_busy_i__0\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__7\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ss\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__6\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^syncstages_ff_reg[0]\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__7\
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF40FF40FF40"
    )
        port map (
      I0 => rst_d3,
      I1 => \dest_out_bin_ff_reg[2]\,
      I2 => ram_full_fb_i_reg_0,
      I3 => \^syncstages_ff_reg[0]\,
      I4 => \gic0.gc0.count_d1_reg[2]\,
      I5 => \dest_out_bin_ff_reg[3]\,
      O => ram_full_fb_i_reg
    );
wr_rst_busy_i: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F020F0F0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \wr_rst_busy_i__0\,
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => wr_rst_busy_i_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__3\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    ram_rstram_b : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    POR_B : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__3\ is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arst_sync_rd_rst : STD_LOGIC;
  signal dest_out : STD_LOGIC;
  signal dest_rst : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal \wr_rst_busy_i__0\ : STD_LOGIC;
  signal wr_rst_busy_i_n_0 : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\ : label is "soft_lutpair8";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute SOFT_HLUTNM of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\ : label is "soft_lutpair8";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 5;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  SS(0) <= \^ss\(0);
  \out\ <= rst_d3;
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
  wr_rst_busy <= \wr_rst_busy_i__0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ss\(0),
      I1 => POR_B,
      O => ram_rstram_b
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \wr_rst_busy_i__0\,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^syncstages_ff_reg[0]\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wr_rst_rd_ext(1),
      I1 => \^ss\(0),
      I2 => arst_sync_rd_rst,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      Q => \^ss\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \^syncstages_ff_reg[0]\,
      O => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      Q => \^syncstages_ff_reg[0]\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_busy_i_n_0,
      Q => \wr_rst_busy_i__0\,
      S => dest_rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => dest_out,
      Q => wr_rst_rd_ext(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__9\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^ss\(0)
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_single__8\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^syncstages_ff_reg[0]\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__9\
     port map (
      dest_clk => rd_clk,
      dest_rst => arst_sync_rd_rst,
      src_rst => rst
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_xpm_cdc_sync_rst__8\
     port map (
      dest_clk => wr_clk,
      dest_rst => dest_rst,
      src_rst => rst
    );
wr_rst_busy_i: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F020F0F0"
    )
        port map (
      I0 => rd_rst_wr_ext(1),
      I1 => rd_rst_wr_ext(0),
      I2 => \wr_rst_busy_i__0\,
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => wr_rst_busy_i_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ENA_I : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d1_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gwas.gwdc0.wdc\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as
     port map (
      Q(6 downto 0) => \^q\(6 downto 0),
      S(7) => wpntr_n_0,
      S(6) => wpntr_n_1,
      S(5) => wpntr_n_2,
      S(4) => wpntr_n_3,
      S(3) => wpntr_n_4,
      S(2) => wpntr_n_5,
      S(1) => wpntr_n_6,
      S(0) => wpntr_n_7,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0)
    );
\gwas.wsts\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as
     port map (
      E(0) => \^e\(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      Q(0) => wr_pntr_plus2(7),
      RD_PNTR_WR(0) => RD_PNTR_WR(7),
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(7 downto 0) => \^q\(7 downto 0),
      RD_PNTR_WR(7 downto 0) => RD_PNTR_WR(7 downto 0),
      S(7) => wpntr_n_0,
      S(6) => wpntr_n_1,
      S(5) => wpntr_n_2,
      S(4) => wpntr_n_3,
      S(3) => wpntr_n_4,
      S(2) => wpntr_n_5,
      S(1) => wpntr_n_6,
      S(0) => wpntr_n_7,
      \gic0.gc0.count_d1_reg[7]_0\(7) => wr_pntr_plus2(7),
      \gic0.gc0.count_d1_reg[7]_0\(6 downto 0) => \gic0.gc0.count_d1_reg[6]\(6 downto 0),
      \gic0.gc0.count_d2_reg[7]_0\(5 downto 0) => \gic0.gc0.count_d2_reg[7]\(5 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\,
      \out\ => \out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0\
     port map (
      E(0) => \^e\(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      Q(0) => wr_pntr_plus2(3),
      RD_PNTR_WR(0) => RD_PNTR_WR(3),
      full => full,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d2_reg[3]_0\(0) => \gic0.gc0.count_d2_reg[3]\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0_74\ is
  port (
    full : out STD_LOGIC;
    ENA_I : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0_74\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0_74\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0_74\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized0_82\
     port map (
      E(0) => \^e\(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      Q(0) => wr_pntr_plus2(3),
      RD_PNTR_WR(0) => RD_PNTR_WR(3),
      full => full,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized0_83\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      RD_PNTR_WR(2 downto 0) => RD_PNTR_WR(2 downto 0),
      \gic0.gc0.count_d2_reg[3]_0\(0) => \gic0.gc0.count_d2_reg[3]\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized1\ is
  port (
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized1\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gwas.gwdc0.wdc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_dc_as__parameterized0\
     port map (
      Q(4 downto 0) => \^q\(4 downto 0),
      S(5) => wpntr_n_0,
      S(4) => wpntr_n_1,
      S(3) => wpntr_n_2,
      S(2) => wpntr_n_3,
      S(1) => wpntr_n_4,
      S(0) => wpntr_n_5,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0)
    );
\gwas.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_as__parameterized1\
     port map (
      E(0) => \^e\(0),
      full => full,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(5 downto 0) => \^q\(5 downto 0),
      RD_PNTR_WR(5 downto 0) => RD_PNTR_WR(5 downto 0),
      S(5) => wpntr_n_0,
      S(4) => wpntr_n_1,
      S(3) => wpntr_n_2,
      S(2) => wpntr_n_3,
      S(1) => wpntr_n_4,
      S(0) => wpntr_n_5,
      \gic0.gc0.count_d1_reg[5]_0\(5 downto 0) => \gic0.gc0.count_d1_reg[5]\(5 downto 0),
      \gic0.gc0.count_d2_reg[5]_0\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \^out\,
      ram_empty_fb_i_reg => wpntr_n_0,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5\
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5_55\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5_55\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5_55\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5_55\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized2_65\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \^out\,
      ram_empty_fb_i_reg => wpntr_n_0,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized5_66\
     port map (
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6\ is
  signal \^gcc0.gc0.count_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \gcc0.gc0.count_reg[7]\(0) <= \^gcc0.gc0.count_reg[7]\(0);
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3\
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_reg[7]\(0) => \^gcc0.gc0.count_reg[7]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_1,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6\
     port map (
      E(0) => \^gcc0.gc0.count_reg[7]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[7]\(2 downto 0) => \gc0.count_d1_reg[7]\(2 downto 0),
      \gc0.count_reg[7]\(2 downto 0) => \gc0.count_reg[7]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[5]_0\(4 downto 0) => \gcc0.gc0.count_d1_reg[5]\(4 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_1\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_1\ is
  signal \^gcc0.gc0.count_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \gcc0.gc0.count_reg[7]\(0) <= \^gcc0.gc0.count_reg[7]\(0);
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_4\
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_reg[7]\(0) => \^gcc0.gc0.count_reg[7]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_1,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_5\
     port map (
      E(0) => \^gcc0.gc0.count_reg[7]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[7]\(2 downto 0) => \gc0.count_d1_reg[7]\(2 downto 0),
      \gc0.count_reg[7]\(2 downto 0) => \gc0.count_reg[7]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[5]_0\(4 downto 0) => \gcc0.gc0.count_d1_reg[5]\(4 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_11\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg_1 : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_11\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_11\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_11\ is
  signal \^gcc0.gc0.count_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \gcc0.gc0.count_reg[7]\(0) <= \^gcc0.gc0.count_reg[7]\(0);
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized3_14\
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_reg[7]\(0) => \^gcc0.gc0.count_reg[7]\(0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_1,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized6_15\
     port map (
      E(0) => \^gcc0.gc0.count_reg[7]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[7]\(2 downto 0) => \gc0.count_d1_reg[7]\(2 downto 0),
      \gc0.count_reg[7]\(2 downto 0) => \gc0.count_reg[7]\(2 downto 0),
      \gcc0.gc0.count_d1_reg[5]_0\(4 downto 0) => \gcc0.gc0.count_d1_reg[5]\(4 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss is
  port (
    full : out STD_LOGIC;
    \count_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    txfifo_rd_en_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2\
     port map (
      SS(0) => SS(0),
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c0_n_0,
      txfifo_rd_en_reg(0) => txfifo_rd_en_reg(0),
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      wr_en => wr_en
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized2_22\
     port map (
      comp1 => comp1,
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0)
    );
\count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => \out\,
      I3 => rd_en,
      O => \count_reg[9]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3\
     port map (
      comp0 => comp0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_27\
     port map (
      comp0 => comp0,
      \out\ => ram_full_fb_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i_reg => c1_n_0,
      rd_en => rd_en,
      srst => srst,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0_34\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0_34\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0_34\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0_34\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_36\
     port map (
      comp0 => comp0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized3_37\
     port map (
      comp0 => comp0,
      \out\ => ram_full_fb_i,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i_reg => c1_n_0,
      rd_en => rd_en,
      srst => srst,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized1\ is
  port (
    full : out STD_LOGIC;
    \count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    cs_fifo_rd_en_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized1\ is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4\
     port map (
      SS(0) => SS(0),
      comp1 => comp1,
      cs_fifo_rd_en_reg(0) => cs_fifo_rd_en_reg(0),
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c0_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
c1: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_compare__parameterized4_46\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_reg[8]\ => \gcc0.gc0.count_reg[8]\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
\count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => \out\,
      I3 => rd_en,
      O => \count_reg[8]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(7 downto 0) => Q(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0_79\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0_79\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0_79\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0_79\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized0_80\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POR_B : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized1\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized1\
     port map (
      E(0) => E(0),
      POR_B => POR_B,
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized2\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[1].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized3\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(27 downto 0) => din(63 downto 36),
      dout(27 downto 0) => dout(63 downto 36),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized3\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized3\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized4\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[1].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized5\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(12 downto 4),
      dout(8 downto 0) => dout(12 downto 4),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[2].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized6\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(21 downto 13),
      dout(8 downto 0) => dout(21 downto 13),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[3].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized7\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(30 downto 22),
      dout(8 downto 0) => dout(30 downto 22),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[4].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized8\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(39 downto 31),
      dout(8 downto 0) => dout(39 downto 31),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[5].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized9\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(48 downto 40),
      dout(8 downto 0) => dout(48 downto 40),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[6].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized10\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(8 downto 0) => din(57 downto 49),
      dout(8 downto 0) => dout(57 downto 49),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
\ramloop[7].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized11\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(5 downto 0) => din(63 downto 58),
      dout(5 downto 0) => dout(63 downto 58),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized4\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized4\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized12\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized5\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized5\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized13\
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6_62\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6_62\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6_62\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6_62\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized14_63\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized7\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized7\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized15\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized8\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized8\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized8\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized16\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized9\ : entity is "blk_mem_gen_generic_cstr";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized9\ is
begin
\ramloop[0].ram.r\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_prim_width__parameterized17\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gcc0.gc0.count_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized2\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized2\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gc0.count_reg[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
  signal rpntr_n_26 : STD_LOGIC;
  signal rpntr_n_27 : STD_LOGIC;
  signal rpntr_n_28 : STD_LOGIC;
  signal rpntr_n_29 : STD_LOGIC;
begin
  \gc0.count_reg[9]\(0) <= \^gc0.count_reg[9]\(0);
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss
     port map (
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rpntr_n_25,
      \gc0.count_d1_reg[2]\ => rpntr_n_26,
      \gc0.count_d1_reg[4]\ => rpntr_n_27,
      \gc0.count_d1_reg[6]\ => rpntr_n_28,
      \gc0.count_d1_reg[8]\ => rpntr_n_29,
      \gc0.count_reg[9]\(0) => \^gc0.count_reg[9]\(0),
      \out\ => \^out\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(4 downto 0) => \c2/v1_reg\(4 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized2\
     port map (
      E(0) => \^gc0.count_reg[9]\(0),
      Q(9 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_reg[9]\(9 downto 0) => \gcc0.gc0.count_reg[9]\(9 downto 0),
      ram_empty_i_reg => rpntr_n_25,
      ram_empty_i_reg_0 => rpntr_n_26,
      ram_empty_i_reg_1 => rpntr_n_27,
      ram_empty_i_reg_2 => rpntr_n_28,
      ram_empty_i_reg_3 => rpntr_n_29,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      v1_reg_1(4 downto 0) => \c2/v1_reg\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cntr_en : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0\
     port map (
      E(0) => cntr_en,
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => cntr_en,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[11]\(0) => p_7_out,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[5]\ => \gcc0.gc0.count_d1_reg[5]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => p_7_out,
      SR(0) => SR(0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_0\(11 downto 0),
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3_30\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc0.count_d1_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3_30\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3_30\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3_30\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cntr_en : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized0_38\
     port map (
      E(0) => cntr_en,
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized0_39\
     port map (
      E(0) => cntr_en,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[11]\(0) => p_7_out,
      \gcc0.gc0.count_d1_reg[11]\ => \gcc0.gc0.count_d1_reg[11]\,
      \gcc0.gc0.count_d1_reg[1]\ => \gcc0.gc0.count_d1_reg[1]\,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[5]\ => \gcc0.gc0.count_d1_reg[5]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gcc0.gc0.count_d1_reg[9]\ => \gcc0.gc0.count_d1_reg[9]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized3_40\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => p_7_out,
      SR(0) => SR(0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[11]\(11 downto 0) => \gcc0.gc0.count_d1_reg[11]_0\(11 downto 0),
      v1_reg(5 downto 0) => \c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized4\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized4\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized4\ is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
  signal rpntr_n_24 : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
begin
  \gc0.count_reg[8]\(0) <= \^gc0.count_reg[8]\(0);
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized1\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized1\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[0]\ => rpntr_n_22,
      \gc0.count_d1_reg[2]\ => rpntr_n_23,
      \gc0.count_d1_reg[4]\ => rpntr_n_24,
      \gc0.count_d1_reg[6]\ => rpntr_n_25,
      \gc0.count_reg[8]\(0) => \^gc0.count_reg[8]\(0),
      \gcc0.gc0.count_d1_reg[8]\ => \gcc0.gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gcc0.gc0.count_d1_reg[8]_0\,
      \out\ => \^out\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_rst_reg_reg => wr_rst_reg_reg
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized4\
     port map (
      E(0) => \^gc0.count_reg[8]\(0),
      Q(8 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \gc0.count_d1_reg[8]_0\(0) => \gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_reg[7]\(7 downto 0) => \gcc0.gc0.count_reg[7]\(7 downto 0),
      ram_empty_i_reg => rpntr_n_22,
      ram_empty_i_reg_0 => rpntr_n_23,
      ram_empty_i_reg_1 => rpntr_n_24,
      ram_empty_i_reg_2 => rpntr_n_25,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5\ is
  signal \cntr_en__0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2\
     port map (
      E(0) => \cntr_en__0\,
      Q(3 downto 0) => \count_reg[3]\(3 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2\
     port map (
      E(0) => \cntr_en__0\,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(0) => p_7_out,
      \gc0.count_reg[3]\ => rpntr_n_0,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => p_7_out,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      clk => clk,
      ram_empty_i_reg => rpntr_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5_54\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    \count_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5_54\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5_54\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5_54\ is
  signal \cntr_en__0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized2_67\
     port map (
      E(0) => \cntr_en__0\,
      Q(3 downto 0) => \count_reg[3]\(3 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized2_68\
     port map (
      E(0) => \cntr_en__0\,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[3]\(0) => p_7_out,
      \gc0.count_reg[3]\ => rpntr_n_0,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
rpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr__parameterized0_69\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => p_7_out,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      clk => clk,
      ram_empty_i_reg => rpntr_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6\ is
  signal \grss.rsts_n_3\ : STD_LOGIC;
  signal \grss.rsts_n_4\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3\
     port map (
      DI(0) => \grss.rsts_n_4\,
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3\
     port map (
      DI(0) => \grss.rsts_n_4\,
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      ram_full_i_reg => \grss.rsts_n_3\,
      rd_en => rd_en
    );
rpntr: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0),
      E(0) => p_7_out,
      Q(2 downto 0) => \gc0.count_d1_reg[7]\(2 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_reg[4]\ => \gcc0.gc0.count_reg[4]\,
      \gcc0.gc0.count_reg[5]\(4 downto 0) => \gcc0.gc0.count_reg[5]\(4 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => \grss.rsts_n_3\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_0\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_0\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_0\ is
  signal \grss.rsts_n_3\ : STD_LOGIC;
  signal \grss.rsts_n_4\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_6\
     port map (
      DI(0) => \grss.rsts_n_4\,
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_7\
     port map (
      DI(0) => \grss.rsts_n_4\,
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      ram_full_i_reg => \grss.rsts_n_3\,
      rd_en => rd_en
    );
rpntr: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_8
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0),
      E(0) => p_7_out,
      Q(2 downto 0) => \gc0.count_d1_reg[7]\(2 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_reg[4]\ => \gcc0.gc0.count_reg[4]\,
      \gcc0.gc0.count_reg[5]\(4 downto 0) => \gcc0.gc0.count_reg[5]\(4 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => \grss.rsts_n_3\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_10\ is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_10\ : entity is "rd_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_10\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_10\ is
  signal \grss.rsts_n_3\ : STD_LOGIC;
  signal \grss.rsts_n_4\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_dc_ss__parameterized3_16\
     port map (
      DI(0) => \grss.rsts_n_4\,
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_status_flags_ss__parameterized3_17\
     port map (
      DI(0) => \grss.rsts_n_4\,
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => rpntr_n_0,
      ram_full_i_reg => \grss.rsts_n_3\,
      rd_en => rd_en
    );
rpntr: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_bin_cntr_18
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0),
      E(0) => p_7_out,
      Q(2 downto 0) => \gc0.count_d1_reg[7]\(2 downto 0),
      SR(0) => SR(0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_reg[4]\ => \gcc0.gc0.count_reg[4]\,
      \gcc0.gc0.count_reg[5]\(4 downto 0) => \gcc0.gc0.count_reg[5]\(4 downto 0),
      \out\ => \^out\,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => \grss.rsts_n_3\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0,
      ram_full_i_reg => ram_full_i_reg,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized2\ is
  port (
    full : out STD_LOGIC;
    \count_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    txfifo_rd_en_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized2\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      SS(0) => SS(0),
      clk => clk,
      \count_reg[9]\(0) => \count_reg[9]\(0),
      full => full,
      \out\ => \out\,
      rd_en => rd_en,
      txfifo_rd_en_reg(0) => txfifo_rd_en_reg(0),
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized2\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0),
      E(0) => \^e\(0),
      Q(9 downto 0) => Q(9 downto 0),
      SS(0) => SS(0),
      clk => clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3\
     port map (
      E(0) => \^e\(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3_31\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    srst : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3_31\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3_31\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3_31\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized0_34\
     port map (
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_en => rd_en,
      srst => srst,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized3_35\
     port map (
      E(0) => \^e\(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized4\ is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_empty_i_reg_0 : out STD_LOGIC;
    \count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cs_fifo_rd_en_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized4\ : entity is "wr_logic";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized4\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_status_flags_ss__parameterized1\
     port map (
      E(0) => \^e\(0),
      SS(0) => SS(0),
      clk => clk,
      \count_reg[8]\(0) => \count_reg[8]\(0),
      cs_fifo_rd_en_reg(0) => cs_fifo_rd_en_reg(0),
      full => full,
      \gcc0.gc0.count_d1_reg[8]\ => wpntr_n_0,
      \gcc0.gc0.count_reg[8]\ => wpntr_n_11,
      \out\ => \out\,
      rd_en => rd_en,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_bin_cntr__parameterized4\
     port map (
      E(0) => \^e\(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      \gc0.count_d1_reg[8]\(0) => \gc0.count_d1_reg[8]\(0),
      \gc0.count_reg[8]\(0) => \gc0.count_reg[8]\(0),
      \gcc0.gc0.count_d1_reg[7]_0\(7 downto 0) => \gcc0.gc0.count_d1_reg[7]\(7 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_full_i_reg => wpntr_n_0,
      ram_full_i_reg_0 => wpntr_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(7 downto 0) => Q(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0_78\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0_78\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0_78\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0_78\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized0_79\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POR_B : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      E(0) => E(0),
      POR_B => POR_B,
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized3\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized3\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized3\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized4\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized4\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized4\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized5\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized5\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized5\
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6_61\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6_61\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6_61\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6_61\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized6_62\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized7\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized7\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized7\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized8\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized8\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized8\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized8\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized9\ : entity is "blk_mem_gen_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized9\ is
begin
\valid.cstr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_generic_cstr__parameterized9\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(7 downto 0) => Q(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0_77\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0_77\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0_77\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0_77\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized0_78\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POR_B : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized1\
     port map (
      E(0) => E(0),
      POR_B => POR_B,
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized2\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized3\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized3\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized3\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized4\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized4\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized4\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized5\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized5\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized5\
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6_60\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6_60\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6_60\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6_60\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized6_61\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized7\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized7\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized7\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized8\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized8\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized8\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized8\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized9\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized9\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_top__parameterized9\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1 is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1 is
begin
inst_blk_mem_gen: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(7 downto 0) => Q(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized11\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized11\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized11\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized11\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized5\
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13_59\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13_59\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13_59\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13_59\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized6_60\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized15\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized15\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized15\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized15\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized7\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized17\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized17\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized17\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized17\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized8\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized19\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized19\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized19\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized19\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized9\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1_76\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1_76\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1_76\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1_76\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized0_77\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POR_B : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized3\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized1\
     port map (
      E(0) => E(0),
      POR_B => POR_B,
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized5\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized5\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized2\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized7\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized7\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized3\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized9\ : entity is "blk_mem_gen_v8_4_1";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized9\ is
begin
inst_blk_mem_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1_synth__parameterized4\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_memory is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_memory;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_memory is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      Q(7 downto 0) => Q(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0_75\ is
  port (
    ENA_dly_D : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    POR_B : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0_75\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0_75\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0_75\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized1_76\
     port map (
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      POR_B => POR_B,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    POR_B : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gic0.gc0.count_d2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized1\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized1\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized3\
     port map (
      E(0) => E(0),
      POR_B => POR_B,
      Q(5 downto 0) => Q(5 downto 0),
      SS(0) => SS(0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => \gic0.gc0.count_d2_reg[5]\(5 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_rstram_b => ram_rstram_b,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gc0.count_d1_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized2\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized2\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized5\
     port map (
      E(0) => E(0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => \gc0.count_d1_reg[9]\(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => \gcc0.gc0.count_d1_reg[9]\(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized3\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized3\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized7\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized4\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized4\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized9\
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized5\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized5\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized11\
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6_56\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6_56\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6_56\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6_56\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized13_59\
     port map (
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized7\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized7\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized7\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized15\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized8\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized8\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized8\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized17\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => x_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized9\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    x_bcnt_we_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized9\ : entity is "memory";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized9\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_blk_mem_gen_v8_4_1__parameterized19\
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      SS(0) => SS(0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => x_bcnt_we_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs
     port map (
      Q(7 downto 0) => p_0_out(7 downto 0),
      RD_PNTR_WR(7 downto 0) => p_25_out(7 downto 0),
      S(6) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(5) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(4) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      SS(0) => \^syncstages_ff_reg[0]\,
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      \dest_out_bin_ff_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gc0.count_reg[7]\(3 downto 0) => rd_pntr_plus1(7 downto 4),
      \gic0.gc0.count_d1_reg[7]\(5 downto 0) => p_14_out(7 downto 2),
      \gic0.gc0.count_d2_reg[7]\(7 downto 0) => p_13_out(7 downto 0),
      \gic0.gc0.count_reg[6]\(6 downto 0) => wr_pntr_plus2(6 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      ram_empty_fb_i_reg_0 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_10\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => p_0_out(7 downto 0),
      Q(3 downto 0) => rd_pntr_plus1(7 downto 4),
      S(6) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(5) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(4) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      SS(0) => \^syncstages_ff_reg[0]\,
      WR_PNTR_RD(7 downto 0) => p_24_out(7 downto 0),
      empty => empty,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\ => \gntv_or_sync_fifo.gcx.clkx_n_24\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic
     port map (
      E(0) => p_20_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      Q(7 downto 0) => p_13_out(7 downto 0),
      RD_PNTR_WR(7 downto 0) => p_25_out(7 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg[6]\(6 downto 0) => wr_pntr_plus2(6 downto 0),
      \gic0.gc0.count_d2_reg[7]\(5 downto 0) => p_14_out(7 downto 2),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => \gntv_or_sync_fifo.gcx.clkx_n_15\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0\ => rstblk_n_0,
      \out\ => rst_full_gen_i,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_10\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_memory
     port map (
      E(0) => p_20_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      Q(7 downto 0) => p_13_out(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__1\
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      SS(0) => \^syncstages_ff_reg[0]\,
      \out\ => rst_full_gen_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rstblk_n_0,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0\
     port map (
      Q(0) => p_14_out(3),
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[2]\(2 downto 0) => rd_pntr_plus1(2 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gic0.gc0.count_reg[2]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \out\ => rst_full_gen_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0_73\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      SS(0) => \^syncstages_ff_reg[0]\,
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      empty => empty,
      \out\ => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0_74\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_13_out(3 downto 0),
      E(0) => p_20_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(0) => p_14_out(3),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => rstblk_n_0,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0_75\
     port map (
      E(0) => p_20_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      SS(0) => \^syncstages_ff_reg[0]\,
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \gic0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \out\ => rst_full_gen_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => rstblk_n_4,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rstblk_n_0,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0__xdcDup__1\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized0__xdcDup__1\
     port map (
      Q(0) => p_14_out(3),
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[2]\(2 downto 0) => rd_pntr_plus1(2 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gic0.gc0.count_reg[2]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \out\ => rst_full_gen_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(2 downto 0) => rd_pntr_plus1(2 downto 0),
      SS(0) => \^syncstages_ff_reg[0]\,
      WR_PNTR_RD(3 downto 0) => p_24_out(3 downto 0),
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_6\,
      empty => empty,
      \out\ => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_13_out(3 downto 0),
      E(0) => p_20_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      RD_PNTR_WR(3 downto 0) => p_25_out(3 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(0) => p_14_out(3),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => rstblk_n_0,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized0\
     port map (
      E(0) => p_20_out,
      ENA_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_I\,
      ENA_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__2\
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      SS(0) => \^syncstages_ff_reg[0]\,
      \dest_out_bin_ff_reg[2]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      \dest_out_bin_ff_reg[3]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      \gic0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \out\ => rst_full_gen_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => rstblk_n_4,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rstblk_n_0,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized1\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized1\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gras.rsts/comp1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_0 : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
\gntv_or_sync_fifo.gcx.clkx\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_clk_x_pntrs__parameterized1\
     port map (
      E(0) => p_8_out,
      Q(5 downto 0) => p_0_out(5 downto 0),
      RD_PNTR_WR(5 downto 0) => p_25_out(5 downto 0),
      S(5) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(4) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      WR_PNTR_RD(5 downto 0) => p_24_out(5 downto 0),
      comp1 => \gras.rsts/comp1\,
      \gic0.gc0.count_d1_reg[5]\(5 downto 0) => p_14_out(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_13_out(5 downto 0),
      \gic0.gc0.count_reg[5]\(5 downto 0) => wr_pntr_plus2(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      rd_clk => rd_clk,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized1\
     port map (
      E(0) => p_8_out,
      Q(5 downto 0) => p_0_out(5 downto 0),
      S(5) => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      S(4) => \gntv_or_sync_fifo.gcx.clkx_n_1\,
      S(3) => \gntv_or_sync_fifo.gcx.clkx_n_2\,
      S(2) => \gntv_or_sync_fifo.gcx.clkx_n_3\,
      S(1) => \gntv_or_sync_fifo.gcx.clkx_n_4\,
      S(0) => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      SS(0) => \^syncstages_ff_reg[0]\,
      WR_PNTR_RD(5 downto 0) => p_24_out(5 downto 0),
      comp1 => \gras.rsts/comp1\,
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_19\,
      empty => empty,
      \out\ => p_2_out,
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized1\
     port map (
      E(0) => p_20_out,
      Q(5 downto 0) => p_13_out(5 downto 0),
      RD_PNTR_WR(5 downto 0) => p_25_out(5 downto 0),
      full => full,
      \gic0.gc0.count_d1_reg[5]\(5 downto 0) => wr_pntr_plus2(5 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_14_out(5 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\ => rstblk_n_0,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_12\,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized1\
     port map (
      E(0) => p_20_out,
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      Q(5 downto 0) => p_0_out(5 downto 0),
      SS(0) => \^syncstages_ff_reg[0]\,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gic0.gc0.count_d2_reg[5]\(5 downto 0) => p_13_out(5 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_empty_fb_i_reg => p_2_out,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__xdcDup__3\
     port map (
      POR_B => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B\,
      SS(0) => \^syncstages_ff_reg[0]\,
      \out\ => rst_full_gen_i,
      ram_rstram_b => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ram_rstram_b\,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\ => rstblk_n_0,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized2\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized2\ is
  signal \grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized2\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => p_0_out(9 downto 0),
      E(0) => p_17_out,
      Q(9 downto 0) => data_count(9 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gc0.count_reg[9]\(0) => p_7_out,
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => p_11_out(9 downto 0),
      \gcc0.gc0.count_reg[9]\(9 downto 0) => p_12_out(9 downto 0),
      \out\ => p_2_out,
      ram_full_fb_i_reg(0) => \grss.gdc.dc/cntr_en\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(4 downto 0) => \gwss.wsts/c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 0),
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized2\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9 downto 0) => p_11_out(9 downto 0),
      E(0) => p_17_out,
      Q(9 downto 0) => p_12_out(9 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      \count_reg[9]\(0) => \grss.gdc.dc/cntr_en\,
      full => full,
      \out\ => p_2_out,
      rd_en => rd_en,
      txfifo_rd_en_reg(0) => p_7_out,
      v1_reg(4 downto 0) => \gwss.wsts/c0/v1_reg\(4 downto 0),
      v1_reg_0(4 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized2\
     port map (
      E(0) => p_17_out,
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[9]\(9 downto 0) => p_0_out(9 downto 0),
      \gcc0.gc0.count_d1_reg[9]\(9 downto 0) => p_11_out(9 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_20\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      srst => srst,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized3\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized3\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      Q(11 downto 0) => data_count(11 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc0.count_d1_reg[11]_0\(11 downto 0) => p_11_out(11 downto 0),
      \gcc0.gc0.count_d1_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gcc0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[5]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3\
     port map (
      E(0) => p_17_out,
      Q(11 downto 0) => p_11_out(11 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_15\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized3\
     port map (
      E(0) => p_17_out,
      Q(11 downto 0) => p_11_out(11 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_25\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      srst => srst,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized4\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized4\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized4\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized3_30\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      Q(11 downto 0) => data_count(11 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gcc0.gc0.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc0.count_d1_reg[11]_0\(11 downto 0) => p_11_out(11 downto 0),
      \gcc0.gc0.count_d1_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gcc0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[5]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[9]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized3_31\
     port map (
      E(0) => p_17_out,
      Q(11 downto 0) => p_11_out(11 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_15\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized4\
     port map (
      E(0) => p_17_out,
      Q(11 downto 0) => p_11_out(11 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_32\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      srst => srst,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized5\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized5\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized5\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \grss.gdc.dc/cntr_en\ : STD_LOGIC;
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized4\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => p_17_out,
      Q(8 downto 0) => data_count(8 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[8]\(0) => rd_pntr_plus1(8),
      \gc0.count_reg[8]\(0) => p_7_out,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_11_out(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.wr_n_10\,
      \gcc0.gc0.count_reg[7]\(7 downto 0) => p_12_out(7 downto 0),
      \out\ => p_2_out,
      ram_full_fb_i_reg(0) => \grss.gdc.dc/cntr_en\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized4\
     port map (
      E(0) => p_17_out,
      Q(8 downto 0) => p_11_out(8 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      \count_reg[8]\(0) => \grss.gdc.dc/cntr_en\,
      cs_fifo_rd_en_reg(0) => p_7_out,
      full => full,
      \gc0.count_d1_reg[8]\(0) => p_0_out(8),
      \gc0.count_reg[8]\(0) => rd_pntr_plus1(8),
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_12_out(7 downto 0),
      \out\ => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_10\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      rd_en => rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized5\
     port map (
      E(0) => p_17_out,
      Q(8 downto 0) => p_11_out(8 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_44\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      srst => srst,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_reg_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(3 downto 0) => p_11_out(3 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      \count_reg[3]\(3 downto 0) => data_count(3 downto 0),
      empty => empty,
      \gcc0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5\
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_6\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6\
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_49\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      srst => srst,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6_53\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_reg_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6_53\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6_53\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6_53\ is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized5_54\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(3 downto 0) => p_11_out(3 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      \count_reg[3]\(3 downto 0) => data_count(3 downto 0),
      empty => empty,
      \gcc0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized5_55\
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_6\,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized6_56\
     port map (
      E(0) => p_17_out,
      Q(3 downto 0) => p_11_out(3 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_57\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      srst => srst,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized7\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized7\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized7\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_0\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(7 downto 0) => p_0_out(7 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(7 downto 0) => data_count(7 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[7]\(2 downto 1) => rd_pntr_plus1(7 downto 6),
      \gc0.count_d1_reg[7]\(0) => rd_pntr_plus1(4),
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_11_out(7 downto 0),
      \gcc0.gc0.count_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_reg[5]\(4) => p_12_out(5),
      \gcc0.gc0.count_reg[5]\(3 downto 0) => p_12_out(3 downto 0),
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_10\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(7 downto 0) => p_11_out(7 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[7]\(2 downto 1) => p_0_out(7 downto 6),
      \gc0.count_d1_reg[7]\(0) => p_0_out(4),
      \gc0.count_reg[7]\(2 downto 1) => rd_pntr_plus1(7 downto 6),
      \gc0.count_reg[7]\(0) => rd_pntr_plus1(4),
      \gcc0.gc0.count_d1_reg[5]\(4) => p_12_out(5),
      \gcc0.gc0.count_d1_reg[5]\(3 downto 0) => p_12_out(3 downto 0),
      \gcc0.gc0.count_reg[7]\(0) => p_17_out,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_1 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_10\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_19\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized7\
     port map (
      Q(7 downto 0) => p_11_out(7 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => p_17_out
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_2\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      \out\ => p_2_out,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized8\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized8\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized8\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) => p_0_out(7 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(7 downto 0) => data_count(7 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[7]\(2 downto 1) => rd_pntr_plus1(7 downto 6),
      \gc0.count_d1_reg[7]\(0) => rd_pntr_plus1(4),
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_11_out(7 downto 0),
      \gcc0.gc0.count_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_reg[5]\(4) => p_12_out(5),
      \gcc0.gc0.count_reg[5]\(3 downto 0) => p_12_out(3 downto 0),
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_10\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(7 downto 0) => p_11_out(7 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[7]\(2 downto 1) => p_0_out(7 downto 6),
      \gc0.count_d1_reg[7]\(0) => p_0_out(4),
      \gc0.count_reg[7]\(2 downto 1) => rd_pntr_plus1(7 downto 6),
      \gc0.count_reg[7]\(0) => rd_pntr_plus1(4),
      \gcc0.gc0.count_d1_reg[5]\(4) => p_12_out(5),
      \gcc0.gc0.count_d1_reg[5]\(3 downto 0) => p_12_out(3 downto 0),
      \gcc0.gc0.count_reg[7]\(0) => p_17_out,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_1 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_10\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_19\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized8\
     port map (
      Q(7 downto 0) => p_11_out(7 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_we_reg(0) => p_17_out
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      \out\ => p_2_out,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized9\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized9\ : entity is "fifo_generator_ramfifo";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized9\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_rd_logic__parameterized6_10\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) => p_0_out(7 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(7 downto 0) => data_count(7 downto 0),
      SR(0) => srst_full_ff_i,
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[7]\(2 downto 1) => rd_pntr_plus1(7 downto 6),
      \gc0.count_d1_reg[7]\(0) => rd_pntr_plus1(4),
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_5\,
      \gcc0.gc0.count_d1_reg[7]\(7 downto 0) => p_11_out(7 downto 0),
      \gcc0.gc0.count_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_reg[5]\(4) => p_12_out(5),
      \gcc0.gc0.count_reg[5]\(3 downto 0) => p_12_out(3 downto 0),
      \out\ => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_10\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_wr_logic__parameterized6_11\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_2\,
      Q(7 downto 0) => p_11_out(7 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[7]\(2 downto 1) => p_0_out(7 downto 6),
      \gc0.count_d1_reg[7]\(0) => p_0_out(4),
      \gc0.count_reg[7]\(2 downto 1) => rd_pntr_plus1(7 downto 6),
      \gc0.count_reg[7]\(0) => rd_pntr_plus1(4),
      \gcc0.gc0.count_d1_reg[5]\(4) => p_12_out(5),
      \gcc0.gc0.count_d1_reg[5]\(3 downto 0) => p_12_out(3 downto 0),
      \gcc0.gc0.count_reg[7]\(0) => p_17_out,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_4\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_1 => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_10\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.wr_n_19\,
      rd_en => rd_en,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_memory__parameterized9\
     port map (
      Q(7 downto 0) => p_11_out(7 downto 0),
      SS(0) => srst_full_ff_i,
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      x_bcnt_we_reg(0) => p_17_out
    );
rstblk: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_reset_blk_ramfifo__parameterized0_12\
     port map (
      SS(0) => srst_full_ff_i,
      clk => clk,
      \out\ => p_2_out,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top is
begin
\grf.rf\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => SS(0),
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0\ is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0\
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => SS(0),
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0__xdcDup__1\ is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0__xdcDup__1\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0__xdcDup__1\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized0__xdcDup__1\
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => SS(0),
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized1\ is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized1\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => SS(0),
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized2\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized2\
     port map (
      clk => clk,
      data_count(9 downto 0) => DATA_COUNT(9 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized3\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized3\
     port map (
      clk => clk,
      data_count(11 downto 0) => DATA_COUNT(11 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized4\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized4\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized4\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized4\
     port map (
      clk => clk,
      data_count(11 downto 0) => DATA_COUNT(11 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized5\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized5\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized5\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized5\
     port map (
      clk => clk,
      data_count(8 downto 0) => DATA_COUNT(8 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_reg_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6\
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6_52\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_reg_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6_52\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6_52\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6_52\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized6_53\
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized7\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized7\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized7\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized7\
     port map (
      clk => clk,
      data_count(7 downto 0) => DATA_COUNT(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized8\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized8\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized8\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized8\
     port map (
      clk => clk,
      data_count(7 downto 0) => DATA_COUNT(7 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized9\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized9\ : entity is "fifo_generator_top";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized9\ is
begin
\grf.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_ramfifo__parameterized9\
     port map (
      clk => clk,
      data_count(7 downto 0) => DATA_COUNT(7 downto 0),
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth is
begin
\gconvfifo.rf\: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top
     port map (
      SS(0) => \syncstages_ff_reg[0]\,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0\
     port map (
      SS(0) => \syncstages_ff_reg[0]\,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized0__xdcDup__1\
     port map (
      SS(0) => \syncstages_ff_reg[0]\,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized1\ is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized1\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized1\
     port map (
      SS(0) => \syncstages_ff_reg[0]\,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized2\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized2\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized2\
     port map (
      DATA_COUNT(9 downto 0) => data_count(9 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized3\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized3\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized3\
     port map (
      DATA_COUNT(11 downto 0) => data_count(11 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized4\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized4\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized4\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized4\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized4\
     port map (
      DATA_COUNT(11 downto 0) => data_count(11 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized5\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized5\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized5\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized5\
     port map (
      DATA_COUNT(8 downto 0) => data_count(8 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_reg_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6\
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6_51\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_reg_reg : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6_51\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6_51\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6_51\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized6_52\
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized7\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized7\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized7\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized7\
     port map (
      DATA_COUNT(7 downto 0) => data_count(7 downto 0),
      clk => clk,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized8\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized8\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized8\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized8\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized8\
     port map (
      DATA_COUNT(7 downto 0) => data_count(7 downto 0),
      clk => clk,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized9\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized9\ : entity is "fifo_generator_v13_2_2_synth";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized9\ is
begin
\gconvfifo.rf\: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_top__parameterized9\
     port map (
      DATA_COUNT(7 downto 0) => data_count(7 downto 0),
      clk => clk,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 253;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 252;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 : entity is 1;
end ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth
     port map (
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rd_rst_busy,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0\
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rd_rst_busy,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized5\
     port map (
      clk => clk,
      data_count(8 downto 0) => data_count(8 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6_51\
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized6\
     port map (
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 254;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 253;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized7\
     port map (
      clk => clk,
      data_count(7 downto 0) => data_count(7 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 254;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 253;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized8\
     port map (
      clk => clk,
      data_count(7 downto 0) => data_count(7 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 7 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 254;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 253;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized9\
     port map (
      clk => clk,
      data_count(7 downto 0) => data_count(7 downto 0),
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1\
     port map (
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rd_rst_busy,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 5 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 61;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 60;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized1\
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rst => rst,
      \syncstages_ff_reg[0]\ => rd_rst_busy,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized2\
     port map (
      clk => clk,
      data_count(9 downto 0) => data_count(9 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized3\
     port map (
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ : entity is "fifo_generator_v13_2_2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2_synth__parameterized4\
     port map (
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO : entity is "RX_DFIFO,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 61;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 60;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(5 downto 0) => NLW_U0_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => rd_clk,
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT : entity is "RX_DFIFO_BCNT,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO : entity is "TX_DFIFO,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 253;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 252;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(7 downto 0) => NLW_U0_data_count_UNCONNECTED(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7 downto 0) => B"00000000",
      prog_empty_thresh_assert(7 downto 0) => B"00000000",
      prog_empty_thresh_negate(7 downto 0) => B"00000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(7 downto 0) => B"00000000",
      prog_full_thresh_assert(7 downto 0) => B"00000000",
      prog_full_thresh_negate(7 downto 0) => B"00000000",
      rd_clk => rd_clk,
      rd_data_count(7 downto 0) => rd_data_count(7 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => wr_data_count(7 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT : entity is "TX_DFIFO_BCNT,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 1;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized1__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32 : entity is "br_sfifo_ip_4x32,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\ : entity is "br_sfifo_ip_4x32,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\ : entity is "br_sfifo_ip_4x32";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\ : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 14;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized13\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(3 downto 0) => data_count(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16 : entity is "gigerx_bcnt_fifo_ip_256x16,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 16;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 254;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 253;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized19\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(7 downto 0) => data_count(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(15 downto 0) => dout(15 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7 downto 0) => B"00000000",
      prog_empty_thresh_assert(7 downto 0) => B"00000000",
      prog_empty_thresh_negate(7 downto 0) => B"00000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(7 downto 0) => B"00000000",
      prog_full_thresh_assert(7 downto 0) => B"00000000",
      prog_full_thresh_negate(7 downto 0) => B"00000000",
      rd_clk => '0',
      rd_data_count(7 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(7 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64 : entity is "gigerx_fifo_ip_256x64,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 254;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 253;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized15\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(7 downto 0) => data_count(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7 downto 0) => B"00000000",
      prog_empty_thresh_assert(7 downto 0) => B"00000000",
      prog_empty_thresh_negate(7 downto 0) => B"00000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(7 downto 0) => B"00000000",
      prog_full_thresh_assert(7 downto 0) => B"00000000",
      prog_full_thresh_negate(7 downto 0) => B"00000000",
      rd_clk => '0',
      rd_data_count(7 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(7 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8 : entity is "gigerx_fifo_ip_256x8,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 254;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 253;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 256;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 8;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 8;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 256;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 8;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized17\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(7 downto 0) => data_count(7 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(7 downto 0) => B"00000000",
      prog_empty_thresh_assert(7 downto 0) => B"00000000",
      prog_empty_thresh_negate(7 downto 0) => B"00000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(7 downto 0) => B"00000000",
      prog_full_thresh_assert(7 downto 0) => B"00000000",
      prog_full_thresh_negate(7 downto 0) => B"00000000",
      rd_clk => '0',
      rd_data_count(7 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(7 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip : entity is "ipcs_fifo_ip,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized11\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(8 downto 0) => data_count(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip : entity is "pktctrl_fifo_ip,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 8;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 8;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized9\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(7 downto 0) => din(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64 : entity is "rxfifo_ip_4Kx64,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized7\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => '0',
      rd_data_count(11 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64 : entity is "txfifo_ip_1024x64,fifo_generator_v13_2_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64 : entity is "fifo_generator_v13_2_2,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 64;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_fifo_generator_v13_2_2__parameterized5\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => data_count(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(63 downto 0) => din(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_RX is
  port (
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    rx_mac_rd : out STD_LOGIC;
    cs_fifo_rd_en : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    my_mac_hit1 : in STD_LOGIC;
    lclk : in STD_LOGIC;
    dclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    rx_mac_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tready : in STD_LOGIC;
    ipcs_fifo_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_mac_empty : in STD_LOGIC;
    cs_fifo_empty : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_RX;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_RX is
  signal bcnt_data : STD_LOGIC;
  signal \bcnt_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \bcnt_data_reg_n_0_[9]\ : STD_LOGIC;
  signal bcnt_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bcnt_empty : STD_LOGIC;
  signal bcnt_full : STD_LOGIC;
  signal bcnt_rdreq_i_1_n_0 : STD_LOGIC;
  signal bcnt_rdreq_reg_n_0 : STD_LOGIC;
  signal bcnt_wrreq_i_1_n_0 : STD_LOGIC;
  signal bcnt_wrreq_reg_n_0 : STD_LOGIC;
  signal \continue_data1__21\ : STD_LOGIC;
  signal continue_data_i_1_n_0 : STD_LOGIC;
  signal continue_data_reg_n_0 : STD_LOGIC;
  signal \^cs_fifo_rd_en\ : STD_LOGIC;
  signal cs_fifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \m_axis_tdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_i_9_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid9_out : STD_LOGIC;
  signal m_axis_tvalid_i_2_n_0 : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal rd_bcnt_reg1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \rd_bcnt_reg1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_1\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_2\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_3\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_5\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_6\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__0_n_7\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_1\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_2\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_3\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_5\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_6\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__1_n_7\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_n_2\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_n_3\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_n_5\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_n_6\ : STD_LOGIC;
  signal \rd_bcnt_reg1_carry__2_n_7\ : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_1_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_2_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_3_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_4_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_5_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_6_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_i_7_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_0 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_1 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_2 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_3 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_5 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_6 : STD_LOGIC;
  signal rd_bcnt_reg1_carry_n_7 : STD_LOGIC;
  signal \rd_bcnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_bcnt_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rx_empty : STD_LOGIC;
  signal rx_mac_rd_i_1_n_0 : STD_LOGIC;
  signal rx_mac_rd_i_2_n_0 : STD_LOGIC;
  signal rx_mac_rd_i_3_n_0 : STD_LOGIC;
  signal rx_mac_rd_i_4_n_0 : STD_LOGIC;
  signal rx_mac_rd_i_5_n_0 : STD_LOGIC;
  signal rx_mac_rd_i_6_n_0 : STD_LOGIC;
  signal rx_mac_rd_i_7_n_0 : STD_LOGIC;
  signal rx_rd_bcnt_st : STD_LOGIC;
  signal rx_rd_fifo_st : STD_LOGIC;
  signal rx_rd_lsb_fifo_st : STD_LOGIC;
  signal rx_rd_msb_fifo_st : STD_LOGIC;
  signal \rx_rd_state229_out__4\ : STD_LOGIC;
  signal rx_rd_state22_out : STD_LOGIC;
  signal \rx_rd_state2__2\ : STD_LOGIC;
  signal \rx_rd_state3__15\ : STD_LOGIC;
  signal \rx_rd_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_rd_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_rd_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_rd_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_rd_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \rx_rd_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \rx_rd_state[4]_i_8_n_0\ : STD_LOGIC;
  signal \rx_rd_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_rdreq22_out__0\ : STD_LOGIC;
  signal rx_rdreq_i_1_n_0 : STD_LOGIC;
  signal \rx_rdreq_i_3__0_n_0\ : STD_LOGIC;
  signal \rx_rdreq_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_rdreq_i_5__0_n_0\ : STD_LOGIC;
  signal rx_rdreq_i_6_n_0 : STD_LOGIC;
  signal rx_rdreq_reg_n_0 : STD_LOGIC;
  signal rx_read_bcnt_st : STD_LOGIC;
  signal rx_wr_bcnt_st : STD_LOGIC;
  signal rx_wr_data_st : STD_LOGIC;
  signal rx_wr_fifo_st : STD_LOGIC;
  signal \rx_wr_state4__28\ : STD_LOGIC;
  signal \rx_wr_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_wr_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_wr_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_wr_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_wr_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_wr_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_wr_state_reg_n_0_[0]\ : STD_LOGIC;
  signal tx_bcnt1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tx_bcnt1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_1\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_2\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_3\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_5\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_6\ : STD_LOGIC;
  signal \tx_bcnt1_carry__0_n_7\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_1\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_2\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_3\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_5\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_6\ : STD_LOGIC;
  signal \tx_bcnt1_carry__1_n_7\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_n_2\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_n_3\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_n_5\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_n_6\ : STD_LOGIC;
  signal \tx_bcnt1_carry__2_n_7\ : STD_LOGIC;
  signal tx_bcnt1_carry_i_1_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_i_2_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_i_3_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_i_4_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_i_5_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_i_6_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_i_7_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_n_0 : STD_LOGIC;
  signal tx_bcnt1_carry_n_1 : STD_LOGIC;
  signal tx_bcnt1_carry_n_2 : STD_LOGIC;
  signal tx_bcnt1_carry_n_3 : STD_LOGIC;
  signal tx_bcnt1_carry_n_5 : STD_LOGIC;
  signal tx_bcnt1_carry_n_6 : STD_LOGIC;
  signal tx_bcnt1_carry_n_7 : STD_LOGIC;
  signal \tx_bcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_bcnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_bcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[31]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[31]_i_2_n_0\ : STD_LOGIC;
  signal \tx_bcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[20]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[21]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[22]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[23]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[24]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[25]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[26]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[27]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[28]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[29]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[30]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[31]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \tx_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \tx_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[9]\ : STD_LOGIC;
  signal tx_data_temp : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \tx_data_temp[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[17]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[18]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[19]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[20]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[21]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[22]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[23]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[24]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[25]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[26]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[27]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[28]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[29]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[30]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[31]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[32]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[33]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[34]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[35]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[36]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[37]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[38]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[39]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[40]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[41]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[42]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[43]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[44]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[45]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[46]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[47]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[48]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[49]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[50]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[51]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[52]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[53]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[54]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[55]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[56]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[57]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[58]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[59]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[60]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[61]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[62]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[63]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[63]_i_2_n_0\ : STD_LOGIC;
  signal \tx_data_temp[63]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_temp[63]_i_4_n_0\ : STD_LOGIC;
  signal \tx_data_temp[63]_i_5_n_0\ : STD_LOGIC;
  signal \tx_data_temp[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_temp[9]_i_1_n_0\ : STD_LOGIC;
  signal tx_full : STD_LOGIC;
  signal tx_wr_data_count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tx_wrreq_i_1_n_0 : STD_LOGIC;
  signal tx_wrreq_i_2_n_0 : STD_LOGIC;
  signal tx_wrreq_i_3_n_0 : STD_LOGIC;
  signal tx_wrreq_i_4_n_0 : STD_LOGIC;
  signal tx_wrreq_reg_n_0 : STD_LOGIC;
  signal NLW_RX_DFIFO_32x64_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_DFIFO_32x64_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_DFIFO_32x64_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_RX_DFIFO_BCNT_16x16_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_DFIFO_BCNT_16x16_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_rd_bcnt_reg1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_bcnt_reg1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_bcnt_reg1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_bcnt_reg1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_rd_bcnt_reg1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tx_bcnt1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_bcnt1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_bcnt1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tx_bcnt1_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tx_bcnt1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of RX_DFIFO_32x64 : label is "RX_DFIFO,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RX_DFIFO_32x64 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of RX_DFIFO_32x64 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of RX_DFIFO_BCNT_16x16 : label is "RX_DFIFO_BCNT,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings of RX_DFIFO_BCNT_16x16 : label is "yes";
  attribute x_core_info of RX_DFIFO_BCNT_16x16 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cs_fifo_rd_en_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axis_tdata[16]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axis_tdata[17]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \m_axis_tdata[18]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axis_tdata[19]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axis_tdata[20]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \m_axis_tdata[21]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axis_tdata[22]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axis_tdata[23]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axis_tdata[24]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axis_tdata[25]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axis_tdata[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axis_tdata[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_axis_tdata[28]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_axis_tdata[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axis_tdata[30]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_axis_tdata[31]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_axis_tkeep[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tkeep[3]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tkeep[3]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[31]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[31]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[31]_i_8\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of rx_mac_rd_i_7 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rx_rd_state[0]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rx_rd_state[0]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rx_rd_state[0]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rx_rd_state[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rx_rd_state[3]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \rx_rd_state[3]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rx_rd_state[3]_i_7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \rx_rd_state[4]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rx_rd_state[4]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rx_rd_state[4]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rx_rdreq_i_2__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \rx_rdreq_i_5__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of rx_rdreq_i_7 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \rx_wr_state[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tx_bcnt[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \tx_data[31]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tx_data_temp[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tx_data_temp[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tx_data_temp[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tx_data_temp[12]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tx_data_temp[13]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tx_data_temp[14]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tx_data_temp[15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tx_data_temp[16]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tx_data_temp[17]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tx_data_temp[18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tx_data_temp[19]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tx_data_temp[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tx_data_temp[20]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tx_data_temp[21]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tx_data_temp[22]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tx_data_temp[23]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tx_data_temp[24]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tx_data_temp[25]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tx_data_temp[26]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tx_data_temp[27]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tx_data_temp[28]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tx_data_temp[29]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tx_data_temp[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tx_data_temp[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tx_data_temp[31]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tx_data_temp[32]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tx_data_temp[33]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tx_data_temp[34]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tx_data_temp[35]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tx_data_temp[36]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tx_data_temp[37]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tx_data_temp[38]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tx_data_temp[39]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tx_data_temp[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tx_data_temp[40]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tx_data_temp[41]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tx_data_temp[42]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tx_data_temp[43]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tx_data_temp[44]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tx_data_temp[45]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tx_data_temp[46]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tx_data_temp[47]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tx_data_temp[48]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tx_data_temp[49]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tx_data_temp[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tx_data_temp[50]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tx_data_temp[51]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tx_data_temp[52]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tx_data_temp[53]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tx_data_temp[54]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tx_data_temp[55]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tx_data_temp[56]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tx_data_temp[57]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tx_data_temp[58]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tx_data_temp[59]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tx_data_temp[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tx_data_temp[60]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tx_data_temp[61]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tx_data_temp[62]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tx_data_temp[63]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tx_data_temp[63]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tx_data_temp[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tx_data_temp[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tx_data_temp[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tx_data_temp[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of tx_wrreq_i_4 : label is "soft_lutpair40";
begin
  cs_fifo_rd_en <= \^cs_fifo_rd_en\;
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tvalid <= \^m_axis_tvalid\;
RX_DFIFO_32x64: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO
     port map (
      din(31) => \tx_data_reg_n_0_[31]\,
      din(30) => \tx_data_reg_n_0_[30]\,
      din(29) => \tx_data_reg_n_0_[29]\,
      din(28) => \tx_data_reg_n_0_[28]\,
      din(27) => \tx_data_reg_n_0_[27]\,
      din(26) => \tx_data_reg_n_0_[26]\,
      din(25) => \tx_data_reg_n_0_[25]\,
      din(24) => \tx_data_reg_n_0_[24]\,
      din(23) => \tx_data_reg_n_0_[23]\,
      din(22) => \tx_data_reg_n_0_[22]\,
      din(21) => \tx_data_reg_n_0_[21]\,
      din(20) => \tx_data_reg_n_0_[20]\,
      din(19) => \tx_data_reg_n_0_[19]\,
      din(18) => \tx_data_reg_n_0_[18]\,
      din(17) => \tx_data_reg_n_0_[17]\,
      din(16) => \tx_data_reg_n_0_[16]\,
      din(15) => \tx_data_reg_n_0_[15]\,
      din(14) => \tx_data_reg_n_0_[14]\,
      din(13) => \tx_data_reg_n_0_[13]\,
      din(12) => \tx_data_reg_n_0_[12]\,
      din(11) => \tx_data_reg_n_0_[11]\,
      din(10) => \tx_data_reg_n_0_[10]\,
      din(9) => \tx_data_reg_n_0_[9]\,
      din(8) => \tx_data_reg_n_0_[8]\,
      din(7) => \tx_data_reg_n_0_[7]\,
      din(6) => \tx_data_reg_n_0_[6]\,
      din(5) => \tx_data_reg_n_0_[5]\,
      din(4) => \tx_data_reg_n_0_[4]\,
      din(3) => \tx_data_reg_n_0_[3]\,
      din(2) => \tx_data_reg_n_0_[2]\,
      din(1) => \tx_data_reg_n_0_[1]\,
      din(0) => \tx_data_reg_n_0_[0]\,
      dout(31 downto 0) => rx_dout(31 downto 0),
      empty => rx_empty,
      full => tx_full,
      rd_clk => dclk,
      rd_data_count(5 downto 0) => NLW_RX_DFIFO_32x64_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rx_rdreq_reg_n_0,
      rd_rst_busy => NLW_RX_DFIFO_32x64_rd_rst_busy_UNCONNECTED,
      rst => my_mac_hit1,
      wr_clk => lclk,
      wr_data_count(5 downto 0) => tx_wr_data_count(5 downto 0),
      wr_en => tx_wrreq_reg_n_0,
      wr_rst_busy => NLW_RX_DFIFO_32x64_wr_rst_busy_UNCONNECTED
    );
RX_DFIFO_BCNT_16x16: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_RX_DFIFO_BCNT
     port map (
      din(15) => \bcnt_data_reg_n_0_[15]\,
      din(14) => \bcnt_data_reg_n_0_[14]\,
      din(13) => \bcnt_data_reg_n_0_[13]\,
      din(12) => \bcnt_data_reg_n_0_[12]\,
      din(11) => \bcnt_data_reg_n_0_[11]\,
      din(10) => \bcnt_data_reg_n_0_[10]\,
      din(9) => \bcnt_data_reg_n_0_[9]\,
      din(8) => \bcnt_data_reg_n_0_[8]\,
      din(7) => \bcnt_data_reg_n_0_[7]\,
      din(6) => \bcnt_data_reg_n_0_[6]\,
      din(5) => \bcnt_data_reg_n_0_[5]\,
      din(4) => \bcnt_data_reg_n_0_[4]\,
      din(3) => \bcnt_data_reg_n_0_[3]\,
      din(2) => \bcnt_data_reg_n_0_[2]\,
      din(1) => \bcnt_data_reg_n_0_[1]\,
      din(0) => \bcnt_data_reg_n_0_[0]\,
      dout(15 downto 0) => bcnt_dout(15 downto 0),
      empty => bcnt_empty,
      full => bcnt_full,
      rd_clk => dclk,
      rd_en => bcnt_rdreq_reg_n_0,
      rd_rst_busy => NLW_RX_DFIFO_BCNT_16x16_rd_rst_busy_UNCONNECTED,
      rst => my_mac_hit1,
      wr_clk => lclk,
      wr_en => bcnt_wrreq_reg_n_0,
      wr_rst_busy => NLW_RX_DFIFO_BCNT_16x16_wr_rst_busy_UNCONNECTED
    );
\bcnt_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => bcnt_full,
      I1 => \rx_rd_state_reg_n_0_[0]\,
      I2 => rx_rd_bcnt_st,
      I3 => rx_rd_fifo_st,
      I4 => \rst_\,
      O => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => rx_rd_fifo_st,
      I1 => rx_rd_bcnt_st,
      I2 => \rx_rd_state_reg_n_0_[0]\,
      I3 => continue_data_reg_n_0,
      O => bcnt_data
    );
\bcnt_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(0),
      Q => \bcnt_data_reg_n_0_[0]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(10),
      Q => \bcnt_data_reg_n_0_[10]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(11),
      Q => \bcnt_data_reg_n_0_[11]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(12),
      Q => \bcnt_data_reg_n_0_[12]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(13),
      Q => \bcnt_data_reg_n_0_[13]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(14),
      Q => \bcnt_data_reg_n_0_[14]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(15),
      Q => \bcnt_data_reg_n_0_[15]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(1),
      Q => \bcnt_data_reg_n_0_[1]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(2),
      Q => \bcnt_data_reg_n_0_[2]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(3),
      Q => \bcnt_data_reg_n_0_[3]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(4),
      Q => \bcnt_data_reg_n_0_[4]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(5),
      Q => \bcnt_data_reg_n_0_[5]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(6),
      Q => \bcnt_data_reg_n_0_[6]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(7),
      Q => \bcnt_data_reg_n_0_[7]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(8),
      Q => \bcnt_data_reg_n_0_[8]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
\bcnt_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bcnt_data,
      D => ipcs_fifo_dout(9),
      Q => \bcnt_data_reg_n_0_[9]\,
      R => \bcnt_data[15]_i_1_n_0\
    );
bcnt_rdreq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030000000AA00"
    )
        port map (
      I0 => bcnt_rdreq_reg_n_0,
      I1 => bcnt_empty,
      I2 => m_axis_tready,
      I3 => \rst_\,
      I4 => rx_read_bcnt_st,
      I5 => \rx_wr_state_reg_n_0_[0]\,
      O => bcnt_rdreq_i_1_n_0
    );
bcnt_rdreq_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => bcnt_rdreq_i_1_n_0,
      Q => bcnt_rdreq_reg_n_0,
      R => '0'
    );
bcnt_wrreq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A0A0F020A0A"
    )
        port map (
      I0 => bcnt_wrreq_reg_n_0,
      I1 => rx_rd_lsb_fifo_st,
      I2 => \bcnt_data[15]_i_1_n_0\,
      I3 => rx_rd_fifo_st,
      I4 => \rd_bcnt_reg[31]_i_4_n_0\,
      I5 => continue_data_reg_n_0,
      O => bcnt_wrreq_i_1_n_0
    );
bcnt_wrreq_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bcnt_wrreq_i_1_n_0,
      Q => bcnt_wrreq_reg_n_0,
      R => '0'
    );
continue_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2220000"
    )
        port map (
      I0 => continue_data_reg_n_0,
      I1 => \tx_data_temp[63]_i_1_n_0\,
      I2 => \continue_data1__21\,
      I3 => \rx_rd_state2__2\,
      I4 => \rst_\,
      I5 => \rx_rd_state[0]_i_2_n_0\,
      O => continue_data_i_1_n_0
    );
continue_data_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => continue_data_i_1_n_0,
      Q => continue_data_reg_n_0,
      R => '0'
    );
cs_fifo_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => \^cs_fifo_rd_en\,
      I1 => rx_rd_state22_out,
      I2 => \rst_\,
      I3 => rx_rd_bcnt_st,
      I4 => \rx_rd_state_reg_n_0_[0]\,
      O => cs_fifo_rd_en_i_1_n_0
    );
cs_fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => cs_fifo_rd_en_i_1_n_0,
      Q => \^cs_fifo_rd_en\,
      R => '0'
    );
flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00100000"
    )
        port map (
      I0 => m_axis_tready,
      I1 => rx_empty,
      I2 => m_axis_tvalid9_out,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      I5 => flag_reg_n_0,
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag_reg_n_0,
      R => my_mac_hit1
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(0),
      O => \m_axis_tdata[0]_i_1_n_0\
    );
\m_axis_tdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(10),
      O => \m_axis_tdata[10]_i_1_n_0\
    );
\m_axis_tdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(11),
      O => \m_axis_tdata[11]_i_1_n_0\
    );
\m_axis_tdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(12),
      O => \m_axis_tdata[12]_i_1_n_0\
    );
\m_axis_tdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(13),
      O => \m_axis_tdata[13]_i_1_n_0\
    );
\m_axis_tdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(14),
      O => \m_axis_tdata[14]_i_1_n_0\
    );
\m_axis_tdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(15),
      O => \m_axis_tdata[15]_i_1_n_0\
    );
\m_axis_tdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(16),
      O => \m_axis_tdata[16]_i_1_n_0\
    );
\m_axis_tdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(17),
      O => \m_axis_tdata[17]_i_1_n_0\
    );
\m_axis_tdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(18),
      O => \m_axis_tdata[18]_i_1_n_0\
    );
\m_axis_tdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(19),
      O => \m_axis_tdata[19]_i_1_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(1),
      O => \m_axis_tdata[1]_i_1_n_0\
    );
\m_axis_tdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(20),
      O => \m_axis_tdata[20]_i_1_n_0\
    );
\m_axis_tdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(21),
      O => \m_axis_tdata[21]_i_1_n_0\
    );
\m_axis_tdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(22),
      O => \m_axis_tdata[22]_i_1_n_0\
    );
\m_axis_tdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(23),
      O => \m_axis_tdata[23]_i_1_n_0\
    );
\m_axis_tdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(24),
      O => \m_axis_tdata[24]_i_1_n_0\
    );
\m_axis_tdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(25),
      O => \m_axis_tdata[25]_i_1_n_0\
    );
\m_axis_tdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(26),
      O => \m_axis_tdata[26]_i_1_n_0\
    );
\m_axis_tdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(27),
      O => \m_axis_tdata[27]_i_1_n_0\
    );
\m_axis_tdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(28),
      O => \m_axis_tdata[28]_i_1_n_0\
    );
\m_axis_tdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(29),
      O => \m_axis_tdata[29]_i_1_n_0\
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(2),
      O => \m_axis_tdata[2]_i_1_n_0\
    );
\m_axis_tdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(30),
      O => \m_axis_tdata[30]_i_1_n_0\
    );
\m_axis_tdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \rx_wr_state_reg_n_0_[0]\,
      I1 => rx_read_bcnt_st,
      I2 => rx_wr_bcnt_st,
      I3 => flag_reg_n_0,
      I4 => \rst_\,
      O => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_wr_state_reg_n_0_[0]\,
      I1 => rx_read_bcnt_st,
      O => m_axis_tvalid9_out
    );
\m_axis_tdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(31),
      O => \m_axis_tdata[31]_i_3_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(3),
      O => \m_axis_tdata[3]_i_1_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(4),
      O => \m_axis_tdata[4]_i_1_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(5),
      O => \m_axis_tdata[5]_i_1_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(6),
      O => \m_axis_tdata[6]_i_1_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(7),
      O => \m_axis_tdata[7]_i_1_n_0\
    );
\m_axis_tdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(8),
      O => \m_axis_tdata[8]_i_1_n_0\
    );
\m_axis_tdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => rx_wr_fifo_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_bcnt_st,
      I3 => rx_dout(9),
      O => \m_axis_tdata[9]_i_1_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[0]_i_1_n_0\,
      Q => m_axis_tdata(0),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[10]_i_1_n_0\,
      Q => m_axis_tdata(10),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[11]_i_1_n_0\,
      Q => m_axis_tdata(11),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[12]_i_1_n_0\,
      Q => m_axis_tdata(12),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[13]_i_1_n_0\,
      Q => m_axis_tdata(13),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[14]_i_1_n_0\,
      Q => m_axis_tdata(14),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[15]_i_1_n_0\,
      Q => m_axis_tdata(15),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[16]_i_1_n_0\,
      Q => m_axis_tdata(16),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[17]_i_1_n_0\,
      Q => m_axis_tdata(17),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[18]_i_1_n_0\,
      Q => m_axis_tdata(18),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[19]_i_1_n_0\,
      Q => m_axis_tdata(19),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[1]_i_1_n_0\,
      Q => m_axis_tdata(1),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[20]_i_1_n_0\,
      Q => m_axis_tdata(20),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[21]_i_1_n_0\,
      Q => m_axis_tdata(21),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[22]_i_1_n_0\,
      Q => m_axis_tdata(22),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[23]_i_1_n_0\,
      Q => m_axis_tdata(23),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[24]_i_1_n_0\,
      Q => m_axis_tdata(24),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[25]_i_1_n_0\,
      Q => m_axis_tdata(25),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[26]_i_1_n_0\,
      Q => m_axis_tdata(26),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[27]_i_1_n_0\,
      Q => m_axis_tdata(27),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[28]_i_1_n_0\,
      Q => m_axis_tdata(28),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[29]_i_1_n_0\,
      Q => m_axis_tdata(29),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[2]_i_1_n_0\,
      Q => m_axis_tdata(2),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[30]_i_1_n_0\,
      Q => m_axis_tdata(30),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[31]_i_3_n_0\,
      Q => m_axis_tdata(31),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[3]_i_1_n_0\,
      Q => m_axis_tdata(3),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[4]_i_1_n_0\,
      Q => m_axis_tdata(4),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[5]_i_1_n_0\,
      Q => m_axis_tdata(5),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[6]_i_1_n_0\,
      Q => m_axis_tdata(6),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[7]_i_1_n_0\,
      Q => m_axis_tdata(7),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[8]_i_1_n_0\,
      Q => m_axis_tdata(8),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tdata[9]_i_1_n_0\,
      Q => m_axis_tdata(9),
      R => \m_axis_tdata[31]_i_1_n_0\
    );
\m_axis_tkeep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[3]\,
      I1 => \m_axis_tkeep[3]_i_3_n_0\,
      I2 => \m_axis_tkeep[3]_i_4_n_0\,
      I3 => \tx_bcnt_reg_n_0_[2]\,
      I4 => \tx_bcnt_reg_n_0_[1]\,
      I5 => \tx_bcnt_reg_n_0_[0]\,
      O => \m_axis_tkeep[0]_i_1_n_0\
    );
\m_axis_tkeep[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[3]\,
      I1 => \m_axis_tkeep[3]_i_3_n_0\,
      I2 => \m_axis_tkeep[3]_i_4_n_0\,
      I3 => \tx_bcnt_reg_n_0_[2]\,
      I4 => \tx_bcnt_reg_n_0_[1]\,
      O => \m_axis_tkeep[1]_i_1_n_0\
    );
\m_axis_tkeep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[3]\,
      I1 => \m_axis_tkeep[3]_i_3_n_0\,
      I2 => \m_axis_tkeep[3]_i_4_n_0\,
      I3 => \tx_bcnt_reg_n_0_[2]\,
      I4 => \tx_bcnt_reg_n_0_[1]\,
      I5 => \tx_bcnt_reg_n_0_[0]\,
      O => \m_axis_tkeep[2]_i_1_n_0\
    );
\m_axis_tkeep[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000047FFFFFFFF"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => rx_wr_bcnt_st,
      I2 => rx_wr_data_st,
      I3 => \rx_wr_state_reg_n_0_[0]\,
      I4 => rx_read_bcnt_st,
      I5 => \rst_\,
      O => \m_axis_tkeep[3]_i_1_n_0\
    );
\m_axis_tkeep[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[3]\,
      I1 => \m_axis_tkeep[3]_i_3_n_0\,
      I2 => \m_axis_tkeep[3]_i_4_n_0\,
      I3 => \tx_bcnt_reg_n_0_[2]\,
      O => \m_axis_tkeep[3]_i_2_n_0\
    );
\m_axis_tkeep[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \m_axis_tkeep[3]_i_5_n_0\,
      I1 => \tx_bcnt_reg_n_0_[18]\,
      I2 => \tx_bcnt_reg_n_0_[19]\,
      O => \m_axis_tkeep[3]_i_3_n_0\
    );
\m_axis_tkeep[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_axis_tkeep[3]_i_6_n_0\,
      I1 => \tx_bcnt_reg_n_0_[14]\,
      I2 => \tx_bcnt_reg_n_0_[15]\,
      I3 => \tx_bcnt_reg_n_0_[12]\,
      I4 => \tx_bcnt_reg_n_0_[13]\,
      I5 => \m_axis_tkeep[3]_i_7_n_0\,
      O => \m_axis_tkeep[3]_i_4_n_0\
    );
\m_axis_tkeep[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \m_axis_tkeep[3]_i_8_n_0\,
      I1 => \tx_bcnt_reg_n_0_[26]\,
      I2 => \tx_bcnt_reg_n_0_[27]\,
      I3 => \tx_bcnt_reg_n_0_[24]\,
      I4 => \tx_bcnt_reg_n_0_[25]\,
      I5 => \m_axis_tkeep[3]_i_9_n_0\,
      O => \m_axis_tkeep[3]_i_5_n_0\
    );
\m_axis_tkeep[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[10]\,
      I1 => \tx_bcnt_reg_n_0_[11]\,
      I2 => \tx_bcnt_reg_n_0_[8]\,
      I3 => \tx_bcnt_reg_n_0_[9]\,
      O => \m_axis_tkeep[3]_i_6_n_0\
    );
\m_axis_tkeep[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[5]\,
      I1 => \tx_bcnt_reg_n_0_[4]\,
      I2 => \tx_bcnt_reg_n_0_[7]\,
      I3 => \tx_bcnt_reg_n_0_[6]\,
      I4 => \tx_bcnt_reg_n_0_[16]\,
      I5 => \tx_bcnt_reg_n_0_[17]\,
      O => \m_axis_tkeep[3]_i_7_n_0\
    );
\m_axis_tkeep[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[22]\,
      I1 => \tx_bcnt_reg_n_0_[23]\,
      I2 => \tx_bcnt_reg_n_0_[20]\,
      I3 => \tx_bcnt_reg_n_0_[21]\,
      O => \m_axis_tkeep[3]_i_8_n_0\
    );
\m_axis_tkeep[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[30]\,
      I1 => \tx_bcnt_reg_n_0_[31]\,
      I2 => \tx_bcnt_reg_n_0_[28]\,
      I3 => \tx_bcnt_reg_n_0_[29]\,
      O => \m_axis_tkeep[3]_i_9_n_0\
    );
\m_axis_tkeep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tkeep[0]_i_1_n_0\,
      Q => m_axis_tkeep(0),
      R => \m_axis_tkeep[3]_i_1_n_0\
    );
\m_axis_tkeep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tkeep[1]_i_1_n_0\,
      Q => m_axis_tkeep(1),
      R => \m_axis_tkeep[3]_i_1_n_0\
    );
\m_axis_tkeep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tkeep[2]_i_1_n_0\,
      Q => m_axis_tkeep(2),
      R => \m_axis_tkeep[3]_i_1_n_0\
    );
\m_axis_tkeep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => m_axis_tvalid9_out,
      D => \m_axis_tkeep[3]_i_2_n_0\,
      Q => m_axis_tkeep(3),
      R => \m_axis_tkeep[3]_i_1_n_0\
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800888888C08888"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => \rst_\,
      I2 => rx_wr_data_st,
      I3 => rx_wr_bcnt_st,
      I4 => m_axis_tvalid9_out,
      I5 => \rx_wr_state4__28\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA8"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[2]\,
      I1 => \tx_bcnt_reg_n_0_[1]\,
      I2 => \tx_bcnt_reg_n_0_[0]\,
      I3 => \m_axis_tkeep[3]_i_3_n_0\,
      I4 => \m_axis_tkeep[3]_i_4_n_0\,
      I5 => \tx_bcnt_reg_n_0_[3]\,
      O => \rx_wr_state4__28\
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast\,
      R => '0'
    );
m_axis_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB8000000B8"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => rx_wr_bcnt_st,
      I2 => rx_wr_data_st,
      I3 => \rx_wr_state_reg_n_0_[0]\,
      I4 => rx_read_bcnt_st,
      I5 => \^m_axis_tvalid\,
      O => m_axis_tvalid_i_2_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => m_axis_tvalid_i_2_n_0,
      Q => \^m_axis_tvalid\,
      R => my_mac_hit1
    );
rd_bcnt_reg1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => rd_bcnt_reg1_carry_n_0,
      CO(6) => rd_bcnt_reg1_carry_n_1,
      CO(5) => rd_bcnt_reg1_carry_n_2,
      CO(4) => rd_bcnt_reg1_carry_n_3,
      CO(3) => NLW_rd_bcnt_reg1_carry_CO_UNCONNECTED(3),
      CO(2) => rd_bcnt_reg1_carry_n_5,
      CO(1) => rd_bcnt_reg1_carry_n_6,
      CO(0) => rd_bcnt_reg1_carry_n_7,
      DI(7) => \rd_bcnt_reg_reg_n_0_[8]\,
      DI(6) => \rd_bcnt_reg_reg_n_0_[7]\,
      DI(5) => \rd_bcnt_reg_reg_n_0_[6]\,
      DI(4) => \rd_bcnt_reg_reg_n_0_[5]\,
      DI(3) => \rd_bcnt_reg_reg_n_0_[4]\,
      DI(2) => \rd_bcnt_reg_reg_n_0_[3]\,
      DI(1) => \rd_bcnt_reg_reg_n_0_[2]\,
      DI(0) => '0',
      O(7 downto 0) => rd_bcnt_reg1(8 downto 1),
      S(7) => rd_bcnt_reg1_carry_i_1_n_0,
      S(6) => rd_bcnt_reg1_carry_i_2_n_0,
      S(5) => rd_bcnt_reg1_carry_i_3_n_0,
      S(4) => rd_bcnt_reg1_carry_i_4_n_0,
      S(3) => rd_bcnt_reg1_carry_i_5_n_0,
      S(2) => rd_bcnt_reg1_carry_i_6_n_0,
      S(1) => rd_bcnt_reg1_carry_i_7_n_0,
      S(0) => \rd_bcnt_reg_reg_n_0_[1]\
    );
\rd_bcnt_reg1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => rd_bcnt_reg1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \rd_bcnt_reg1_carry__0_n_0\,
      CO(6) => \rd_bcnt_reg1_carry__0_n_1\,
      CO(5) => \rd_bcnt_reg1_carry__0_n_2\,
      CO(4) => \rd_bcnt_reg1_carry__0_n_3\,
      CO(3) => \NLW_rd_bcnt_reg1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \rd_bcnt_reg1_carry__0_n_5\,
      CO(1) => \rd_bcnt_reg1_carry__0_n_6\,
      CO(0) => \rd_bcnt_reg1_carry__0_n_7\,
      DI(7) => \rd_bcnt_reg_reg_n_0_[16]\,
      DI(6) => \rd_bcnt_reg_reg_n_0_[15]\,
      DI(5) => \rd_bcnt_reg_reg_n_0_[14]\,
      DI(4) => \rd_bcnt_reg_reg_n_0_[13]\,
      DI(3) => \rd_bcnt_reg_reg_n_0_[12]\,
      DI(2) => \rd_bcnt_reg_reg_n_0_[11]\,
      DI(1) => \rd_bcnt_reg_reg_n_0_[10]\,
      DI(0) => \rd_bcnt_reg_reg_n_0_[9]\,
      O(7 downto 0) => rd_bcnt_reg1(16 downto 9),
      S(7) => \rd_bcnt_reg1_carry__0_i_1_n_0\,
      S(6) => \rd_bcnt_reg1_carry__0_i_2_n_0\,
      S(5) => \rd_bcnt_reg1_carry__0_i_3_n_0\,
      S(4) => \rd_bcnt_reg1_carry__0_i_4_n_0\,
      S(3) => \rd_bcnt_reg1_carry__0_i_5_n_0\,
      S(2) => \rd_bcnt_reg1_carry__0_i_6_n_0\,
      S(1) => \rd_bcnt_reg1_carry__0_i_7_n_0\,
      S(0) => \rd_bcnt_reg1_carry__0_i_8_n_0\
    );
\rd_bcnt_reg1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[16]\,
      O => \rd_bcnt_reg1_carry__0_i_1_n_0\
    );
\rd_bcnt_reg1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[15]\,
      O => \rd_bcnt_reg1_carry__0_i_2_n_0\
    );
\rd_bcnt_reg1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[14]\,
      O => \rd_bcnt_reg1_carry__0_i_3_n_0\
    );
\rd_bcnt_reg1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[13]\,
      O => \rd_bcnt_reg1_carry__0_i_4_n_0\
    );
\rd_bcnt_reg1_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[12]\,
      O => \rd_bcnt_reg1_carry__0_i_5_n_0\
    );
\rd_bcnt_reg1_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[11]\,
      O => \rd_bcnt_reg1_carry__0_i_6_n_0\
    );
\rd_bcnt_reg1_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[10]\,
      O => \rd_bcnt_reg1_carry__0_i_7_n_0\
    );
\rd_bcnt_reg1_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[9]\,
      O => \rd_bcnt_reg1_carry__0_i_8_n_0\
    );
\rd_bcnt_reg1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rd_bcnt_reg1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \rd_bcnt_reg1_carry__1_n_0\,
      CO(6) => \rd_bcnt_reg1_carry__1_n_1\,
      CO(5) => \rd_bcnt_reg1_carry__1_n_2\,
      CO(4) => \rd_bcnt_reg1_carry__1_n_3\,
      CO(3) => \NLW_rd_bcnt_reg1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \rd_bcnt_reg1_carry__1_n_5\,
      CO(1) => \rd_bcnt_reg1_carry__1_n_6\,
      CO(0) => \rd_bcnt_reg1_carry__1_n_7\,
      DI(7) => \rd_bcnt_reg_reg_n_0_[24]\,
      DI(6) => \rd_bcnt_reg_reg_n_0_[23]\,
      DI(5) => \rd_bcnt_reg_reg_n_0_[22]\,
      DI(4) => \rd_bcnt_reg_reg_n_0_[21]\,
      DI(3) => \rd_bcnt_reg_reg_n_0_[20]\,
      DI(2) => \rd_bcnt_reg_reg_n_0_[19]\,
      DI(1) => \rd_bcnt_reg_reg_n_0_[18]\,
      DI(0) => \rd_bcnt_reg_reg_n_0_[17]\,
      O(7 downto 0) => rd_bcnt_reg1(24 downto 17),
      S(7) => \rd_bcnt_reg1_carry__1_i_1_n_0\,
      S(6) => \rd_bcnt_reg1_carry__1_i_2_n_0\,
      S(5) => \rd_bcnt_reg1_carry__1_i_3_n_0\,
      S(4) => \rd_bcnt_reg1_carry__1_i_4_n_0\,
      S(3) => \rd_bcnt_reg1_carry__1_i_5_n_0\,
      S(2) => \rd_bcnt_reg1_carry__1_i_6_n_0\,
      S(1) => \rd_bcnt_reg1_carry__1_i_7_n_0\,
      S(0) => \rd_bcnt_reg1_carry__1_i_8_n_0\
    );
\rd_bcnt_reg1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[24]\,
      O => \rd_bcnt_reg1_carry__1_i_1_n_0\
    );
\rd_bcnt_reg1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[23]\,
      O => \rd_bcnt_reg1_carry__1_i_2_n_0\
    );
\rd_bcnt_reg1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[22]\,
      O => \rd_bcnt_reg1_carry__1_i_3_n_0\
    );
\rd_bcnt_reg1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[21]\,
      O => \rd_bcnt_reg1_carry__1_i_4_n_0\
    );
\rd_bcnt_reg1_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[20]\,
      O => \rd_bcnt_reg1_carry__1_i_5_n_0\
    );
\rd_bcnt_reg1_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[19]\,
      O => \rd_bcnt_reg1_carry__1_i_6_n_0\
    );
\rd_bcnt_reg1_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[18]\,
      O => \rd_bcnt_reg1_carry__1_i_7_n_0\
    );
\rd_bcnt_reg1_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[17]\,
      O => \rd_bcnt_reg1_carry__1_i_8_n_0\
    );
\rd_bcnt_reg1_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rd_bcnt_reg1_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rd_bcnt_reg1_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rd_bcnt_reg1_carry__2_n_2\,
      CO(4) => \rd_bcnt_reg1_carry__2_n_3\,
      CO(3) => \NLW_rd_bcnt_reg1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \rd_bcnt_reg1_carry__2_n_5\,
      CO(1) => \rd_bcnt_reg1_carry__2_n_6\,
      CO(0) => \rd_bcnt_reg1_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \rd_bcnt_reg_reg_n_0_[30]\,
      DI(4) => \rd_bcnt_reg_reg_n_0_[29]\,
      DI(3) => \rd_bcnt_reg_reg_n_0_[28]\,
      DI(2) => \rd_bcnt_reg_reg_n_0_[27]\,
      DI(1) => \rd_bcnt_reg_reg_n_0_[26]\,
      DI(0) => \rd_bcnt_reg_reg_n_0_[25]\,
      O(7) => \NLW_rd_bcnt_reg1_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => rd_bcnt_reg1(31 downto 25),
      S(7) => '0',
      S(6) => \rd_bcnt_reg1_carry__2_i_1_n_0\,
      S(5) => \rd_bcnt_reg1_carry__2_i_2_n_0\,
      S(4) => \rd_bcnt_reg1_carry__2_i_3_n_0\,
      S(3) => \rd_bcnt_reg1_carry__2_i_4_n_0\,
      S(2) => \rd_bcnt_reg1_carry__2_i_5_n_0\,
      S(1) => \rd_bcnt_reg1_carry__2_i_6_n_0\,
      S(0) => \rd_bcnt_reg1_carry__2_i_7_n_0\
    );
\rd_bcnt_reg1_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[31]\,
      O => \rd_bcnt_reg1_carry__2_i_1_n_0\
    );
\rd_bcnt_reg1_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[30]\,
      O => \rd_bcnt_reg1_carry__2_i_2_n_0\
    );
\rd_bcnt_reg1_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[29]\,
      O => \rd_bcnt_reg1_carry__2_i_3_n_0\
    );
\rd_bcnt_reg1_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[28]\,
      O => \rd_bcnt_reg1_carry__2_i_4_n_0\
    );
\rd_bcnt_reg1_carry__2_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[27]\,
      O => \rd_bcnt_reg1_carry__2_i_5_n_0\
    );
\rd_bcnt_reg1_carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[26]\,
      O => \rd_bcnt_reg1_carry__2_i_6_n_0\
    );
\rd_bcnt_reg1_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[25]\,
      O => \rd_bcnt_reg1_carry__2_i_7_n_0\
    );
rd_bcnt_reg1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[8]\,
      O => rd_bcnt_reg1_carry_i_1_n_0
    );
rd_bcnt_reg1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[7]\,
      O => rd_bcnt_reg1_carry_i_2_n_0
    );
rd_bcnt_reg1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[6]\,
      O => rd_bcnt_reg1_carry_i_3_n_0
    );
rd_bcnt_reg1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[5]\,
      O => rd_bcnt_reg1_carry_i_4_n_0
    );
rd_bcnt_reg1_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[4]\,
      O => rd_bcnt_reg1_carry_i_5_n_0
    );
rd_bcnt_reg1_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[3]\,
      O => rd_bcnt_reg1_carry_i_6_n_0
    );
rd_bcnt_reg1_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[2]\,
      O => rd_bcnt_reg1_carry_i_7_n_0
    );
\rd_bcnt_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(0),
      I1 => \rd_bcnt_reg_reg_n_0_[0]\,
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[0]_i_1_n_0\
    );
\rd_bcnt_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(10),
      I1 => rd_bcnt_reg1(10),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[10]_i_1_n_0\
    );
\rd_bcnt_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(11),
      I1 => rd_bcnt_reg1(11),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[11]_i_1_n_0\
    );
\rd_bcnt_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(12),
      I1 => rd_bcnt_reg1(12),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[12]_i_1_n_0\
    );
\rd_bcnt_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(13),
      I1 => rd_bcnt_reg1(13),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[13]_i_1_n_0\
    );
\rd_bcnt_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(14),
      I1 => rd_bcnt_reg1(14),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[14]_i_1_n_0\
    );
\rd_bcnt_reg[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rd_bcnt_reg[31]_i_2_n_0\,
      I1 => \rst_\,
      O => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(15),
      I1 => rd_bcnt_reg1(15),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[15]_i_2__0_n_0\
    );
\rd_bcnt_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(1),
      I1 => rd_bcnt_reg1(1),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[1]_i_1_n_0\
    );
\rd_bcnt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(2),
      I1 => rd_bcnt_reg1(2),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[2]_i_1_n_0\
    );
\rd_bcnt_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA22A2AAA2"
    )
        port map (
      I0 => \rd_bcnt_reg[31]_i_2_n_0\,
      I1 => \rst_\,
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75757575F5F5F555"
    )
        port map (
      I0 => \rst_\,
      I1 => continue_data_reg_n_0,
      I2 => \rd_bcnt_reg[31]_i_4_n_0\,
      I3 => rx_rd_msb_fifo_st,
      I4 => rx_rd_lsb_fifo_st,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[31]_i_2_n_0\
    );
\rd_bcnt_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFFFFF"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[2]\,
      I1 => \rd_bcnt_reg_reg_n_0_[1]\,
      I2 => \rd_bcnt_reg_reg_n_0_[0]\,
      I3 => \rd_bcnt_reg[31]_i_5_n_0\,
      I4 => \rd_bcnt_reg[31]_i_6_n_0\,
      O => \continue_data1__21\
    );
\rd_bcnt_reg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_rd_bcnt_st,
      I1 => \rx_rd_state_reg_n_0_[0]\,
      O => \rd_bcnt_reg[31]_i_4_n_0\
    );
\rd_bcnt_reg[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \rx_rd_state[3]_i_4_n_0\,
      I1 => \rd_bcnt_reg_reg_n_0_[19]\,
      I2 => \rd_bcnt_reg_reg_n_0_[18]\,
      I3 => \rd_bcnt_reg_reg_n_0_[24]\,
      I4 => \rx_rd_state[4]_i_4_n_0\,
      O => \rd_bcnt_reg[31]_i_5_n_0\
    );
\rd_bcnt_reg[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \rx_rd_state[4]_i_7_n_0\,
      I1 => \rd_bcnt_reg_reg_n_0_[9]\,
      I2 => \rd_bcnt_reg_reg_n_0_[8]\,
      I3 => \rd_bcnt_reg_reg_n_0_[3]\,
      I4 => \rd_bcnt_reg[31]_i_7_n_0\,
      O => \rd_bcnt_reg[31]_i_6_n_0\
    );
\rd_bcnt_reg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[13]\,
      I1 => \rd_bcnt_reg_reg_n_0_[12]\,
      I2 => \tx_data_temp[63]_i_5_n_0\,
      I3 => \rd_bcnt_reg[31]_i_8_n_0\,
      I4 => \rd_bcnt_reg_reg_n_0_[14]\,
      I5 => \rd_bcnt_reg_reg_n_0_[15]\,
      O => \rd_bcnt_reg[31]_i_7_n_0\
    );
\rd_bcnt_reg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[10]\,
      I1 => \rd_bcnt_reg_reg_n_0_[11]\,
      O => \rd_bcnt_reg[31]_i_8_n_0\
    );
\rd_bcnt_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(3),
      I1 => rd_bcnt_reg1(3),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[3]_i_1_n_0\
    );
\rd_bcnt_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(4),
      I1 => rd_bcnt_reg1(4),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[4]_i_1_n_0\
    );
\rd_bcnt_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(5),
      I1 => rd_bcnt_reg1(5),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[5]_i_1_n_0\
    );
\rd_bcnt_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(6),
      I1 => rd_bcnt_reg1(6),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[6]_i_1_n_0\
    );
\rd_bcnt_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(7),
      I1 => rd_bcnt_reg1(7),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[7]_i_1_n_0\
    );
\rd_bcnt_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(8),
      I1 => rd_bcnt_reg1(8),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[8]_i_1_n_0\
    );
\rd_bcnt_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACC0C000C"
    )
        port map (
      I0 => ipcs_fifo_dout(9),
      I1 => rd_bcnt_reg1(9),
      I2 => \rx_rd_state[4]_i_2_n_0\,
      I3 => rx_rd_lsb_fifo_st,
      I4 => \continue_data1__21\,
      I5 => rx_rd_fifo_st,
      O => \rd_bcnt_reg[9]_i_1_n_0\
    );
\rd_bcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[0]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[0]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[10]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[10]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[11]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[11]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[12]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[12]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[13]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[13]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[14]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[14]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[15]_i_2__0_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[15]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(16),
      Q => \rd_bcnt_reg_reg_n_0_[16]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(17),
      Q => \rd_bcnt_reg_reg_n_0_[17]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(18),
      Q => \rd_bcnt_reg_reg_n_0_[18]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(19),
      Q => \rd_bcnt_reg_reg_n_0_[19]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[1]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[1]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(20),
      Q => \rd_bcnt_reg_reg_n_0_[20]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(21),
      Q => \rd_bcnt_reg_reg_n_0_[21]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(22),
      Q => \rd_bcnt_reg_reg_n_0_[22]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(23),
      Q => \rd_bcnt_reg_reg_n_0_[23]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(24),
      Q => \rd_bcnt_reg_reg_n_0_[24]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(25),
      Q => \rd_bcnt_reg_reg_n_0_[25]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(26),
      Q => \rd_bcnt_reg_reg_n_0_[26]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(27),
      Q => \rd_bcnt_reg_reg_n_0_[27]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(28),
      Q => \rd_bcnt_reg_reg_n_0_[28]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(29),
      Q => \rd_bcnt_reg_reg_n_0_[29]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[2]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[2]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(30),
      Q => \rd_bcnt_reg_reg_n_0_[30]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => rd_bcnt_reg1(31),
      Q => \rd_bcnt_reg_reg_n_0_[31]\,
      R => \rd_bcnt_reg[31]_i_1_n_0\
    );
\rd_bcnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[3]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[3]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[4]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[4]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[5]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[5]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[6]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[6]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[7]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[7]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[8]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[8]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
\rd_bcnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[31]_i_2_n_0\,
      D => \rd_bcnt_reg[9]_i_1_n_0\,
      Q => \rd_bcnt_reg_reg_n_0_[9]\,
      R => \rd_bcnt_reg[15]_i_1__0_n_0\
    );
rx_mac_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040F00"
    )
        port map (
      I0 => rx_mac_empty,
      I1 => \rx_rd_state229_out__4\,
      I2 => rx_mac_rd_i_2_n_0,
      I3 => rx_rd_lsb_fifo_st,
      I4 => rx_rd_bcnt_st,
      O => rx_mac_rd_i_1_n_0
    );
rx_mac_rd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFDD"
    )
        port map (
      I0 => \rst_\,
      I1 => \rx_rd_state_reg_n_0_[0]\,
      I2 => rx_rd_bcnt_st,
      I3 => rx_mac_rd_i_3_n_0,
      I4 => rx_mac_rd_i_4_n_0,
      O => rx_mac_rd_i_2_n_0
    );
rx_mac_rd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => tx_wr_data_count(2),
      I1 => tx_wr_data_count(5),
      I2 => tx_wr_data_count(4),
      I3 => tx_wr_data_count(3),
      I4 => rx_rd_lsb_fifo_st,
      I5 => rx_rd_fifo_st,
      O => rx_mac_rd_i_3_n_0
    );
rx_mac_rd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => rx_mac_rd_i_5_n_0,
      I1 => \rx_rd_state[3]_i_4_n_0\,
      I2 => rx_mac_rd_i_6_n_0,
      I3 => \rx_rd_state[3]_i_3_n_0\,
      I4 => \rx_rd_state[4]_i_8_n_0\,
      I5 => rx_mac_rd_i_7_n_0,
      O => rx_mac_rd_i_4_n_0
    );
rx_mac_rd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[27]\,
      I1 => \rd_bcnt_reg_reg_n_0_[25]\,
      I2 => \rd_bcnt_reg_reg_n_0_[26]\,
      I3 => \rd_bcnt_reg_reg_n_0_[24]\,
      O => rx_mac_rd_i_5_n_0
    );
rx_mac_rd_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[16]\,
      I1 => \rd_bcnt_reg_reg_n_0_[17]\,
      I2 => \rd_bcnt_reg_reg_n_0_[19]\,
      I3 => \rd_bcnt_reg_reg_n_0_[18]\,
      I4 => rx_rd_lsb_fifo_st,
      I5 => \rx_rd_state[3]_i_7_n_0\,
      O => rx_mac_rd_i_6_n_0
    );
rx_mac_rd_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[3]\,
      I1 => \rd_bcnt_reg_reg_n_0_[2]\,
      I2 => \rd_bcnt_reg_reg_n_0_[1]\,
      I3 => \rd_bcnt_reg_reg_n_0_[0]\,
      I4 => \rx_rd_state[4]_i_7_n_0\,
      O => rx_mac_rd_i_7_n_0
    );
rx_mac_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => rx_mac_rd_i_1_n_0,
      Q => rx_mac_rd,
      R => '0'
    );
\rx_rd_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAEAAAEAA"
    )
        port map (
      I0 => \rx_rd_state[0]_i_2_n_0\,
      I1 => \rx_rd_state[0]_i_3_n_0\,
      I2 => rx_rd_bcnt_st,
      I3 => \rx_rd_state2__2\,
      I4 => rx_rd_state22_out,
      I5 => \rx_rd_state_reg_n_0_[0]\,
      O => \rx_rd_state[0]_i_1_n_0\
    );
\rx_rd_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rx_rd_fifo_st,
      I1 => rx_rd_lsb_fifo_st,
      I2 => rx_rd_msb_fifo_st,
      I3 => \rx_rd_state_reg_n_0_[0]\,
      I4 => rx_rd_bcnt_st,
      O => \rx_rd_state[0]_i_2_n_0\
    );
\rx_rd_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_rd_lsb_fifo_st,
      I1 => rx_rd_fifo_st,
      O => \rx_rd_state[0]_i_3_n_0\
    );
\rx_rd_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tx_wr_data_count(2),
      I1 => tx_wr_data_count(5),
      I2 => tx_wr_data_count(4),
      I3 => tx_wr_data_count(3),
      O => \rx_rd_state2__2\
    );
\rx_rd_state[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => cs_fifo_empty,
      I1 => continue_data_reg_n_0,
      I2 => \rx_rd_state229_out__4\,
      O => rx_rd_state22_out
    );
\rx_rd_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D00F00"
    )
        port map (
      I0 => cs_fifo_empty,
      I1 => continue_data_reg_n_0,
      I2 => \rx_rd_state229_out__4\,
      I3 => rx_rd_bcnt_st,
      I4 => \rx_rd_state_reg_n_0_[0]\,
      O => \rx_rd_state[1]_i_1_n_0\
    );
\rx_rd_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \rx_rd_state_reg_n_0_[0]\,
      I1 => rx_rd_bcnt_st,
      I2 => \rx_rd_state229_out__4\,
      O => \rx_rd_state[2]_i_1_n_0\
    );
\rx_rd_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => tx_wr_data_count(2),
      I1 => tx_wr_data_count(5),
      I2 => tx_wr_data_count(4),
      I3 => tx_wr_data_count(3),
      I4 => tx_wr_data_count(1),
      I5 => tx_full,
      O => \rx_rd_state229_out__4\
    );
\rx_rd_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF20"
    )
        port map (
      I0 => \rx_rd_state[3]_i_2_n_0\,
      I1 => rx_rd_lsb_fifo_st,
      I2 => rx_rd_msb_fifo_st,
      I3 => rx_rd_fifo_st,
      I4 => rx_rd_bcnt_st,
      I5 => \rx_rd_state_reg_n_0_[0]\,
      O => \rx_rd_state[3]_i_1_n_0\
    );
\rx_rd_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \rx_rd_state[3]_i_3_n_0\,
      I1 => \rx_rd_state[3]_i_4_n_0\,
      I2 => \rx_rd_state[3]_i_5_n_0\,
      I3 => \rx_rd_state[3]_i_6_n_0\,
      I4 => \rx_rd_state[3]_i_7_n_0\,
      I5 => \rx_rd_state[3]_i_8_n_0\,
      O => \rx_rd_state[3]_i_2_n_0\
    );
\rx_rd_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[12]\,
      I1 => \rd_bcnt_reg_reg_n_0_[13]\,
      I2 => \rd_bcnt_reg_reg_n_0_[15]\,
      I3 => \rd_bcnt_reg_reg_n_0_[14]\,
      O => \rx_rd_state[3]_i_3_n_0\
    );
\rx_rd_state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[21]\,
      I1 => \rd_bcnt_reg_reg_n_0_[20]\,
      I2 => \rd_bcnt_reg_reg_n_0_[23]\,
      I3 => \rd_bcnt_reg_reg_n_0_[22]\,
      O => \rx_rd_state[3]_i_4_n_0\
    );
\rx_rd_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \rx_rd_state[4]_i_7_n_0\,
      I1 => \rd_bcnt_reg_reg_n_0_[0]\,
      I2 => \rd_bcnt_reg_reg_n_0_[1]\,
      I3 => \rd_bcnt_reg_reg_n_0_[2]\,
      I4 => \rd_bcnt_reg_reg_n_0_[3]\,
      O => \rx_rd_state[3]_i_5_n_0\
    );
\rx_rd_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \rx_rd_state[4]_i_8_n_0\,
      I1 => \rd_bcnt_reg_reg_n_0_[24]\,
      I2 => \rd_bcnt_reg_reg_n_0_[26]\,
      I3 => \rd_bcnt_reg_reg_n_0_[25]\,
      I4 => \rd_bcnt_reg_reg_n_0_[27]\,
      O => \rx_rd_state[3]_i_6_n_0\
    );
\rx_rd_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[9]\,
      I1 => \rd_bcnt_reg_reg_n_0_[8]\,
      I2 => \rd_bcnt_reg_reg_n_0_[11]\,
      I3 => \rd_bcnt_reg_reg_n_0_[10]\,
      O => \rx_rd_state[3]_i_7_n_0\
    );
\rx_rd_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[16]\,
      I1 => \rd_bcnt_reg_reg_n_0_[17]\,
      I2 => \rd_bcnt_reg_reg_n_0_[19]\,
      I3 => \rd_bcnt_reg_reg_n_0_[18]\,
      O => \rx_rd_state[3]_i_8_n_0\
    );
\rx_rd_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => tx_wr_data_count(2),
      I1 => tx_wr_data_count(5),
      I2 => tx_wr_data_count(4),
      I3 => tx_wr_data_count(3),
      I4 => \tx_data_temp[63]_i_1_n_0\,
      I5 => \rx_rd_state[4]_i_2_n_0\,
      O => \rx_rd_state[4]_i_1_n_0\
    );
\rx_rd_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \rx_rd_state[4]_i_3_n_0\,
      I1 => \rx_rd_state[4]_i_4_n_0\,
      I2 => \rx_rd_state[4]_i_5_n_0\,
      I3 => \rd_bcnt_reg_reg_n_0_[20]\,
      I4 => \rd_bcnt_reg_reg_n_0_[21]\,
      I5 => \rx_rd_state[4]_i_6_n_0\,
      O => \rx_rd_state[4]_i_2_n_0\
    );
\rx_rd_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \rx_rd_state[3]_i_3_n_0\,
      I1 => \rx_rd_state[3]_i_7_n_0\,
      I2 => \rx_rd_state[4]_i_7_n_0\,
      I3 => \rd_bcnt_reg_reg_n_0_[3]\,
      I4 => \rd_bcnt_reg_reg_n_0_[2]\,
      I5 => \rd_bcnt_reg_reg_n_0_[16]\,
      O => \rx_rd_state[4]_i_3_n_0\
    );
\rx_rd_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rx_rd_state[4]_i_8_n_0\,
      I1 => \rd_bcnt_reg_reg_n_0_[27]\,
      I2 => \rd_bcnt_reg_reg_n_0_[25]\,
      I3 => \rd_bcnt_reg_reg_n_0_[26]\,
      O => \rx_rd_state[4]_i_4_n_0\
    );
\rx_rd_state[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[18]\,
      I1 => \rd_bcnt_reg_reg_n_0_[19]\,
      O => \rx_rd_state[4]_i_5_n_0\
    );
\rx_rd_state[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[22]\,
      I1 => \rd_bcnt_reg_reg_n_0_[17]\,
      I2 => \rd_bcnt_reg_reg_n_0_[24]\,
      I3 => \rd_bcnt_reg_reg_n_0_[23]\,
      O => \rx_rd_state[4]_i_6_n_0\
    );
\rx_rd_state[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[6]\,
      I1 => \rd_bcnt_reg_reg_n_0_[5]\,
      I2 => \rd_bcnt_reg_reg_n_0_[7]\,
      I3 => \rd_bcnt_reg_reg_n_0_[4]\,
      O => \rx_rd_state[4]_i_7_n_0\
    );
\rx_rd_state[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[30]\,
      I1 => \rd_bcnt_reg_reg_n_0_[28]\,
      I2 => \rd_bcnt_reg_reg_n_0_[31]\,
      I3 => \rd_bcnt_reg_reg_n_0_[29]\,
      O => \rx_rd_state[4]_i_8_n_0\
    );
\rx_rd_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \rx_rd_state[0]_i_1_n_0\,
      Q => \rx_rd_state_reg_n_0_[0]\,
      S => my_mac_hit1
    );
\rx_rd_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \rx_rd_state[1]_i_1_n_0\,
      Q => rx_rd_bcnt_st,
      R => my_mac_hit1
    );
\rx_rd_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \rx_rd_state[2]_i_1_n_0\,
      Q => rx_rd_fifo_st,
      R => my_mac_hit1
    );
\rx_rd_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \rx_rd_state[3]_i_1_n_0\,
      Q => rx_rd_lsb_fifo_st,
      R => my_mac_hit1
    );
\rx_rd_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \rx_rd_state[4]_i_1_n_0\,
      Q => rx_rd_msb_fifo_st,
      R => my_mac_hit1
    );
rx_rdreq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAEA0A2"
    )
        port map (
      I0 => rx_rdreq_reg_n_0,
      I1 => rx_read_bcnt_st,
      I2 => \rx_wr_state_reg_n_0_[0]\,
      I3 => \rx_rdreq22_out__0\,
      I4 => \rx_rdreq_i_3__0_n_0\,
      I5 => \rx_rdreq_i_4__0_n_0\,
      O => rx_rdreq_i_1_n_0
    );
\rx_rdreq_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_wr_data_st,
      I1 => rx_wr_bcnt_st,
      O => \rx_rdreq22_out__0\
    );
\rx_rdreq_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEE00000000"
    )
        port map (
      I0 => rx_read_bcnt_st,
      I1 => \rx_rdreq_i_5__0_n_0\,
      I2 => \tx_bcnt_reg_n_0_[3]\,
      I3 => \tx_bcnt_reg_n_0_[2]\,
      I4 => rx_rdreq_i_6_n_0,
      I5 => p_33_in,
      O => \rx_rdreq_i_3__0_n_0\
    );
\rx_rdreq_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => \rx_wr_state_reg_n_0_[0]\,
      I1 => rx_read_bcnt_st,
      I2 => rx_wr_fifo_st,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      I5 => \rst_\,
      O => \rx_rdreq_i_4__0_n_0\
    );
\rx_rdreq_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[19]\,
      I1 => \tx_bcnt_reg_n_0_[18]\,
      I2 => \m_axis_tkeep[3]_i_4_n_0\,
      I3 => \m_axis_tkeep[3]_i_5_n_0\,
      O => \rx_rdreq_i_5__0_n_0\
    );
rx_rdreq_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[0]\,
      I1 => \tx_bcnt_reg_n_0_[1]\,
      O => rx_rdreq_i_6_n_0
    );
rx_rdreq_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_tready,
      I1 => rx_empty,
      O => p_33_in
    );
rx_rdreq_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => rx_rdreq_i_1_n_0,
      Q => rx_rdreq_reg_n_0,
      R => '0'
    );
\rx_wr_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F00008F8F00FF"
    )
        port map (
      I0 => rx_empty,
      I1 => bcnt_empty,
      I2 => m_axis_tready,
      I3 => \rx_wr_state[0]_i_2_n_0\,
      I4 => \rx_wr_state_reg_n_0_[0]\,
      I5 => rx_read_bcnt_st,
      O => \rx_wr_state[0]_i_1_n_0\
    );
\rx_wr_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_wr_bcnt_st,
      I1 => rx_wr_data_st,
      I2 => rx_wr_fifo_st,
      O => \rx_wr_state[0]_i_2_n_0\
    );
\rx_wr_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \rx_wr_state_reg_n_0_[0]\,
      I1 => m_axis_tready,
      I2 => bcnt_empty,
      I3 => rx_empty,
      O => \rx_wr_state[1]_i_1_n_0\
    );
\rx_wr_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => rx_wr_bcnt_st,
      I1 => m_axis_tready,
      I2 => \rx_wr_state_reg_n_0_[0]\,
      I3 => rx_read_bcnt_st,
      O => \rx_wr_state[2]_i_1_n_0\
    );
\rx_wr_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0200000000000"
    )
        port map (
      I0 => \rx_wr_state4__28\,
      I1 => rx_empty,
      I2 => m_axis_tready,
      I3 => rx_wr_data_st,
      I4 => rx_wr_bcnt_st,
      I5 => m_axis_tvalid9_out,
      O => \rx_wr_state[3]_i_1_n_0\
    );
\rx_wr_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000040404000"
    )
        port map (
      I0 => rx_wr_bcnt_st,
      I1 => rx_wr_data_st,
      I2 => m_axis_tvalid9_out,
      I3 => m_axis_tready,
      I4 => rx_empty,
      I5 => \rx_wr_state4__28\,
      O => \rx_wr_state[4]_i_1_n_0\
    );
\rx_wr_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => dclk,
      CE => '1',
      D => \rx_wr_state[0]_i_1_n_0\,
      Q => \rx_wr_state_reg_n_0_[0]\,
      S => my_mac_hit1
    );
\rx_wr_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \rx_wr_state[1]_i_1_n_0\,
      Q => rx_read_bcnt_st,
      R => my_mac_hit1
    );
\rx_wr_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \rx_wr_state[2]_i_1_n_0\,
      Q => rx_wr_bcnt_st,
      R => my_mac_hit1
    );
\rx_wr_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \rx_wr_state[3]_i_1_n_0\,
      Q => rx_wr_data_st,
      R => my_mac_hit1
    );
\rx_wr_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \rx_wr_state[4]_i_1_n_0\,
      Q => rx_wr_fifo_st,
      R => my_mac_hit1
    );
tx_bcnt1_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tx_bcnt1_carry_n_0,
      CO(6) => tx_bcnt1_carry_n_1,
      CO(5) => tx_bcnt1_carry_n_2,
      CO(4) => tx_bcnt1_carry_n_3,
      CO(3) => NLW_tx_bcnt1_carry_CO_UNCONNECTED(3),
      CO(2) => tx_bcnt1_carry_n_5,
      CO(1) => tx_bcnt1_carry_n_6,
      CO(0) => tx_bcnt1_carry_n_7,
      DI(7) => \tx_bcnt_reg_n_0_[8]\,
      DI(6) => \tx_bcnt_reg_n_0_[7]\,
      DI(5) => \tx_bcnt_reg_n_0_[6]\,
      DI(4) => \tx_bcnt_reg_n_0_[5]\,
      DI(3) => \tx_bcnt_reg_n_0_[4]\,
      DI(2) => \tx_bcnt_reg_n_0_[3]\,
      DI(1) => \tx_bcnt_reg_n_0_[2]\,
      DI(0) => '0',
      O(7 downto 0) => tx_bcnt1(8 downto 1),
      S(7) => tx_bcnt1_carry_i_1_n_0,
      S(6) => tx_bcnt1_carry_i_2_n_0,
      S(5) => tx_bcnt1_carry_i_3_n_0,
      S(4) => tx_bcnt1_carry_i_4_n_0,
      S(3) => tx_bcnt1_carry_i_5_n_0,
      S(2) => tx_bcnt1_carry_i_6_n_0,
      S(1) => tx_bcnt1_carry_i_7_n_0,
      S(0) => \tx_bcnt_reg_n_0_[1]\
    );
\tx_bcnt1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tx_bcnt1_carry_n_0,
      CI_TOP => '0',
      CO(7) => \tx_bcnt1_carry__0_n_0\,
      CO(6) => \tx_bcnt1_carry__0_n_1\,
      CO(5) => \tx_bcnt1_carry__0_n_2\,
      CO(4) => \tx_bcnt1_carry__0_n_3\,
      CO(3) => \NLW_tx_bcnt1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \tx_bcnt1_carry__0_n_5\,
      CO(1) => \tx_bcnt1_carry__0_n_6\,
      CO(0) => \tx_bcnt1_carry__0_n_7\,
      DI(7) => \tx_bcnt_reg_n_0_[16]\,
      DI(6) => \tx_bcnt_reg_n_0_[15]\,
      DI(5) => \tx_bcnt_reg_n_0_[14]\,
      DI(4) => \tx_bcnt_reg_n_0_[13]\,
      DI(3) => \tx_bcnt_reg_n_0_[12]\,
      DI(2) => \tx_bcnt_reg_n_0_[11]\,
      DI(1) => \tx_bcnt_reg_n_0_[10]\,
      DI(0) => \tx_bcnt_reg_n_0_[9]\,
      O(7 downto 0) => tx_bcnt1(16 downto 9),
      S(7) => \tx_bcnt1_carry__0_i_1_n_0\,
      S(6) => \tx_bcnt1_carry__0_i_2_n_0\,
      S(5) => \tx_bcnt1_carry__0_i_3_n_0\,
      S(4) => \tx_bcnt1_carry__0_i_4_n_0\,
      S(3) => \tx_bcnt1_carry__0_i_5_n_0\,
      S(2) => \tx_bcnt1_carry__0_i_6_n_0\,
      S(1) => \tx_bcnt1_carry__0_i_7_n_0\,
      S(0) => \tx_bcnt1_carry__0_i_8_n_0\
    );
\tx_bcnt1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[16]\,
      O => \tx_bcnt1_carry__0_i_1_n_0\
    );
\tx_bcnt1_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[15]\,
      O => \tx_bcnt1_carry__0_i_2_n_0\
    );
\tx_bcnt1_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[14]\,
      O => \tx_bcnt1_carry__0_i_3_n_0\
    );
\tx_bcnt1_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[13]\,
      O => \tx_bcnt1_carry__0_i_4_n_0\
    );
\tx_bcnt1_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[12]\,
      O => \tx_bcnt1_carry__0_i_5_n_0\
    );
\tx_bcnt1_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[11]\,
      O => \tx_bcnt1_carry__0_i_6_n_0\
    );
\tx_bcnt1_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[10]\,
      O => \tx_bcnt1_carry__0_i_7_n_0\
    );
\tx_bcnt1_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[9]\,
      O => \tx_bcnt1_carry__0_i_8_n_0\
    );
\tx_bcnt1_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_bcnt1_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \tx_bcnt1_carry__1_n_0\,
      CO(6) => \tx_bcnt1_carry__1_n_1\,
      CO(5) => \tx_bcnt1_carry__1_n_2\,
      CO(4) => \tx_bcnt1_carry__1_n_3\,
      CO(3) => \NLW_tx_bcnt1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \tx_bcnt1_carry__1_n_5\,
      CO(1) => \tx_bcnt1_carry__1_n_6\,
      CO(0) => \tx_bcnt1_carry__1_n_7\,
      DI(7) => \tx_bcnt_reg_n_0_[24]\,
      DI(6) => \tx_bcnt_reg_n_0_[23]\,
      DI(5) => \tx_bcnt_reg_n_0_[22]\,
      DI(4) => \tx_bcnt_reg_n_0_[21]\,
      DI(3) => \tx_bcnt_reg_n_0_[20]\,
      DI(2) => \tx_bcnt_reg_n_0_[19]\,
      DI(1) => \tx_bcnt_reg_n_0_[18]\,
      DI(0) => \tx_bcnt_reg_n_0_[17]\,
      O(7 downto 0) => tx_bcnt1(24 downto 17),
      S(7) => \tx_bcnt1_carry__1_i_1_n_0\,
      S(6) => \tx_bcnt1_carry__1_i_2_n_0\,
      S(5) => \tx_bcnt1_carry__1_i_3_n_0\,
      S(4) => \tx_bcnt1_carry__1_i_4_n_0\,
      S(3) => \tx_bcnt1_carry__1_i_5_n_0\,
      S(2) => \tx_bcnt1_carry__1_i_6_n_0\,
      S(1) => \tx_bcnt1_carry__1_i_7_n_0\,
      S(0) => \tx_bcnt1_carry__1_i_8_n_0\
    );
\tx_bcnt1_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[24]\,
      O => \tx_bcnt1_carry__1_i_1_n_0\
    );
\tx_bcnt1_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[23]\,
      O => \tx_bcnt1_carry__1_i_2_n_0\
    );
\tx_bcnt1_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[22]\,
      O => \tx_bcnt1_carry__1_i_3_n_0\
    );
\tx_bcnt1_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[21]\,
      O => \tx_bcnt1_carry__1_i_4_n_0\
    );
\tx_bcnt1_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[20]\,
      O => \tx_bcnt1_carry__1_i_5_n_0\
    );
\tx_bcnt1_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[19]\,
      O => \tx_bcnt1_carry__1_i_6_n_0\
    );
\tx_bcnt1_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[18]\,
      O => \tx_bcnt1_carry__1_i_7_n_0\
    );
\tx_bcnt1_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[17]\,
      O => \tx_bcnt1_carry__1_i_8_n_0\
    );
\tx_bcnt1_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tx_bcnt1_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_tx_bcnt1_carry__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \tx_bcnt1_carry__2_n_2\,
      CO(4) => \tx_bcnt1_carry__2_n_3\,
      CO(3) => \NLW_tx_bcnt1_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \tx_bcnt1_carry__2_n_5\,
      CO(1) => \tx_bcnt1_carry__2_n_6\,
      CO(0) => \tx_bcnt1_carry__2_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \tx_bcnt_reg_n_0_[30]\,
      DI(4) => \tx_bcnt_reg_n_0_[29]\,
      DI(3) => \tx_bcnt_reg_n_0_[28]\,
      DI(2) => \tx_bcnt_reg_n_0_[27]\,
      DI(1) => \tx_bcnt_reg_n_0_[26]\,
      DI(0) => \tx_bcnt_reg_n_0_[25]\,
      O(7) => \NLW_tx_bcnt1_carry__2_O_UNCONNECTED\(7),
      O(6 downto 0) => tx_bcnt1(31 downto 25),
      S(7) => '0',
      S(6) => \tx_bcnt1_carry__2_i_1_n_0\,
      S(5) => \tx_bcnt1_carry__2_i_2_n_0\,
      S(4) => \tx_bcnt1_carry__2_i_3_n_0\,
      S(3) => \tx_bcnt1_carry__2_i_4_n_0\,
      S(2) => \tx_bcnt1_carry__2_i_5_n_0\,
      S(1) => \tx_bcnt1_carry__2_i_6_n_0\,
      S(0) => \tx_bcnt1_carry__2_i_7_n_0\
    );
\tx_bcnt1_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[31]\,
      O => \tx_bcnt1_carry__2_i_1_n_0\
    );
\tx_bcnt1_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[30]\,
      O => \tx_bcnt1_carry__2_i_2_n_0\
    );
\tx_bcnt1_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[29]\,
      O => \tx_bcnt1_carry__2_i_3_n_0\
    );
\tx_bcnt1_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[28]\,
      O => \tx_bcnt1_carry__2_i_4_n_0\
    );
\tx_bcnt1_carry__2_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[27]\,
      O => \tx_bcnt1_carry__2_i_5_n_0\
    );
\tx_bcnt1_carry__2_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[26]\,
      O => \tx_bcnt1_carry__2_i_6_n_0\
    );
\tx_bcnt1_carry__2_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[25]\,
      O => \tx_bcnt1_carry__2_i_7_n_0\
    );
tx_bcnt1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[8]\,
      O => tx_bcnt1_carry_i_1_n_0
    );
tx_bcnt1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[7]\,
      O => tx_bcnt1_carry_i_2_n_0
    );
tx_bcnt1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[6]\,
      O => tx_bcnt1_carry_i_3_n_0
    );
tx_bcnt1_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[5]\,
      O => tx_bcnt1_carry_i_4_n_0
    );
tx_bcnt1_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[4]\,
      O => tx_bcnt1_carry_i_5_n_0
    );
tx_bcnt1_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[3]\,
      O => tx_bcnt1_carry_i_6_n_0
    );
tx_bcnt1_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_bcnt_reg_n_0_[2]\,
      O => tx_bcnt1_carry_i_7_n_0
    );
\tx_bcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(0),
      I1 => \tx_bcnt_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[0]_i_1_n_0\
    );
\tx_bcnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(10),
      I1 => tx_bcnt1(10),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[10]_i_1_n_0\
    );
\tx_bcnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(11),
      I1 => tx_bcnt1(11),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[11]_i_1_n_0\
    );
\tx_bcnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(12),
      I1 => tx_bcnt1(12),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[12]_i_1_n_0\
    );
\tx_bcnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(13),
      I1 => tx_bcnt1(13),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[13]_i_1_n_0\
    );
\tx_bcnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(14),
      I1 => tx_bcnt1(14),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[14]_i_1_n_0\
    );
\tx_bcnt[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \rx_wr_state_reg_n_0_[0]\,
      I1 => flag_reg_n_0,
      I2 => rx_read_bcnt_st,
      I3 => \rst_\,
      O => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(15),
      I1 => tx_bcnt1(15),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[15]_i_2_n_0\
    );
\tx_bcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(1),
      I1 => tx_bcnt1(1),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[1]_i_1_n_0\
    );
\tx_bcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(2),
      I1 => tx_bcnt1(2),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[2]_i_1_n_0\
    );
\tx_bcnt[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202AAAAA"
    )
        port map (
      I0 => \tx_bcnt[31]_i_2_n_0\,
      I1 => flag_reg_n_0,
      I2 => rx_wr_bcnt_st,
      I3 => rx_wr_data_st,
      I4 => \rst_\,
      I5 => rx_read_bcnt_st,
      O => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557755F5"
    )
        port map (
      I0 => \rst_\,
      I1 => flag_reg_n_0,
      I2 => \rx_wr_state[0]_i_2_n_0\,
      I3 => \rx_wr_state_reg_n_0_[0]\,
      I4 => rx_read_bcnt_st,
      O => \tx_bcnt[31]_i_2_n_0\
    );
\tx_bcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(3),
      I1 => tx_bcnt1(3),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[3]_i_1_n_0\
    );
\tx_bcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(4),
      I1 => tx_bcnt1(4),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[4]_i_1_n_0\
    );
\tx_bcnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(5),
      I1 => tx_bcnt1(5),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[5]_i_1_n_0\
    );
\tx_bcnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(6),
      I1 => tx_bcnt1(6),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[6]_i_1_n_0\
    );
\tx_bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(7),
      I1 => tx_bcnt1(7),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[7]_i_1_n_0\
    );
\tx_bcnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(8),
      I1 => tx_bcnt1(8),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[8]_i_1_n_0\
    );
\tx_bcnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACCCA00"
    )
        port map (
      I0 => bcnt_dout(9),
      I1 => tx_bcnt1(9),
      I2 => flag_reg_n_0,
      I3 => rx_wr_bcnt_st,
      I4 => rx_wr_data_st,
      O => \tx_bcnt[9]_i_1_n_0\
    );
\tx_bcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[0]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[0]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[10]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[10]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[11]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[11]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[12]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[12]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[13]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[13]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[14]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[14]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[15]_i_2_n_0\,
      Q => \tx_bcnt_reg_n_0_[15]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(16),
      Q => \tx_bcnt_reg_n_0_[16]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(17),
      Q => \tx_bcnt_reg_n_0_[17]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(18),
      Q => \tx_bcnt_reg_n_0_[18]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(19),
      Q => \tx_bcnt_reg_n_0_[19]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[1]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[1]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(20),
      Q => \tx_bcnt_reg_n_0_[20]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(21),
      Q => \tx_bcnt_reg_n_0_[21]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(22),
      Q => \tx_bcnt_reg_n_0_[22]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(23),
      Q => \tx_bcnt_reg_n_0_[23]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(24),
      Q => \tx_bcnt_reg_n_0_[24]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(25),
      Q => \tx_bcnt_reg_n_0_[25]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(26),
      Q => \tx_bcnt_reg_n_0_[26]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(27),
      Q => \tx_bcnt_reg_n_0_[27]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(28),
      Q => \tx_bcnt_reg_n_0_[28]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(29),
      Q => \tx_bcnt_reg_n_0_[29]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[2]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[2]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(30),
      Q => \tx_bcnt_reg_n_0_[30]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => tx_bcnt1(31),
      Q => \tx_bcnt_reg_n_0_[31]\,
      R => \tx_bcnt[31]_i_1_n_0\
    );
\tx_bcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[3]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[3]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[4]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[4]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[5]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[5]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[6]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[6]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[7]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[7]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[8]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[8]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_bcnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[31]_i_2_n_0\,
      D => \tx_bcnt[9]_i_1_n_0\,
      Q => \tx_bcnt_reg_n_0_[9]\,
      R => \tx_bcnt[15]_i_1__0_n_0\
    );
\tx_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(0),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(0),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(32),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[0]_i_1_n_0\
    );
\tx_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(10),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(10),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(42),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[10]_i_1_n_0\
    );
\tx_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(11),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(11),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(43),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[11]_i_1_n_0\
    );
\tx_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(12),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(12),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(44),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[12]_i_1_n_0\
    );
\tx_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(13),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(13),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(45),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[13]_i_1_n_0\
    );
\tx_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(14),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(14),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(46),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[14]_i_1_n_0\
    );
\tx_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(15),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(15),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(47),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[15]_i_1_n_0\
    );
\tx_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(16),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(16),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(48),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[16]_i_1_n_0\
    );
\tx_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(17),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(17),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(49),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[17]_i_1_n_0\
    );
\tx_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(18),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(18),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(50),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[18]_i_1_n_0\
    );
\tx_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(19),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(19),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(51),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[19]_i_1_n_0\
    );
\tx_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(1),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(1),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(33),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[1]_i_1_n_0\
    );
\tx_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(20),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(20),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(52),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[20]_i_1_n_0\
    );
\tx_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(21),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(21),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(53),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[21]_i_1_n_0\
    );
\tx_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(22),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(22),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(54),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[22]_i_1_n_0\
    );
\tx_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(23),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(23),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(55),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[23]_i_1_n_0\
    );
\tx_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(24),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(24),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(56),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[24]_i_1_n_0\
    );
\tx_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(25),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(25),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(57),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[25]_i_1_n_0\
    );
\tx_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(26),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(26),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(58),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[26]_i_1_n_0\
    );
\tx_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(27),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(27),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(59),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[27]_i_1_n_0\
    );
\tx_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(28),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(28),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(60),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[28]_i_1_n_0\
    );
\tx_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(29),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(29),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(61),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[29]_i_1_n_0\
    );
\tx_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(2),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(2),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(34),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[2]_i_1_n_0\
    );
\tx_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(30),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(30),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(62),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[30]_i_1_n_0\
    );
\tx_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE000E"
    )
        port map (
      I0 => rx_rd_msb_fifo_st,
      I1 => rx_rd_lsb_fifo_st,
      I2 => rx_rd_fifo_st,
      I3 => rx_rd_bcnt_st,
      I4 => \rx_rd_state3__15\,
      I5 => \rx_rd_state_reg_n_0_[0]\,
      O => \tx_data[31]_i_1_n_0\
    );
\tx_data[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(31),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(31),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(63),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[31]_i_2__0_n_0\
    );
\tx_data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_rd_state229_out__4\,
      I1 => continue_data_reg_n_0,
      O => \rx_rd_state3__15\
    );
\tx_data[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => rx_rd_fifo_st,
      I1 => rx_rd_lsb_fifo_st,
      I2 => \tx_data_temp[63]_i_4_n_0\,
      I3 => \tx_data_temp[63]_i_3_n_0\,
      O => \tx_data[31]_i_4_n_0\
    );
\tx_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0111"
    )
        port map (
      I0 => rx_rd_lsb_fifo_st,
      I1 => \tx_data[31]_i_6_n_0\,
      I2 => \tx_data_temp[63]_i_4_n_0\,
      I3 => \tx_data_temp[63]_i_3_n_0\,
      I4 => rx_rd_fifo_st,
      O => \tx_data[31]_i_5_n_0\
    );
\tx_data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => tx_wr_data_count(5),
      I1 => tx_wr_data_count(4),
      I2 => tx_wr_data_count(3),
      I3 => tx_wr_data_count(2),
      I4 => tx_wr_data_count(0),
      I5 => tx_wr_data_count(1),
      O => \tx_data[31]_i_6_n_0\
    );
\tx_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(3),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(3),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(35),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[3]_i_1_n_0\
    );
\tx_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(4),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(4),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(36),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[4]_i_1_n_0\
    );
\tx_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(5),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(5),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(37),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[5]_i_1_n_0\
    );
\tx_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(6),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(6),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(38),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[6]_i_1_n_0\
    );
\tx_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(7),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(7),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(39),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[7]_i_1_n_0\
    );
\tx_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(8),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(8),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(40),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[8]_i_1_n_0\
    );
\tx_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB888B888B888"
    )
        port map (
      I0 => tx_data_temp(9),
      I1 => rx_rd_bcnt_st,
      I2 => rx_mac_data(9),
      I3 => \tx_data[31]_i_4_n_0\,
      I4 => tx_data_temp(41),
      I5 => \tx_data[31]_i_5_n_0\,
      O => \tx_data[9]_i_1_n_0\
    );
\tx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[0]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[0]\,
      R => my_mac_hit1
    );
\tx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[10]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[10]\,
      R => my_mac_hit1
    );
\tx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[11]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[11]\,
      R => my_mac_hit1
    );
\tx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[12]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[12]\,
      R => my_mac_hit1
    );
\tx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[13]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[13]\,
      R => my_mac_hit1
    );
\tx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[14]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[14]\,
      R => my_mac_hit1
    );
\tx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[15]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[15]\,
      R => my_mac_hit1
    );
\tx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[16]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[16]\,
      R => my_mac_hit1
    );
\tx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[17]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[17]\,
      R => my_mac_hit1
    );
\tx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[18]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[18]\,
      R => my_mac_hit1
    );
\tx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[19]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[19]\,
      R => my_mac_hit1
    );
\tx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[1]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[1]\,
      R => my_mac_hit1
    );
\tx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[20]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[20]\,
      R => my_mac_hit1
    );
\tx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[21]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[21]\,
      R => my_mac_hit1
    );
\tx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[22]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[22]\,
      R => my_mac_hit1
    );
\tx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[23]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[23]\,
      R => my_mac_hit1
    );
\tx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[24]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[24]\,
      R => my_mac_hit1
    );
\tx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[25]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[25]\,
      R => my_mac_hit1
    );
\tx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[26]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[26]\,
      R => my_mac_hit1
    );
\tx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[27]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[27]\,
      R => my_mac_hit1
    );
\tx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[28]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[28]\,
      R => my_mac_hit1
    );
\tx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[29]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[29]\,
      R => my_mac_hit1
    );
\tx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[2]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[2]\,
      R => my_mac_hit1
    );
\tx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[30]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[30]\,
      R => my_mac_hit1
    );
\tx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[31]_i_2__0_n_0\,
      Q => \tx_data_reg_n_0_[31]\,
      R => my_mac_hit1
    );
\tx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[3]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[3]\,
      R => my_mac_hit1
    );
\tx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[4]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[4]\,
      R => my_mac_hit1
    );
\tx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[5]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[5]\,
      R => my_mac_hit1
    );
\tx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[6]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[6]\,
      R => my_mac_hit1
    );
\tx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[7]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[7]\,
      R => my_mac_hit1
    );
\tx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[8]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[8]\,
      R => my_mac_hit1
    );
\tx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data[31]_i_1_n_0\,
      D => \tx_data[9]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[9]\,
      R => my_mac_hit1
    );
\tx_data_temp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(0),
      O => \tx_data_temp[0]_i_1_n_0\
    );
\tx_data_temp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(10),
      O => \tx_data_temp[10]_i_1_n_0\
    );
\tx_data_temp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(11),
      O => \tx_data_temp[11]_i_1_n_0\
    );
\tx_data_temp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(12),
      O => \tx_data_temp[12]_i_1_n_0\
    );
\tx_data_temp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(13),
      O => \tx_data_temp[13]_i_1_n_0\
    );
\tx_data_temp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(14),
      O => \tx_data_temp[14]_i_1_n_0\
    );
\tx_data_temp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(15),
      O => \tx_data_temp[15]_i_1_n_0\
    );
\tx_data_temp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(16),
      O => \tx_data_temp[16]_i_1_n_0\
    );
\tx_data_temp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(17),
      O => \tx_data_temp[17]_i_1_n_0\
    );
\tx_data_temp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(18),
      O => \tx_data_temp[18]_i_1_n_0\
    );
\tx_data_temp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(19),
      O => \tx_data_temp[19]_i_1_n_0\
    );
\tx_data_temp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(1),
      O => \tx_data_temp[1]_i_1_n_0\
    );
\tx_data_temp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(20),
      O => \tx_data_temp[20]_i_1_n_0\
    );
\tx_data_temp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(21),
      O => \tx_data_temp[21]_i_1_n_0\
    );
\tx_data_temp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(22),
      O => \tx_data_temp[22]_i_1_n_0\
    );
\tx_data_temp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(23),
      O => \tx_data_temp[23]_i_1_n_0\
    );
\tx_data_temp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(24),
      O => \tx_data_temp[24]_i_1_n_0\
    );
\tx_data_temp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(25),
      O => \tx_data_temp[25]_i_1_n_0\
    );
\tx_data_temp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(26),
      O => \tx_data_temp[26]_i_1_n_0\
    );
\tx_data_temp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(27),
      O => \tx_data_temp[27]_i_1_n_0\
    );
\tx_data_temp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(28),
      O => \tx_data_temp[28]_i_1_n_0\
    );
\tx_data_temp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(29),
      O => \tx_data_temp[29]_i_1_n_0\
    );
\tx_data_temp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(2),
      O => \tx_data_temp[2]_i_1_n_0\
    );
\tx_data_temp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(30),
      O => \tx_data_temp[30]_i_1_n_0\
    );
\tx_data_temp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(31),
      O => \tx_data_temp[31]_i_1_n_0\
    );
\tx_data_temp[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(32),
      O => \tx_data_temp[32]_i_1_n_0\
    );
\tx_data_temp[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(33),
      O => \tx_data_temp[33]_i_1_n_0\
    );
\tx_data_temp[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(34),
      O => \tx_data_temp[34]_i_1_n_0\
    );
\tx_data_temp[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(35),
      O => \tx_data_temp[35]_i_1_n_0\
    );
\tx_data_temp[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(36),
      O => \tx_data_temp[36]_i_1_n_0\
    );
\tx_data_temp[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(37),
      O => \tx_data_temp[37]_i_1_n_0\
    );
\tx_data_temp[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(38),
      O => \tx_data_temp[38]_i_1_n_0\
    );
\tx_data_temp[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(39),
      O => \tx_data_temp[39]_i_1_n_0\
    );
\tx_data_temp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(3),
      O => \tx_data_temp[3]_i_1_n_0\
    );
\tx_data_temp[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(40),
      O => \tx_data_temp[40]_i_1_n_0\
    );
\tx_data_temp[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(41),
      O => \tx_data_temp[41]_i_1_n_0\
    );
\tx_data_temp[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(42),
      O => \tx_data_temp[42]_i_1_n_0\
    );
\tx_data_temp[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(43),
      O => \tx_data_temp[43]_i_1_n_0\
    );
\tx_data_temp[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(44),
      O => \tx_data_temp[44]_i_1_n_0\
    );
\tx_data_temp[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(45),
      O => \tx_data_temp[45]_i_1_n_0\
    );
\tx_data_temp[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(46),
      O => \tx_data_temp[46]_i_1_n_0\
    );
\tx_data_temp[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(47),
      O => \tx_data_temp[47]_i_1_n_0\
    );
\tx_data_temp[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(48),
      O => \tx_data_temp[48]_i_1_n_0\
    );
\tx_data_temp[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(49),
      O => \tx_data_temp[49]_i_1_n_0\
    );
\tx_data_temp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(4),
      O => \tx_data_temp[4]_i_1_n_0\
    );
\tx_data_temp[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(50),
      O => \tx_data_temp[50]_i_1_n_0\
    );
\tx_data_temp[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(51),
      O => \tx_data_temp[51]_i_1_n_0\
    );
\tx_data_temp[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(52),
      O => \tx_data_temp[52]_i_1_n_0\
    );
\tx_data_temp[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(53),
      O => \tx_data_temp[53]_i_1_n_0\
    );
\tx_data_temp[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(54),
      O => \tx_data_temp[54]_i_1_n_0\
    );
\tx_data_temp[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(55),
      O => \tx_data_temp[55]_i_1_n_0\
    );
\tx_data_temp[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(56),
      O => \tx_data_temp[56]_i_1_n_0\
    );
\tx_data_temp[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(57),
      O => \tx_data_temp[57]_i_1_n_0\
    );
\tx_data_temp[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(58),
      O => \tx_data_temp[58]_i_1_n_0\
    );
\tx_data_temp[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(59),
      O => \tx_data_temp[59]_i_1_n_0\
    );
\tx_data_temp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(5),
      O => \tx_data_temp[5]_i_1_n_0\
    );
\tx_data_temp[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(60),
      O => \tx_data_temp[60]_i_1_n_0\
    );
\tx_data_temp[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(61),
      O => \tx_data_temp[61]_i_1_n_0\
    );
\tx_data_temp[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(62),
      O => \tx_data_temp[62]_i_1_n_0\
    );
\tx_data_temp[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rx_rd_fifo_st,
      I1 => rx_rd_lsb_fifo_st,
      I2 => \rx_rd_state_reg_n_0_[0]\,
      I3 => rx_rd_bcnt_st,
      O => \tx_data_temp[63]_i_1_n_0\
    );
\tx_data_temp[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(63),
      O => \tx_data_temp[63]_i_2_n_0\
    );
\tx_data_temp[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \rx_rd_state[3]_i_5_n_0\,
      I1 => \rx_rd_state[3]_i_7_n_0\,
      I2 => \rd_bcnt_reg_reg_n_0_[12]\,
      I3 => \rd_bcnt_reg_reg_n_0_[13]\,
      I4 => \rd_bcnt_reg_reg_n_0_[15]\,
      I5 => \rd_bcnt_reg_reg_n_0_[14]\,
      O => \tx_data_temp[63]_i_3_n_0\
    );
\tx_data_temp[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \rx_rd_state[3]_i_4_n_0\,
      I1 => \rx_rd_state[4]_i_4_n_0\,
      I2 => \tx_data_temp[63]_i_5_n_0\,
      I3 => \rd_bcnt_reg_reg_n_0_[19]\,
      I4 => \rd_bcnt_reg_reg_n_0_[18]\,
      I5 => \rd_bcnt_reg_reg_n_0_[24]\,
      O => \tx_data_temp[63]_i_4_n_0\
    );
\tx_data_temp[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_bcnt_reg_reg_n_0_[17]\,
      I1 => \rd_bcnt_reg_reg_n_0_[16]\,
      O => \tx_data_temp[63]_i_5_n_0\
    );
\tx_data_temp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(6),
      O => \tx_data_temp[6]_i_1_n_0\
    );
\tx_data_temp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(7),
      O => \tx_data_temp[7]_i_1_n_0\
    );
\tx_data_temp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(8),
      O => \tx_data_temp[8]_i_1_n_0\
    );
\tx_data_temp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \tx_data_temp[63]_i_3_n_0\,
      I1 => \tx_data_temp[63]_i_4_n_0\,
      I2 => rx_mac_data(9),
      O => \tx_data_temp[9]_i_1_n_0\
    );
\tx_data_temp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[0]_i_1_n_0\,
      Q => tx_data_temp(0),
      R => my_mac_hit1
    );
\tx_data_temp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[10]_i_1_n_0\,
      Q => tx_data_temp(10),
      R => my_mac_hit1
    );
\tx_data_temp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[11]_i_1_n_0\,
      Q => tx_data_temp(11),
      R => my_mac_hit1
    );
\tx_data_temp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[12]_i_1_n_0\,
      Q => tx_data_temp(12),
      R => my_mac_hit1
    );
\tx_data_temp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[13]_i_1_n_0\,
      Q => tx_data_temp(13),
      R => my_mac_hit1
    );
\tx_data_temp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[14]_i_1_n_0\,
      Q => tx_data_temp(14),
      R => my_mac_hit1
    );
\tx_data_temp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[15]_i_1_n_0\,
      Q => tx_data_temp(15),
      R => my_mac_hit1
    );
\tx_data_temp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[16]_i_1_n_0\,
      Q => tx_data_temp(16),
      R => my_mac_hit1
    );
\tx_data_temp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[17]_i_1_n_0\,
      Q => tx_data_temp(17),
      R => my_mac_hit1
    );
\tx_data_temp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[18]_i_1_n_0\,
      Q => tx_data_temp(18),
      R => my_mac_hit1
    );
\tx_data_temp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[19]_i_1_n_0\,
      Q => tx_data_temp(19),
      R => my_mac_hit1
    );
\tx_data_temp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[1]_i_1_n_0\,
      Q => tx_data_temp(1),
      R => my_mac_hit1
    );
\tx_data_temp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[20]_i_1_n_0\,
      Q => tx_data_temp(20),
      R => my_mac_hit1
    );
\tx_data_temp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[21]_i_1_n_0\,
      Q => tx_data_temp(21),
      R => my_mac_hit1
    );
\tx_data_temp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[22]_i_1_n_0\,
      Q => tx_data_temp(22),
      R => my_mac_hit1
    );
\tx_data_temp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[23]_i_1_n_0\,
      Q => tx_data_temp(23),
      R => my_mac_hit1
    );
\tx_data_temp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[24]_i_1_n_0\,
      Q => tx_data_temp(24),
      R => my_mac_hit1
    );
\tx_data_temp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[25]_i_1_n_0\,
      Q => tx_data_temp(25),
      R => my_mac_hit1
    );
\tx_data_temp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[26]_i_1_n_0\,
      Q => tx_data_temp(26),
      R => my_mac_hit1
    );
\tx_data_temp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[27]_i_1_n_0\,
      Q => tx_data_temp(27),
      R => my_mac_hit1
    );
\tx_data_temp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[28]_i_1_n_0\,
      Q => tx_data_temp(28),
      R => my_mac_hit1
    );
\tx_data_temp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[29]_i_1_n_0\,
      Q => tx_data_temp(29),
      R => my_mac_hit1
    );
\tx_data_temp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[2]_i_1_n_0\,
      Q => tx_data_temp(2),
      R => my_mac_hit1
    );
\tx_data_temp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[30]_i_1_n_0\,
      Q => tx_data_temp(30),
      R => my_mac_hit1
    );
\tx_data_temp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[31]_i_1_n_0\,
      Q => tx_data_temp(31),
      R => my_mac_hit1
    );
\tx_data_temp_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[32]_i_1_n_0\,
      Q => tx_data_temp(32),
      R => my_mac_hit1
    );
\tx_data_temp_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[33]_i_1_n_0\,
      Q => tx_data_temp(33),
      R => my_mac_hit1
    );
\tx_data_temp_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[34]_i_1_n_0\,
      Q => tx_data_temp(34),
      R => my_mac_hit1
    );
\tx_data_temp_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[35]_i_1_n_0\,
      Q => tx_data_temp(35),
      R => my_mac_hit1
    );
\tx_data_temp_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[36]_i_1_n_0\,
      Q => tx_data_temp(36),
      R => my_mac_hit1
    );
\tx_data_temp_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[37]_i_1_n_0\,
      Q => tx_data_temp(37),
      R => my_mac_hit1
    );
\tx_data_temp_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[38]_i_1_n_0\,
      Q => tx_data_temp(38),
      R => my_mac_hit1
    );
\tx_data_temp_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[39]_i_1_n_0\,
      Q => tx_data_temp(39),
      R => my_mac_hit1
    );
\tx_data_temp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[3]_i_1_n_0\,
      Q => tx_data_temp(3),
      R => my_mac_hit1
    );
\tx_data_temp_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[40]_i_1_n_0\,
      Q => tx_data_temp(40),
      R => my_mac_hit1
    );
\tx_data_temp_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[41]_i_1_n_0\,
      Q => tx_data_temp(41),
      R => my_mac_hit1
    );
\tx_data_temp_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[42]_i_1_n_0\,
      Q => tx_data_temp(42),
      R => my_mac_hit1
    );
\tx_data_temp_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[43]_i_1_n_0\,
      Q => tx_data_temp(43),
      R => my_mac_hit1
    );
\tx_data_temp_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[44]_i_1_n_0\,
      Q => tx_data_temp(44),
      R => my_mac_hit1
    );
\tx_data_temp_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[45]_i_1_n_0\,
      Q => tx_data_temp(45),
      R => my_mac_hit1
    );
\tx_data_temp_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[46]_i_1_n_0\,
      Q => tx_data_temp(46),
      R => my_mac_hit1
    );
\tx_data_temp_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[47]_i_1_n_0\,
      Q => tx_data_temp(47),
      R => my_mac_hit1
    );
\tx_data_temp_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[48]_i_1_n_0\,
      Q => tx_data_temp(48),
      R => my_mac_hit1
    );
\tx_data_temp_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[49]_i_1_n_0\,
      Q => tx_data_temp(49),
      R => my_mac_hit1
    );
\tx_data_temp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[4]_i_1_n_0\,
      Q => tx_data_temp(4),
      R => my_mac_hit1
    );
\tx_data_temp_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[50]_i_1_n_0\,
      Q => tx_data_temp(50),
      R => my_mac_hit1
    );
\tx_data_temp_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[51]_i_1_n_0\,
      Q => tx_data_temp(51),
      R => my_mac_hit1
    );
\tx_data_temp_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[52]_i_1_n_0\,
      Q => tx_data_temp(52),
      R => my_mac_hit1
    );
\tx_data_temp_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[53]_i_1_n_0\,
      Q => tx_data_temp(53),
      R => my_mac_hit1
    );
\tx_data_temp_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[54]_i_1_n_0\,
      Q => tx_data_temp(54),
      R => my_mac_hit1
    );
\tx_data_temp_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[55]_i_1_n_0\,
      Q => tx_data_temp(55),
      R => my_mac_hit1
    );
\tx_data_temp_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[56]_i_1_n_0\,
      Q => tx_data_temp(56),
      R => my_mac_hit1
    );
\tx_data_temp_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[57]_i_1_n_0\,
      Q => tx_data_temp(57),
      R => my_mac_hit1
    );
\tx_data_temp_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[58]_i_1_n_0\,
      Q => tx_data_temp(58),
      R => my_mac_hit1
    );
\tx_data_temp_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[59]_i_1_n_0\,
      Q => tx_data_temp(59),
      R => my_mac_hit1
    );
\tx_data_temp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[5]_i_1_n_0\,
      Q => tx_data_temp(5),
      R => my_mac_hit1
    );
\tx_data_temp_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[60]_i_1_n_0\,
      Q => tx_data_temp(60),
      R => my_mac_hit1
    );
\tx_data_temp_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[61]_i_1_n_0\,
      Q => tx_data_temp(61),
      R => my_mac_hit1
    );
\tx_data_temp_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[62]_i_1_n_0\,
      Q => tx_data_temp(62),
      R => my_mac_hit1
    );
\tx_data_temp_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[63]_i_2_n_0\,
      Q => tx_data_temp(63),
      R => my_mac_hit1
    );
\tx_data_temp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[6]_i_1_n_0\,
      Q => tx_data_temp(6),
      R => my_mac_hit1
    );
\tx_data_temp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[7]_i_1_n_0\,
      Q => tx_data_temp(7),
      R => my_mac_hit1
    );
\tx_data_temp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[8]_i_1_n_0\,
      Q => tx_data_temp(8),
      R => my_mac_hit1
    );
\tx_data_temp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_data_temp[63]_i_1_n_0\,
      D => \tx_data_temp[9]_i_1_n_0\,
      Q => tx_data_temp(9),
      R => my_mac_hit1
    );
tx_wrreq_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => tx_wrreq_i_2_n_0,
      I1 => rx_rd_bcnt_st,
      I2 => \rx_rd_state3__15\,
      I3 => \rx_rd_state_reg_n_0_[0]\,
      I4 => tx_wrreq_reg_n_0,
      I5 => tx_wrreq_i_3_n_0,
      O => tx_wrreq_i_1_n_0
    );
tx_wrreq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABBBAAAA"
    )
        port map (
      I0 => tx_wrreq_i_4_n_0,
      I1 => \tx_data[31]_i_6_n_0\,
      I2 => \tx_data_temp[63]_i_4_n_0\,
      I3 => \tx_data_temp[63]_i_3_n_0\,
      I4 => rx_rd_msb_fifo_st,
      I5 => rx_rd_fifo_st,
      O => tx_wrreq_i_2_n_0
    );
tx_wrreq_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA000000FFFFFFFF"
    )
        port map (
      I0 => \rx_rd_state2__2\,
      I1 => \tx_data_temp[63]_i_3_n_0\,
      I2 => \tx_data_temp[63]_i_4_n_0\,
      I3 => \rd_bcnt_reg[31]_i_4_n_0\,
      I4 => \rx_rd_state[0]_i_3_n_0\,
      I5 => \rst_\,
      O => tx_wrreq_i_3_n_0
    );
tx_wrreq_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \rx_rd_state229_out__4\,
      I1 => continue_data_reg_n_0,
      I2 => rx_rd_fifo_st,
      I3 => rx_rd_lsb_fifo_st,
      O => tx_wrreq_i_4_n_0
    );
tx_wrreq_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => tx_wrreq_i_1_n_0,
      Q => tx_wrreq_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_TX is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    tx_mac_wr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    my_mac_hit1 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    tx_rd_state26_out : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_TX;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_TX is
  signal byte_lo_i_1_n_0 : STD_LOGIC;
  signal byte_lo_reg_n_0 : STD_LOGIC;
  signal first_fifo_data : STD_LOGIC;
  signal first_fifo_data_i_1_n_0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_bcnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rd_bcnt_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_bcnt_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal rx_bcnt_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_bcnt_rdreq_i_1_n_0 : STD_LOGIC;
  signal rx_bcnt_rdreq_reg_n_0 : STD_LOGIC;
  signal rx_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rx_rdreq : STD_LOGIC;
  signal \rx_rdreq_i_1__0_n_0\ : STD_LOGIC;
  signal rx_rdreq_i_2_n_0 : STD_LOGIC;
  signal rx_rdreq_i_3_n_0 : STD_LOGIC;
  signal rx_rdreq_i_4_n_0 : STD_LOGIC;
  signal rx_rdreq_i_5_n_0 : STD_LOGIC;
  signal rx_rdreq_reg_n_0 : STD_LOGIC;
  signal \^s_axis_tready\ : STD_LOGIC;
  signal s_axis_tready_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_i_3_n_0 : STD_LOGIC;
  signal s_axis_tready_i_4_n_0 : STD_LOGIC;
  signal \tx_bcnt[15]_i_1_n_0\ : STD_LOGIC;
  signal tx_bcnt_full : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_bcnt_reg_n_0_[9]\ : STD_LOGIC;
  signal tx_bcnt_wrreq : STD_LOGIC;
  signal tx_bcnt_wrreq_i_1_n_0 : STD_LOGIC;
  signal tx_data : STD_LOGIC_VECTOR ( 63 downto 31 );
  signal tx_data0_in : STD_LOGIC_VECTOR ( 63 downto 31 );
  signal \tx_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[36]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[37]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[38]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[39]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[40]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[41]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[42]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[43]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[45]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[46]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[48]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[49]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[50]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[51]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[52]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[53]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[54]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[55]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[56]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[57]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[58]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[59]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[60]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[61]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[62]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \tx_data_reg_n_0_[9]\ : STD_LOGIC;
  signal tx_fifo_bcnt0 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \tx_fifo_bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[11]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[11]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[13]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[13]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[13]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[14]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[14]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[14]_i_6_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_4_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_7_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_8_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[15]_i_9_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[9]_i_5_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[9]_i_6_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt[9]_i_7_n_0\ : STD_LOGIC;
  signal \tx_fifo_bcnt_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tx_mac_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[32]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[33]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[35]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[36]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[37]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[38]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[39]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[40]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[41]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[42]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[43]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[45]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[46]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[47]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[48]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[49]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[50]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[51]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[52]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[53]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[54]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[55]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[56]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[57]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[58]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[59]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[60]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[61]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[62]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[63]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \tx_mac_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \tx_mac_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_mac_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_mac_wr\ : STD_LOGIC;
  signal tx_mac_wr_i_1_n_0 : STD_LOGIC;
  signal tx_rd_bcnt_st : STD_LOGIC;
  signal tx_rd_fifo_st : STD_LOGIC;
  signal tx_rd_idle_st : STD_LOGIC;
  signal tx_rd_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_rd_state34_in : STD_LOGIC;
  signal \tx_rd_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_rd_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_rd_state[2]_i_5_n_0\ : STD_LOGIC;
  signal tx_wr_bcnt_st : STD_LOGIC;
  signal tx_wr_data_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_wr_fifo_st : STD_LOGIC;
  signal tx_wr_idle_st : STD_LOGIC;
  signal tx_wr_state1 : STD_LOGIC;
  signal \tx_wr_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_wr_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_wr_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_wrreq_i_1__0_n_0\ : STD_LOGIC;
  signal tx_wrreq_reg_n_0 : STD_LOGIC;
  signal NLW_TX_DFIFO_256x64_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_DFIFO_256x64_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_DFIFO_256x64_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_DFIFO_256x64_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_TX_DFIFO_BCNT_16x16_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_DFIFO_BCNT_16x16_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of TX_DFIFO_256x64 : label is "TX_DFIFO,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of TX_DFIFO_256x64 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of TX_DFIFO_256x64 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute CHECK_LICENSE_TYPE of TX_DFIFO_BCNT_16x16 : label is "TX_DFIFO_BCNT,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings of TX_DFIFO_BCNT_16x16 : label is "yes";
  attribute x_core_info of TX_DFIFO_BCNT_16x16 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of first_fifo_data_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[11]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[12]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[7]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \rd_bcnt_reg[9]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of rx_rdreq_i_2 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of rx_rdreq_i_3 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of rx_rdreq_i_4 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tx_data[32]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tx_data[33]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tx_data[34]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_data[35]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_data[36]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tx_data[37]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tx_data[38]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tx_data[39]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tx_data[40]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tx_data[41]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \tx_data[42]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tx_data[43]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \tx_data[44]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tx_data[45]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \tx_data[46]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tx_data[47]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \tx_data[48]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tx_data[49]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tx_data[50]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tx_data[51]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \tx_data[52]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tx_data[53]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \tx_data[54]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tx_data[55]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \tx_data[56]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tx_data[57]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \tx_data[58]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tx_data[59]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tx_data[60]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tx_data[61]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \tx_data[62]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tx_data[63]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[10]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[10]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[10]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[10]_i_6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[11]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[11]_i_5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[12]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[13]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[13]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[14]_i_4\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[15]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[15]_i_6\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[15]_i_7\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[15]_i_8\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[2]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[4]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[5]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[5]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[6]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[6]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[7]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[8]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[8]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[9]_i_4\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tx_fifo_bcnt[9]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_mac_data[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tx_mac_data[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tx_mac_data[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tx_mac_data[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tx_mac_data[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tx_mac_data[14]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tx_mac_data[15]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tx_mac_data[17]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tx_mac_data[18]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tx_mac_data[19]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tx_mac_data[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tx_mac_data[20]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \tx_mac_data[21]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tx_mac_data[22]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tx_mac_data[23]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tx_mac_data[24]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tx_mac_data[25]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tx_mac_data[26]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tx_mac_data[27]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tx_mac_data[28]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tx_mac_data[29]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tx_mac_data[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tx_mac_data[30]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tx_mac_data[31]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tx_mac_data[32]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tx_mac_data[33]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tx_mac_data[34]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tx_mac_data[35]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tx_mac_data[36]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tx_mac_data[37]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tx_mac_data[38]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tx_mac_data[39]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tx_mac_data[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tx_mac_data[40]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tx_mac_data[41]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tx_mac_data[42]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tx_mac_data[43]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_mac_data[44]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tx_mac_data[45]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tx_mac_data[46]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tx_mac_data[47]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tx_mac_data[48]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tx_mac_data[49]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tx_mac_data[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tx_mac_data[50]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tx_mac_data[51]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tx_mac_data[52]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tx_mac_data[53]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tx_mac_data[54]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tx_mac_data[55]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tx_mac_data[56]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tx_mac_data[57]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tx_mac_data[58]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tx_mac_data[59]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_mac_data[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tx_mac_data[60]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tx_mac_data[61]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tx_mac_data[62]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tx_mac_data[63]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tx_mac_data[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tx_mac_data[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tx_mac_data[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tx_mac_data[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of tx_mac_wr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tx_rd_state[2]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tx_rd_state[2]_i_5\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tx_wr_state[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tx_wr_state[2]_i_1\ : label is "soft_lutpair106";
begin
  full <= \^full\;
  s_axis_tready <= \^s_axis_tready\;
  tx_mac_wr <= \^tx_mac_wr\;
TX_DFIFO_256x64: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO
     port map (
      din(63) => \tx_data_reg_n_0_[63]\,
      din(62) => \tx_data_reg_n_0_[62]\,
      din(61) => \tx_data_reg_n_0_[61]\,
      din(60) => \tx_data_reg_n_0_[60]\,
      din(59) => \tx_data_reg_n_0_[59]\,
      din(58) => \tx_data_reg_n_0_[58]\,
      din(57) => \tx_data_reg_n_0_[57]\,
      din(56) => \tx_data_reg_n_0_[56]\,
      din(55) => \tx_data_reg_n_0_[55]\,
      din(54) => \tx_data_reg_n_0_[54]\,
      din(53) => \tx_data_reg_n_0_[53]\,
      din(52) => \tx_data_reg_n_0_[52]\,
      din(51) => \tx_data_reg_n_0_[51]\,
      din(50) => \tx_data_reg_n_0_[50]\,
      din(49) => \tx_data_reg_n_0_[49]\,
      din(48) => \tx_data_reg_n_0_[48]\,
      din(47) => \tx_data_reg_n_0_[47]\,
      din(46) => \tx_data_reg_n_0_[46]\,
      din(45) => \tx_data_reg_n_0_[45]\,
      din(44) => \tx_data_reg_n_0_[44]\,
      din(43) => \tx_data_reg_n_0_[43]\,
      din(42) => \tx_data_reg_n_0_[42]\,
      din(41) => \tx_data_reg_n_0_[41]\,
      din(40) => \tx_data_reg_n_0_[40]\,
      din(39) => \tx_data_reg_n_0_[39]\,
      din(38) => \tx_data_reg_n_0_[38]\,
      din(37) => \tx_data_reg_n_0_[37]\,
      din(36) => \tx_data_reg_n_0_[36]\,
      din(35) => \tx_data_reg_n_0_[35]\,
      din(34) => \tx_data_reg_n_0_[34]\,
      din(33) => \tx_data_reg_n_0_[33]\,
      din(32) => \tx_data_reg_n_0_[32]\,
      din(31) => \tx_data_reg_n_0_[31]\,
      din(30) => \tx_data_reg_n_0_[30]\,
      din(29) => \tx_data_reg_n_0_[29]\,
      din(28) => \tx_data_reg_n_0_[28]\,
      din(27) => \tx_data_reg_n_0_[27]\,
      din(26) => \tx_data_reg_n_0_[26]\,
      din(25) => \tx_data_reg_n_0_[25]\,
      din(24) => \tx_data_reg_n_0_[24]\,
      din(23) => \tx_data_reg_n_0_[23]\,
      din(22) => \tx_data_reg_n_0_[22]\,
      din(21) => \tx_data_reg_n_0_[21]\,
      din(20) => \tx_data_reg_n_0_[20]\,
      din(19) => \tx_data_reg_n_0_[19]\,
      din(18) => \tx_data_reg_n_0_[18]\,
      din(17) => \tx_data_reg_n_0_[17]\,
      din(16) => \tx_data_reg_n_0_[16]\,
      din(15) => \tx_data_reg_n_0_[15]\,
      din(14) => \tx_data_reg_n_0_[14]\,
      din(13) => \tx_data_reg_n_0_[13]\,
      din(12) => \tx_data_reg_n_0_[12]\,
      din(11) => \tx_data_reg_n_0_[11]\,
      din(10) => \tx_data_reg_n_0_[10]\,
      din(9) => \tx_data_reg_n_0_[9]\,
      din(8) => \tx_data_reg_n_0_[8]\,
      din(7) => \tx_data_reg_n_0_[7]\,
      din(6) => \tx_data_reg_n_0_[6]\,
      din(5) => \tx_data_reg_n_0_[5]\,
      din(4) => \tx_data_reg_n_0_[4]\,
      din(3) => \tx_data_reg_n_0_[3]\,
      din(2) => \tx_data_reg_n_0_[2]\,
      din(1) => \tx_data_reg_n_0_[1]\,
      din(0) => \tx_data_reg_n_0_[0]\,
      dout(63 downto 0) => rx_dout(63 downto 0),
      empty => NLW_TX_DFIFO_256x64_empty_UNCONNECTED,
      full => \^full\,
      rd_clk => lclk,
      rd_data_count(7 downto 0) => NLW_TX_DFIFO_256x64_rd_data_count_UNCONNECTED(7 downto 0),
      rd_en => rx_rdreq_reg_n_0,
      rd_rst_busy => NLW_TX_DFIFO_256x64_rd_rst_busy_UNCONNECTED,
      rst => my_mac_hit1,
      wr_clk => dclk,
      wr_data_count(7 downto 0) => tx_wr_data_count(7 downto 0),
      wr_en => tx_wrreq_reg_n_0,
      wr_rst_busy => NLW_TX_DFIFO_256x64_wr_rst_busy_UNCONNECTED
    );
TX_DFIFO_BCNT_16x16: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_TX_DFIFO_BCNT
     port map (
      din(15) => \tx_bcnt_reg_n_0_[15]\,
      din(14) => \tx_bcnt_reg_n_0_[14]\,
      din(13) => \tx_bcnt_reg_n_0_[13]\,
      din(12) => \tx_bcnt_reg_n_0_[12]\,
      din(11) => \tx_bcnt_reg_n_0_[11]\,
      din(10) => \tx_bcnt_reg_n_0_[10]\,
      din(9) => \tx_bcnt_reg_n_0_[9]\,
      din(8) => \tx_bcnt_reg_n_0_[8]\,
      din(7) => \tx_bcnt_reg_n_0_[7]\,
      din(6) => \tx_bcnt_reg_n_0_[6]\,
      din(5) => \tx_bcnt_reg_n_0_[5]\,
      din(4) => \tx_bcnt_reg_n_0_[4]\,
      din(3) => \tx_bcnt_reg_n_0_[3]\,
      din(2) => \tx_bcnt_reg_n_0_[2]\,
      din(1) => \tx_bcnt_reg_n_0_[1]\,
      din(0) => \tx_bcnt_reg_n_0_[0]\,
      dout(15 downto 0) => rx_bcnt_out(15 downto 0),
      empty => empty,
      full => tx_bcnt_full,
      rd_clk => lclk,
      rd_en => rx_bcnt_rdreq_reg_n_0,
      rd_rst_busy => NLW_TX_DFIFO_BCNT_16x16_rd_rst_busy_UNCONNECTED,
      rst => my_mac_hit1,
      wr_clk => dclk,
      wr_en => tx_bcnt_wrreq,
      wr_rst_busy => NLW_TX_DFIFO_BCNT_16x16_wr_rst_busy_UNCONNECTED
    );
byte_lo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tx_wr_fifo_st,
      I1 => s_axis_tvalid,
      I2 => byte_lo_reg_n_0,
      O => byte_lo_i_1_n_0
    );
byte_lo_reg: unisim.vcomponents.FDSE
     port map (
      C => dclk,
      CE => '1',
      D => byte_lo_i_1_n_0,
      Q => byte_lo_reg_n_0,
      S => tx_data(31)
    );
first_fifo_data_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => tx_rd_fifo_st,
      I1 => tx_rd_bcnt_st,
      I2 => first_fifo_data,
      O => first_fifo_data_i_1_n_0
    );
first_fifo_data_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => first_fifo_data_i_1_n_0,
      Q => first_fifo_data,
      R => rx_rdreq
    );
\rd_bcnt_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D1C0"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rx_bcnt_out(0),
      I3 => rd_bcnt_reg(0),
      O => p_1_in(0)
    );
\rd_bcnt_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCDCCD10101001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(10),
      I3 => rd_bcnt_reg(9),
      I4 => \rd_bcnt_reg[10]_i_2_n_0\,
      I5 => rx_bcnt_out(10),
      O => p_1_in(10)
    );
\rd_bcnt_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rd_bcnt_reg(7),
      I1 => rd_bcnt_reg(3),
      I2 => rd_bcnt_reg(4),
      I3 => rd_bcnt_reg(5),
      I4 => rd_bcnt_reg(6),
      I5 => rd_bcnt_reg(8),
      O => \rd_bcnt_reg[10]_i_2_n_0\
    );
\rd_bcnt_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(11),
      I3 => \rd_bcnt_reg[11]_i_2_n_0\,
      I4 => rx_bcnt_out(11),
      O => p_1_in(11)
    );
\rd_bcnt_reg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rd_bcnt_reg(9),
      I1 => \rd_bcnt_reg[9]_i_2_n_0\,
      I2 => rd_bcnt_reg(8),
      I3 => rd_bcnt_reg(10),
      O => \rd_bcnt_reg[11]_i_2_n_0\
    );
\rd_bcnt_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(12),
      I3 => \rd_bcnt_reg[12]_i_2_n_0\,
      I4 => rx_bcnt_out(12),
      O => p_1_in(12)
    );
\rd_bcnt_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rd_bcnt_reg(10),
      I1 => rd_bcnt_reg(8),
      I2 => \rd_bcnt_reg[9]_i_2_n_0\,
      I3 => rd_bcnt_reg(9),
      I4 => rd_bcnt_reg(11),
      O => \rd_bcnt_reg[12]_i_2_n_0\
    );
\rd_bcnt_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(13),
      I3 => \rd_bcnt_reg[14]_i_2_n_0\,
      I4 => rx_bcnt_out(13),
      O => p_1_in(13)
    );
\rd_bcnt_reg[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCDCCD10101001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(14),
      I3 => rd_bcnt_reg(13),
      I4 => \rd_bcnt_reg[14]_i_2_n_0\,
      I5 => rx_bcnt_out(14),
      O => p_1_in(14)
    );
\rd_bcnt_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rd_bcnt_reg(11),
      I1 => rd_bcnt_reg(9),
      I2 => \rd_bcnt_reg[9]_i_2_n_0\,
      I3 => rd_bcnt_reg(8),
      I4 => rd_bcnt_reg(10),
      I5 => rd_bcnt_reg(12),
      O => \rd_bcnt_reg[14]_i_2_n_0\
    );
\rd_bcnt_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_rd_idle_st,
      I1 => \rst_\,
      O => rx_rdreq
    );
\rd_bcnt_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_rd_fifo_st,
      I1 => tx_rd_bcnt_st,
      O => \rd_bcnt_reg[15]_i_2_n_0\
    );
\rd_bcnt_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCDCCD10101001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(15),
      I3 => rd_bcnt_reg(14),
      I4 => \rd_bcnt_reg[15]_i_4_n_0\,
      I5 => rx_bcnt_out(15),
      O => p_1_in(15)
    );
\rd_bcnt_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rd_bcnt_reg(12),
      I1 => rd_bcnt_reg(10),
      I2 => \rd_bcnt_reg[10]_i_2_n_0\,
      I3 => rd_bcnt_reg(9),
      I4 => rd_bcnt_reg(11),
      I5 => rd_bcnt_reg(13),
      O => \rd_bcnt_reg[15]_i_4_n_0\
    );
\rd_bcnt_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D1C0"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rx_bcnt_out(1),
      I3 => rd_bcnt_reg(1),
      O => p_1_in(1)
    );
\rd_bcnt_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D1C0"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rx_bcnt_out(2),
      I3 => rd_bcnt_reg(2),
      O => p_1_in(2)
    );
\rd_bcnt_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D1"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rx_bcnt_out(3),
      I3 => rd_bcnt_reg(3),
      O => p_1_in(3)
    );
\rd_bcnt_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(4),
      I3 => rd_bcnt_reg(3),
      I4 => rx_bcnt_out(4),
      O => p_1_in(4)
    );
\rd_bcnt_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDCCCCD11100001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(3),
      I3 => rd_bcnt_reg(4),
      I4 => rd_bcnt_reg(5),
      I5 => rx_bcnt_out(5),
      O => p_1_in(5)
    );
\rd_bcnt_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(6),
      I3 => \rd_bcnt_reg[6]_i_2_n_0\,
      I4 => rx_bcnt_out(6),
      O => p_1_in(6)
    );
\rd_bcnt_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rd_bcnt_reg(5),
      I1 => rd_bcnt_reg(4),
      I2 => rd_bcnt_reg(3),
      O => \rd_bcnt_reg[6]_i_2_n_0\
    );
\rd_bcnt_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(7),
      I3 => \rd_bcnt_reg[7]_i_2_n_0\,
      I4 => rx_bcnt_out(7),
      O => p_1_in(7)
    );
\rd_bcnt_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rd_bcnt_reg(3),
      I1 => rd_bcnt_reg(4),
      I2 => rd_bcnt_reg(5),
      I3 => rd_bcnt_reg(6),
      O => \rd_bcnt_reg[7]_i_2_n_0\
    );
\rd_bcnt_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCCD1001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(8),
      I3 => \rd_bcnt_reg[9]_i_2_n_0\,
      I4 => rx_bcnt_out(8),
      O => p_1_in(8)
    );
\rd_bcnt_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCDCCD10101001"
    )
        port map (
      I0 => tx_rd_state34_in,
      I1 => first_fifo_data,
      I2 => rd_bcnt_reg(9),
      I3 => rd_bcnt_reg(8),
      I4 => \rd_bcnt_reg[9]_i_2_n_0\,
      I5 => rx_bcnt_out(9),
      O => p_1_in(9)
    );
\rd_bcnt_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rd_bcnt_reg(6),
      I1 => rd_bcnt_reg(5),
      I2 => rd_bcnt_reg(4),
      I3 => rd_bcnt_reg(3),
      I4 => rd_bcnt_reg(7),
      O => \rd_bcnt_reg[9]_i_2_n_0\
    );
\rd_bcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(0),
      Q => rd_bcnt_reg(0),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(10),
      Q => rd_bcnt_reg(10),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(11),
      Q => rd_bcnt_reg(11),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(12),
      Q => rd_bcnt_reg(12),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(13),
      Q => rd_bcnt_reg(13),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(14),
      Q => rd_bcnt_reg(14),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(15),
      Q => rd_bcnt_reg(15),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(1),
      Q => rd_bcnt_reg(1),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(2),
      Q => rd_bcnt_reg(2),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(3),
      Q => rd_bcnt_reg(3),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(4),
      Q => rd_bcnt_reg(4),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(5),
      Q => rd_bcnt_reg(5),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(6),
      Q => rd_bcnt_reg(6),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(7),
      Q => rd_bcnt_reg(7),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(8),
      Q => rd_bcnt_reg(8),
      R => rx_rdreq
    );
\rd_bcnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \rd_bcnt_reg[15]_i_2_n_0\,
      D => p_1_in(9),
      Q => rd_bcnt_reg(9),
      R => rx_rdreq
    );
rx_bcnt_rdreq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => rx_bcnt_rdreq_reg_n_0,
      I1 => tx_rd_state26_out,
      I2 => \rst_\,
      I3 => tx_rd_bcnt_st,
      I4 => tx_rd_idle_st,
      O => rx_bcnt_rdreq_i_1_n_0
    );
rx_bcnt_rdreq_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => rx_bcnt_rdreq_i_1_n_0,
      Q => rx_bcnt_rdreq_reg_n_0,
      R => '0'
    );
\rx_rdreq_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => rx_rdreq_i_2_n_0,
      I1 => rx_rdreq_i_3_n_0,
      I2 => rx_rdreq_i_4_n_0,
      I3 => rx_rdreq_i_5_n_0,
      I4 => tx_rd_fifo_st,
      I5 => tx_rd_bcnt_st,
      O => \rx_rdreq_i_1__0_n_0\
    );
rx_rdreq_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_bcnt_reg(6),
      I1 => rd_bcnt_reg(5),
      I2 => rd_bcnt_reg(8),
      I3 => rd_bcnt_reg(7),
      O => rx_rdreq_i_2_n_0
    );
rx_rdreq_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => first_fifo_data,
      I1 => rd_bcnt_reg(15),
      I2 => rd_bcnt_reg(14),
      I3 => rd_bcnt_reg(13),
      O => rx_rdreq_i_3_n_0
    );
rx_rdreq_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_bcnt_reg(12),
      I1 => rd_bcnt_reg(11),
      I2 => rd_bcnt_reg(10),
      I3 => rd_bcnt_reg(9),
      O => rx_rdreq_i_4_n_0
    );
rx_rdreq_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => rd_bcnt_reg(2),
      I1 => rd_bcnt_reg(3),
      I2 => rd_bcnt_reg(0),
      I3 => rd_bcnt_reg(1),
      I4 => rd_bcnt_reg(4),
      O => rx_rdreq_i_5_n_0
    );
rx_rdreq_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \rx_rdreq_i_1__0_n_0\,
      Q => rx_rdreq_reg_n_0,
      R => rx_rdreq
    );
s_axis_tready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C0F0C0A0"
    )
        port map (
      I0 => \^s_axis_tready\,
      I1 => tx_wr_state1,
      I2 => \rst_\,
      I3 => tx_wr_idle_st,
      I4 => tx_wr_fifo_st,
      I5 => s_axis_tlast,
      O => s_axis_tready_i_1_n_0
    );
s_axis_tready_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11010101"
    )
        port map (
      I0 => \^full\,
      I1 => tx_bcnt_full,
      I2 => tx_wr_data_count(7),
      I3 => s_axis_tready_i_3_n_0,
      I4 => s_axis_tready_i_4_n_0,
      O => tx_wr_state1
    );
s_axis_tready_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_wr_data_count(6),
      I1 => tx_wr_data_count(5),
      I2 => tx_wr_data_count(4),
      I3 => tx_wr_data_count(3),
      O => s_axis_tready_i_3_n_0
    );
s_axis_tready_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_wr_data_count(2),
      I1 => tx_wr_data_count(1),
      I2 => tx_wr_data_count(0),
      O => s_axis_tready_i_4_n_0
    );
s_axis_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => s_axis_tready_i_1_n_0,
      Q => \^s_axis_tready\,
      R => '0'
    );
\tx_bcnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_wr_bcnt_st,
      I1 => tx_wr_fifo_st,
      O => \tx_bcnt[15]_i_1_n_0\
    );
\tx_bcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(0),
      Q => \tx_bcnt_reg_n_0_[0]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(10),
      Q => \tx_bcnt_reg_n_0_[10]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(11),
      Q => \tx_bcnt_reg_n_0_[11]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(12),
      Q => \tx_bcnt_reg_n_0_[12]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(13),
      Q => \tx_bcnt_reg_n_0_[13]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(14),
      Q => \tx_bcnt_reg_n_0_[14]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(15),
      Q => \tx_bcnt_reg_n_0_[15]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(1),
      Q => \tx_bcnt_reg_n_0_[1]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(2),
      Q => \tx_bcnt_reg_n_0_[2]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(3),
      Q => \tx_bcnt_reg_n_0_[3]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(4),
      Q => \tx_bcnt_reg_n_0_[4]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(5),
      Q => \tx_bcnt_reg_n_0_[5]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(6),
      Q => \tx_bcnt_reg_n_0_[6]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(7),
      Q => \tx_bcnt_reg_n_0_[7]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(8),
      Q => \tx_bcnt_reg_n_0_[8]\,
      R => tx_data(31)
    );
\tx_bcnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_bcnt[15]_i_1_n_0\,
      D => \tx_fifo_bcnt_reg__0\(9),
      Q => \tx_bcnt_reg_n_0_[9]\,
      R => tx_data(31)
    );
tx_bcnt_wrreq_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tx_bcnt_wrreq,
      I1 => tx_wr_fifo_st,
      I2 => tx_wr_bcnt_st,
      O => tx_bcnt_wrreq_i_1_n_0
    );
tx_bcnt_wrreq_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => tx_bcnt_wrreq_i_1_n_0,
      Q => tx_bcnt_wrreq,
      R => tx_data(31)
    );
\tx_data[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tx_wr_idle_st,
      I1 => \rst_\,
      O => tx_data(31)
    );
\tx_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tx_wr_fifo_st,
      I1 => s_axis_tvalid,
      I2 => byte_lo_reg_n_0,
      O => tx_data0_in(31)
    );
\tx_data[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(0),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[32]_i_1_n_0\
    );
\tx_data[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[33]_i_1_n_0\
    );
\tx_data[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[34]_i_1_n_0\
    );
\tx_data[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[35]_i_1_n_0\
    );
\tx_data[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[36]_i_1_n_0\
    );
\tx_data[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(5),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[37]_i_1_n_0\
    );
\tx_data[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(6),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[38]_i_1_n_0\
    );
\tx_data[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[39]_i_1_n_0\
    );
\tx_data[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(8),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[40]_i_1_n_0\
    );
\tx_data[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(9),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[41]_i_1_n_0\
    );
\tx_data[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(10),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[42]_i_1_n_0\
    );
\tx_data[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(11),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[43]_i_1_n_0\
    );
\tx_data[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(12),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[44]_i_1_n_0\
    );
\tx_data[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(13),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[45]_i_1_n_0\
    );
\tx_data[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(14),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[46]_i_1_n_0\
    );
\tx_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[47]_i_1_n_0\
    );
\tx_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(16),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[48]_i_1_n_0\
    );
\tx_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(17),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[49]_i_1_n_0\
    );
\tx_data[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(18),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[50]_i_1_n_0\
    );
\tx_data[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(19),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[51]_i_1_n_0\
    );
\tx_data[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(20),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[52]_i_1_n_0\
    );
\tx_data[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(21),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[53]_i_1_n_0\
    );
\tx_data[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(22),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[54]_i_1_n_0\
    );
\tx_data[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[55]_i_1_n_0\
    );
\tx_data[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(24),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[56]_i_1_n_0\
    );
\tx_data[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(25),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[57]_i_1_n_0\
    );
\tx_data[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(26),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[58]_i_1_n_0\
    );
\tx_data[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(27),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[59]_i_1_n_0\
    );
\tx_data[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(28),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[60]_i_1_n_0\
    );
\tx_data[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(29),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[61]_i_1_n_0\
    );
\tx_data[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(30),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[62]_i_1_n_0\
    );
\tx_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => \rst_\,
      I1 => tx_wr_idle_st,
      I2 => byte_lo_reg_n_0,
      I3 => s_axis_tvalid,
      I4 => tx_wr_fifo_st,
      O => tx_data(63)
    );
\tx_data[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => tx_wr_fifo_st,
      O => tx_data0_in(63)
    );
\tx_data[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(31),
      I1 => byte_lo_reg_n_0,
      O => \tx_data[63]_i_3_n_0\
    );
\tx_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(0),
      Q => \tx_data_reg_n_0_[0]\,
      R => tx_data(31)
    );
\tx_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(10),
      Q => \tx_data_reg_n_0_[10]\,
      R => tx_data(31)
    );
\tx_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(11),
      Q => \tx_data_reg_n_0_[11]\,
      R => tx_data(31)
    );
\tx_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(12),
      Q => \tx_data_reg_n_0_[12]\,
      R => tx_data(31)
    );
\tx_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(13),
      Q => \tx_data_reg_n_0_[13]\,
      R => tx_data(31)
    );
\tx_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(14),
      Q => \tx_data_reg_n_0_[14]\,
      R => tx_data(31)
    );
\tx_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(15),
      Q => \tx_data_reg_n_0_[15]\,
      R => tx_data(31)
    );
\tx_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(16),
      Q => \tx_data_reg_n_0_[16]\,
      R => tx_data(31)
    );
\tx_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(17),
      Q => \tx_data_reg_n_0_[17]\,
      R => tx_data(31)
    );
\tx_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(18),
      Q => \tx_data_reg_n_0_[18]\,
      R => tx_data(31)
    );
\tx_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(19),
      Q => \tx_data_reg_n_0_[19]\,
      R => tx_data(31)
    );
\tx_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(1),
      Q => \tx_data_reg_n_0_[1]\,
      R => tx_data(31)
    );
\tx_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(20),
      Q => \tx_data_reg_n_0_[20]\,
      R => tx_data(31)
    );
\tx_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(21),
      Q => \tx_data_reg_n_0_[21]\,
      R => tx_data(31)
    );
\tx_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(22),
      Q => \tx_data_reg_n_0_[22]\,
      R => tx_data(31)
    );
\tx_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(23),
      Q => \tx_data_reg_n_0_[23]\,
      R => tx_data(31)
    );
\tx_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(24),
      Q => \tx_data_reg_n_0_[24]\,
      R => tx_data(31)
    );
\tx_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(25),
      Q => \tx_data_reg_n_0_[25]\,
      R => tx_data(31)
    );
\tx_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(26),
      Q => \tx_data_reg_n_0_[26]\,
      R => tx_data(31)
    );
\tx_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(27),
      Q => \tx_data_reg_n_0_[27]\,
      R => tx_data(31)
    );
\tx_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(28),
      Q => \tx_data_reg_n_0_[28]\,
      R => tx_data(31)
    );
\tx_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(29),
      Q => \tx_data_reg_n_0_[29]\,
      R => tx_data(31)
    );
\tx_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(2),
      Q => \tx_data_reg_n_0_[2]\,
      R => tx_data(31)
    );
\tx_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(30),
      Q => \tx_data_reg_n_0_[30]\,
      R => tx_data(31)
    );
\tx_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(31),
      Q => \tx_data_reg_n_0_[31]\,
      R => tx_data(31)
    );
\tx_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[32]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[32]\,
      R => tx_data(63)
    );
\tx_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[33]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[33]\,
      R => tx_data(63)
    );
\tx_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[34]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[34]\,
      R => tx_data(63)
    );
\tx_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[35]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[35]\,
      R => tx_data(63)
    );
\tx_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[36]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[36]\,
      R => tx_data(63)
    );
\tx_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[37]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[37]\,
      R => tx_data(63)
    );
\tx_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[38]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[38]\,
      R => tx_data(63)
    );
\tx_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[39]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[39]\,
      R => tx_data(63)
    );
\tx_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(3),
      Q => \tx_data_reg_n_0_[3]\,
      R => tx_data(31)
    );
\tx_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[40]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[40]\,
      R => tx_data(63)
    );
\tx_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[41]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[41]\,
      R => tx_data(63)
    );
\tx_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[42]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[42]\,
      R => tx_data(63)
    );
\tx_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[43]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[43]\,
      R => tx_data(63)
    );
\tx_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[44]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[44]\,
      R => tx_data(63)
    );
\tx_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[45]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[45]\,
      R => tx_data(63)
    );
\tx_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[46]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[46]\,
      R => tx_data(63)
    );
\tx_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[47]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[47]\,
      R => tx_data(63)
    );
\tx_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[48]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[48]\,
      R => tx_data(63)
    );
\tx_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[49]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[49]\,
      R => tx_data(63)
    );
\tx_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(4),
      Q => \tx_data_reg_n_0_[4]\,
      R => tx_data(31)
    );
\tx_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[50]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[50]\,
      R => tx_data(63)
    );
\tx_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[51]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[51]\,
      R => tx_data(63)
    );
\tx_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[52]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[52]\,
      R => tx_data(63)
    );
\tx_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[53]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[53]\,
      R => tx_data(63)
    );
\tx_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[54]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[54]\,
      R => tx_data(63)
    );
\tx_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[55]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[55]\,
      R => tx_data(63)
    );
\tx_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[56]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[56]\,
      R => tx_data(63)
    );
\tx_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[57]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[57]\,
      R => tx_data(63)
    );
\tx_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[58]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[58]\,
      R => tx_data(63)
    );
\tx_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[59]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[59]\,
      R => tx_data(63)
    );
\tx_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(5),
      Q => \tx_data_reg_n_0_[5]\,
      R => tx_data(31)
    );
\tx_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[60]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[60]\,
      R => tx_data(63)
    );
\tx_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[61]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[61]\,
      R => tx_data(63)
    );
\tx_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[62]_i_1_n_0\,
      Q => \tx_data_reg_n_0_[62]\,
      R => tx_data(63)
    );
\tx_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(63),
      D => \tx_data[63]_i_3_n_0\,
      Q => \tx_data_reg_n_0_[63]\,
      R => tx_data(63)
    );
\tx_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(6),
      Q => \tx_data_reg_n_0_[6]\,
      R => tx_data(31)
    );
\tx_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(7),
      Q => \tx_data_reg_n_0_[7]\,
      R => tx_data(31)
    );
\tx_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(8),
      Q => \tx_data_reg_n_0_[8]\,
      R => tx_data(31)
    );
\tx_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => tx_data0_in(31),
      D => s_axis_tdata(9),
      Q => \tx_data_reg_n_0_[9]\,
      R => tx_data(31)
    );
\tx_fifo_bcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FF1D00"
    )
        port map (
      I0 => s_axis_tkeep(1),
      I1 => s_axis_tkeep(2),
      I2 => s_axis_tkeep(3),
      I3 => s_axis_tlast,
      I4 => \tx_fifo_bcnt_reg__0\(0),
      O => p_0_in(0)
    );
\tx_fifo_bcnt[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAAFFAAFFAA"
    )
        port map (
      I0 => \tx_fifo_bcnt[10]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[10]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(10),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(10)
    );
\tx_fifo_bcnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040404404040"
    )
        port map (
      I0 => s_axis_tkeep(2),
      I1 => s_axis_tlast,
      I2 => \tx_fifo_bcnt_reg__0\(10),
      I3 => \tx_fifo_bcnt[10]_i_5_n_0\,
      I4 => s_axis_tkeep(1),
      I5 => \tx_fifo_bcnt[10]_i_6_n_0\,
      O => \tx_fifo_bcnt[10]_i_2_n_0\
    );
\tx_fifo_bcnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tx_fifo_bcnt[10]_i_7_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \tx_fifo_bcnt_reg__0\(10),
      O => \tx_fifo_bcnt[10]_i_3_n_0\
    );
\tx_fifo_bcnt[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(8),
      I1 => \tx_fifo_bcnt[12]_i_5_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(9),
      I3 => \tx_fifo_bcnt_reg__0\(10),
      O => tx_fifo_bcnt0(10)
    );
\tx_fifo_bcnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(9),
      I1 => \tx_fifo_bcnt_reg__0\(7),
      I2 => \tx_fifo_bcnt[9]_i_6_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(8),
      O => \tx_fifo_bcnt[10]_i_5_n_0\
    );
\tx_fifo_bcnt[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(9),
      I1 => \tx_fifo_bcnt_reg__0\(7),
      I2 => \tx_fifo_bcnt[8]_i_5_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(6),
      I4 => \tx_fifo_bcnt_reg__0\(8),
      O => \tx_fifo_bcnt[10]_i_6_n_0\
    );
\tx_fifo_bcnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(9),
      I1 => \tx_fifo_bcnt_reg__0\(7),
      I2 => \tx_fifo_bcnt[9]_i_7_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(6),
      I4 => \tx_fifo_bcnt_reg__0\(8),
      O => \tx_fifo_bcnt[10]_i_7_n_0\
    );
\tx_fifo_bcnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAAFFAAFFAA"
    )
        port map (
      I0 => \tx_fifo_bcnt[11]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[11]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(11),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(11)
    );
\tx_fifo_bcnt[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040404404040"
    )
        port map (
      I0 => s_axis_tkeep(2),
      I1 => s_axis_tlast,
      I2 => \tx_fifo_bcnt_reg__0\(11),
      I3 => \tx_fifo_bcnt[11]_i_5_n_0\,
      I4 => s_axis_tkeep(1),
      I5 => \tx_fifo_bcnt[13]_i_5_n_0\,
      O => \tx_fifo_bcnt[11]_i_2_n_0\
    );
\tx_fifo_bcnt[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tx_fifo_bcnt[14]_i_6_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \tx_fifo_bcnt_reg__0\(11),
      O => \tx_fifo_bcnt[11]_i_3_n_0\
    );
\tx_fifo_bcnt[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(9),
      I1 => \tx_fifo_bcnt[12]_i_5_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(8),
      I3 => \tx_fifo_bcnt_reg__0\(10),
      I4 => \tx_fifo_bcnt_reg__0\(11),
      O => tx_fifo_bcnt0(11)
    );
\tx_fifo_bcnt[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(10),
      I1 => \tx_fifo_bcnt_reg__0\(8),
      I2 => \tx_fifo_bcnt[9]_i_6_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(7),
      I4 => \tx_fifo_bcnt_reg__0\(9),
      O => \tx_fifo_bcnt[11]_i_5_n_0\
    );
\tx_fifo_bcnt[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[12]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[12]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(12),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(12)
    );
\tx_fifo_bcnt[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => \tx_fifo_bcnt[13]_i_5_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(11),
      I2 => s_axis_tkeep(1),
      I3 => \tx_fifo_bcnt[14]_i_5_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(12),
      O => \tx_fifo_bcnt[12]_i_2_n_0\
    );
\tx_fifo_bcnt[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(11),
      I1 => \tx_fifo_bcnt[14]_i_6_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => \tx_fifo_bcnt_reg__0\(12),
      O => \tx_fifo_bcnt[12]_i_3_n_0\
    );
\tx_fifo_bcnt[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(10),
      I1 => \tx_fifo_bcnt_reg__0\(8),
      I2 => \tx_fifo_bcnt[12]_i_5_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(9),
      I4 => \tx_fifo_bcnt_reg__0\(11),
      I5 => \tx_fifo_bcnt_reg__0\(12),
      O => tx_fifo_bcnt0(12)
    );
\tx_fifo_bcnt[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(7),
      I1 => \tx_fifo_bcnt_reg__0\(5),
      I2 => \tx_fifo_bcnt_reg__0\(3),
      I3 => \tx_fifo_bcnt_reg__0\(2),
      I4 => \tx_fifo_bcnt_reg__0\(4),
      I5 => \tx_fifo_bcnt_reg__0\(6),
      O => \tx_fifo_bcnt[12]_i_5_n_0\
    );
\tx_fifo_bcnt[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[13]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[13]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(13),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(13)
    );
\tx_fifo_bcnt[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7FFF7FF0800080"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(11),
      I1 => \tx_fifo_bcnt[13]_i_5_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(12),
      I3 => s_axis_tkeep(1),
      I4 => \tx_fifo_bcnt[14]_i_5_n_0\,
      I5 => \tx_fifo_bcnt_reg__0\(13),
      O => \tx_fifo_bcnt[13]_i_2_n_0\
    );
\tx_fifo_bcnt[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(12),
      I1 => \tx_fifo_bcnt[14]_i_6_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(11),
      I3 => s_axis_tkeep(3),
      I4 => \tx_fifo_bcnt_reg__0\(13),
      O => \tx_fifo_bcnt[13]_i_3_n_0\
    );
\tx_fifo_bcnt[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_fifo_bcnt[15]_i_9_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(13),
      O => tx_fifo_bcnt0(13)
    );
\tx_fifo_bcnt[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(10),
      I1 => \tx_fifo_bcnt_reg__0\(8),
      I2 => \tx_fifo_bcnt_reg__0\(6),
      I3 => \tx_fifo_bcnt[8]_i_5_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(7),
      I5 => \tx_fifo_bcnt_reg__0\(9),
      O => \tx_fifo_bcnt[13]_i_5_n_0\
    );
\tx_fifo_bcnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[14]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[14]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(14),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(14)
    );
\tx_fifo_bcnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDDDDDE2222222"
    )
        port map (
      I0 => \tx_fifo_bcnt[15]_i_6_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \tx_fifo_bcnt_reg__0\(12),
      I3 => \tx_fifo_bcnt[14]_i_5_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(13),
      I5 => \tx_fifo_bcnt_reg__0\(14),
      O => \tx_fifo_bcnt[14]_i_2_n_0\
    );
\tx_fifo_bcnt[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(13),
      I1 => \tx_fifo_bcnt_reg__0\(11),
      I2 => \tx_fifo_bcnt[14]_i_6_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(12),
      I4 => s_axis_tkeep(3),
      I5 => \tx_fifo_bcnt_reg__0\(14),
      O => \tx_fifo_bcnt[14]_i_3_n_0\
    );
\tx_fifo_bcnt[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tx_fifo_bcnt[15]_i_9_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(13),
      I2 => \tx_fifo_bcnt_reg__0\(14),
      O => tx_fifo_bcnt0(14)
    );
\tx_fifo_bcnt[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(11),
      I1 => \tx_fifo_bcnt_reg__0\(9),
      I2 => \tx_fifo_bcnt_reg__0\(7),
      I3 => \tx_fifo_bcnt[9]_i_6_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(8),
      I5 => \tx_fifo_bcnt_reg__0\(10),
      O => \tx_fifo_bcnt[14]_i_5_n_0\
    );
\tx_fifo_bcnt[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(10),
      I1 => \tx_fifo_bcnt_reg__0\(8),
      I2 => \tx_fifo_bcnt_reg__0\(6),
      I3 => \tx_fifo_bcnt[9]_i_7_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(7),
      I5 => \tx_fifo_bcnt_reg__0\(9),
      O => \tx_fifo_bcnt[14]_i_6_n_0\
    );
\tx_fifo_bcnt[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008A00AAAAAAAA"
    )
        port map (
      I0 => tx_data0_in(63),
      I1 => s_axis_tkeep(1),
      I2 => s_axis_tkeep(2),
      I3 => s_axis_tkeep(0),
      I4 => s_axis_tkeep(3),
      I5 => s_axis_tlast,
      O => \tx_fifo_bcnt[15]_i_1_n_0\
    );
\tx_fifo_bcnt[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[15]_i_3_n_0\,
      I1 => \tx_fifo_bcnt[15]_i_4_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(15),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(15)
    );
\tx_fifo_bcnt[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37F7C808"
    )
        port map (
      I0 => \tx_fifo_bcnt[15]_i_6_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(14),
      I2 => s_axis_tkeep(1),
      I3 => \tx_fifo_bcnt[15]_i_7_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(15),
      O => \tx_fifo_bcnt[15]_i_3_n_0\
    );
\tx_fifo_bcnt[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(14),
      I1 => \tx_fifo_bcnt[15]_i_8_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => \tx_fifo_bcnt_reg__0\(15),
      O => \tx_fifo_bcnt[15]_i_4_n_0\
    );
\tx_fifo_bcnt[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(13),
      I1 => \tx_fifo_bcnt[15]_i_9_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(14),
      I3 => \tx_fifo_bcnt_reg__0\(15),
      O => tx_fifo_bcnt0(15)
    );
\tx_fifo_bcnt[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(13),
      I1 => \tx_fifo_bcnt_reg__0\(11),
      I2 => \tx_fifo_bcnt[13]_i_5_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(12),
      O => \tx_fifo_bcnt[15]_i_6_n_0\
    );
\tx_fifo_bcnt[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(13),
      I1 => \tx_fifo_bcnt[14]_i_5_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(12),
      O => \tx_fifo_bcnt[15]_i_7_n_0\
    );
\tx_fifo_bcnt[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(13),
      I1 => \tx_fifo_bcnt_reg__0\(11),
      I2 => \tx_fifo_bcnt[14]_i_6_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(12),
      O => \tx_fifo_bcnt[15]_i_8_n_0\
    );
\tx_fifo_bcnt[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(12),
      I1 => \tx_fifo_bcnt_reg__0\(10),
      I2 => \tx_fifo_bcnt_reg__0\(8),
      I3 => \tx_fifo_bcnt[12]_i_5_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(9),
      I5 => \tx_fifo_bcnt_reg__0\(11),
      O => \tx_fifo_bcnt[15]_i_9_n_0\
    );
\tx_fifo_bcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A3FFFF0F5C0000"
    )
        port map (
      I0 => s_axis_tkeep(3),
      I1 => s_axis_tkeep(1),
      I2 => s_axis_tkeep(2),
      I3 => \tx_fifo_bcnt_reg__0\(0),
      I4 => s_axis_tlast,
      I5 => \tx_fifo_bcnt_reg__0\(1),
      O => p_0_in(1)
    );
\tx_fifo_bcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFEAAAAAAAA"
    )
        port map (
      I0 => \tx_fifo_bcnt[2]_i_2_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(0),
      I2 => \tx_fifo_bcnt_reg__0\(1),
      I3 => s_axis_tkeep(3),
      I4 => \tx_fifo_bcnt_reg__0\(2),
      I5 => \tx_fifo_bcnt[2]_i_3_n_0\,
      O => p_0_in(2)
    );
\tx_fifo_bcnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037000000C8FFFF"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(0),
      I1 => \tx_fifo_bcnt_reg__0\(1),
      I2 => s_axis_tkeep(1),
      I3 => s_axis_tkeep(2),
      I4 => s_axis_tlast,
      I5 => \tx_fifo_bcnt_reg__0\(2),
      O => \tx_fifo_bcnt[2]_i_2_n_0\
    );
\tx_fifo_bcnt[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tkeep(2),
      I1 => s_axis_tlast,
      O => \tx_fifo_bcnt[2]_i_3_n_0\
    );
\tx_fifo_bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F0F066666666"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(3),
      I1 => \tx_fifo_bcnt_reg__0\(2),
      I2 => \tx_fifo_bcnt[3]_i_2_n_0\,
      I3 => \tx_fifo_bcnt[3]_i_3_n_0\,
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(3)
    );
\tx_fifo_bcnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F7FA080"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(1),
      I1 => \tx_fifo_bcnt_reg__0\(0),
      I2 => \tx_fifo_bcnt_reg__0\(2),
      I3 => s_axis_tkeep(1),
      I4 => \tx_fifo_bcnt_reg__0\(3),
      O => \tx_fifo_bcnt[3]_i_2_n_0\
    );
\tx_fifo_bcnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(0),
      I1 => \tx_fifo_bcnt_reg__0\(1),
      I2 => s_axis_tkeep(3),
      I3 => \tx_fifo_bcnt_reg__0\(2),
      I4 => \tx_fifo_bcnt_reg__0\(3),
      O => \tx_fifo_bcnt[3]_i_3_n_0\
    );
\tx_fifo_bcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
        port map (
      I0 => tx_fifo_bcnt0(4),
      I1 => \tx_fifo_bcnt[4]_i_3_n_0\,
      I2 => \tx_fifo_bcnt[4]_i_4_n_0\,
      I3 => s_axis_tkeep(2),
      I4 => s_axis_tlast,
      O => p_0_in(4)
    );
\tx_fifo_bcnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(2),
      I1 => \tx_fifo_bcnt_reg__0\(3),
      I2 => \tx_fifo_bcnt_reg__0\(4),
      O => tx_fifo_bcnt0(4)
    );
\tx_fifo_bcnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF7FFFA0008000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(2),
      I1 => \tx_fifo_bcnt_reg__0\(0),
      I2 => \tx_fifo_bcnt_reg__0\(1),
      I3 => \tx_fifo_bcnt_reg__0\(3),
      I4 => s_axis_tkeep(1),
      I5 => \tx_fifo_bcnt_reg__0\(4),
      O => \tx_fifo_bcnt[4]_i_3_n_0\
    );
\tx_fifo_bcnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFFFE000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(1),
      I1 => \tx_fifo_bcnt_reg__0\(0),
      I2 => s_axis_tkeep(3),
      I3 => \tx_fifo_bcnt_reg__0\(2),
      I4 => \tx_fifo_bcnt_reg__0\(3),
      I5 => \tx_fifo_bcnt_reg__0\(4),
      O => \tx_fifo_bcnt[4]_i_4_n_0\
    );
\tx_fifo_bcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003C3CAAAAAAAA"
    )
        port map (
      I0 => tx_fifo_bcnt0(5),
      I1 => \tx_fifo_bcnt_reg__0\(5),
      I2 => \tx_fifo_bcnt[5]_i_3_n_0\,
      I3 => \tx_fifo_bcnt[5]_i_4_n_0\,
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(5)
    );
\tx_fifo_bcnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(3),
      I1 => \tx_fifo_bcnt_reg__0\(2),
      I2 => \tx_fifo_bcnt_reg__0\(4),
      I3 => \tx_fifo_bcnt_reg__0\(5),
      O => tx_fifo_bcnt0(5)
    );
\tx_fifo_bcnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080000000000000"
    )
        port map (
      I0 => s_axis_tkeep(1),
      I1 => \tx_fifo_bcnt_reg__0\(4),
      I2 => \tx_fifo_bcnt_reg__0\(2),
      I3 => \tx_fifo_bcnt_reg__0\(0),
      I4 => \tx_fifo_bcnt_reg__0\(1),
      I5 => \tx_fifo_bcnt_reg__0\(3),
      O => \tx_fifo_bcnt[5]_i_3_n_0\
    );
\tx_fifo_bcnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDDDDDE2222222"
    )
        port map (
      I0 => \tx_fifo_bcnt[5]_i_5_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \tx_fifo_bcnt_reg__0\(3),
      I3 => \tx_fifo_bcnt_reg__0\(2),
      I4 => \tx_fifo_bcnt_reg__0\(4),
      I5 => \tx_fifo_bcnt_reg__0\(5),
      O => \tx_fifo_bcnt[5]_i_4_n_0\
    );
\tx_fifo_bcnt[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(4),
      I1 => \tx_fifo_bcnt_reg__0\(2),
      I2 => \tx_fifo_bcnt_reg__0\(1),
      I3 => \tx_fifo_bcnt_reg__0\(0),
      I4 => \tx_fifo_bcnt_reg__0\(3),
      O => \tx_fifo_bcnt[5]_i_5_n_0\
    );
\tx_fifo_bcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEAAAAFFAAFFAA"
    )
        port map (
      I0 => \tx_fifo_bcnt[6]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[6]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(6),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(6)
    );
\tx_fifo_bcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040404404040"
    )
        port map (
      I0 => s_axis_tkeep(2),
      I1 => s_axis_tlast,
      I2 => \tx_fifo_bcnt_reg__0\(6),
      I3 => \tx_fifo_bcnt[6]_i_5_n_0\,
      I4 => s_axis_tkeep(1),
      I5 => \tx_fifo_bcnt[8]_i_5_n_0\,
      O => \tx_fifo_bcnt[6]_i_2_n_0\
    );
\tx_fifo_bcnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tx_fifo_bcnt[9]_i_7_n_0\,
      I1 => s_axis_tkeep(3),
      I2 => \tx_fifo_bcnt_reg__0\(6),
      O => \tx_fifo_bcnt[6]_i_3_n_0\
    );
\tx_fifo_bcnt[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(4),
      I1 => \tx_fifo_bcnt_reg__0\(2),
      I2 => \tx_fifo_bcnt_reg__0\(3),
      I3 => \tx_fifo_bcnt_reg__0\(5),
      I4 => \tx_fifo_bcnt_reg__0\(6),
      O => tx_fifo_bcnt0(6)
    );
\tx_fifo_bcnt[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(5),
      I1 => \tx_fifo_bcnt_reg__0\(3),
      I2 => \tx_fifo_bcnt_reg__0\(1),
      I3 => \tx_fifo_bcnt_reg__0\(2),
      I4 => \tx_fifo_bcnt_reg__0\(4),
      O => \tx_fifo_bcnt[6]_i_5_n_0\
    );
\tx_fifo_bcnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[7]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[7]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(7),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(7)
    );
\tx_fifo_bcnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => \tx_fifo_bcnt[8]_i_5_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(6),
      I2 => s_axis_tkeep(1),
      I3 => \tx_fifo_bcnt[9]_i_6_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(7),
      O => \tx_fifo_bcnt[7]_i_2_n_0\
    );
\tx_fifo_bcnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(6),
      I1 => \tx_fifo_bcnt[9]_i_7_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => \tx_fifo_bcnt_reg__0\(7),
      O => \tx_fifo_bcnt[7]_i_3_n_0\
    );
\tx_fifo_bcnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(5),
      I1 => \tx_fifo_bcnt_reg__0\(3),
      I2 => \tx_fifo_bcnt_reg__0\(2),
      I3 => \tx_fifo_bcnt_reg__0\(4),
      I4 => \tx_fifo_bcnt_reg__0\(6),
      I5 => \tx_fifo_bcnt_reg__0\(7),
      O => tx_fifo_bcnt0(7)
    );
\tx_fifo_bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[8]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[8]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(8),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(8)
    );
\tx_fifo_bcnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F7FFF7FF0800080"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(6),
      I1 => \tx_fifo_bcnt[8]_i_5_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(7),
      I3 => s_axis_tkeep(1),
      I4 => \tx_fifo_bcnt[9]_i_6_n_0\,
      I5 => \tx_fifo_bcnt_reg__0\(8),
      O => \tx_fifo_bcnt[8]_i_2_n_0\
    );
\tx_fifo_bcnt[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(7),
      I1 => \tx_fifo_bcnt[9]_i_7_n_0\,
      I2 => \tx_fifo_bcnt_reg__0\(6),
      I3 => s_axis_tkeep(3),
      I4 => \tx_fifo_bcnt_reg__0\(8),
      O => \tx_fifo_bcnt[8]_i_3_n_0\
    );
\tx_fifo_bcnt[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tx_fifo_bcnt[12]_i_5_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(8),
      O => tx_fifo_bcnt0(8)
    );
\tx_fifo_bcnt[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(5),
      I1 => \tx_fifo_bcnt_reg__0\(3),
      I2 => \tx_fifo_bcnt_reg__0\(1),
      I3 => \tx_fifo_bcnt_reg__0\(0),
      I4 => \tx_fifo_bcnt_reg__0\(2),
      I5 => \tx_fifo_bcnt_reg__0\(4),
      O => \tx_fifo_bcnt[8]_i_5_n_0\
    );
\tx_fifo_bcnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAAAAFF00FF00"
    )
        port map (
      I0 => \tx_fifo_bcnt[9]_i_2_n_0\,
      I1 => \tx_fifo_bcnt[9]_i_3_n_0\,
      I2 => s_axis_tkeep(3),
      I3 => tx_fifo_bcnt0(9),
      I4 => s_axis_tkeep(2),
      I5 => s_axis_tlast,
      O => p_0_in(9)
    );
\tx_fifo_bcnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDDDDDE2222222"
    )
        port map (
      I0 => \tx_fifo_bcnt[9]_i_5_n_0\,
      I1 => s_axis_tkeep(1),
      I2 => \tx_fifo_bcnt_reg__0\(7),
      I3 => \tx_fifo_bcnt[9]_i_6_n_0\,
      I4 => \tx_fifo_bcnt_reg__0\(8),
      I5 => \tx_fifo_bcnt_reg__0\(9),
      O => \tx_fifo_bcnt[9]_i_2_n_0\
    );
\tx_fifo_bcnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(8),
      I1 => \tx_fifo_bcnt_reg__0\(6),
      I2 => \tx_fifo_bcnt[9]_i_7_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(7),
      I4 => s_axis_tkeep(3),
      I5 => \tx_fifo_bcnt_reg__0\(9),
      O => \tx_fifo_bcnt[9]_i_3_n_0\
    );
\tx_fifo_bcnt[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tx_fifo_bcnt[12]_i_5_n_0\,
      I1 => \tx_fifo_bcnt_reg__0\(8),
      I2 => \tx_fifo_bcnt_reg__0\(9),
      O => tx_fifo_bcnt0(9)
    );
\tx_fifo_bcnt[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(8),
      I1 => \tx_fifo_bcnt_reg__0\(6),
      I2 => \tx_fifo_bcnt[8]_i_5_n_0\,
      I3 => \tx_fifo_bcnt_reg__0\(7),
      O => \tx_fifo_bcnt[9]_i_5_n_0\
    );
\tx_fifo_bcnt[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(6),
      I1 => \tx_fifo_bcnt_reg__0\(4),
      I2 => \tx_fifo_bcnt_reg__0\(2),
      I3 => \tx_fifo_bcnt_reg__0\(1),
      I4 => \tx_fifo_bcnt_reg__0\(3),
      I5 => \tx_fifo_bcnt_reg__0\(5),
      O => \tx_fifo_bcnt[9]_i_6_n_0\
    );
\tx_fifo_bcnt[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000000000000"
    )
        port map (
      I0 => \tx_fifo_bcnt_reg__0\(5),
      I1 => \tx_fifo_bcnt_reg__0\(3),
      I2 => \tx_fifo_bcnt_reg__0\(0),
      I3 => \tx_fifo_bcnt_reg__0\(1),
      I4 => \tx_fifo_bcnt_reg__0\(2),
      I5 => \tx_fifo_bcnt_reg__0\(4),
      O => \tx_fifo_bcnt[9]_i_7_n_0\
    );
\tx_fifo_bcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => \tx_fifo_bcnt_reg__0\(0),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => \tx_fifo_bcnt_reg__0\(10),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => \tx_fifo_bcnt_reg__0\(11),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => \tx_fifo_bcnt_reg__0\(12),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => \tx_fifo_bcnt_reg__0\(13),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => \tx_fifo_bcnt_reg__0\(14),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => \tx_fifo_bcnt_reg__0\(15),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => \tx_fifo_bcnt_reg__0\(1),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => \tx_fifo_bcnt_reg__0\(2),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => \tx_fifo_bcnt_reg__0\(3),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => \tx_fifo_bcnt_reg__0\(4),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => \tx_fifo_bcnt_reg__0\(5),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => \tx_fifo_bcnt_reg__0\(6),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => \tx_fifo_bcnt_reg__0\(7),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => \tx_fifo_bcnt_reg__0\(8),
      R => tx_data(31)
    );
\tx_fifo_bcnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => \tx_fifo_bcnt[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => \tx_fifo_bcnt_reg__0\(9),
      R => tx_data(31)
    );
\tx_mac_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(0),
      I1 => first_fifo_data,
      I2 => rx_dout(0),
      O => \tx_mac_data[0]_i_1_n_0\
    );
\tx_mac_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(10),
      I1 => first_fifo_data,
      I2 => rx_dout(10),
      O => \tx_mac_data[10]_i_1_n_0\
    );
\tx_mac_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(11),
      I1 => first_fifo_data,
      I2 => rx_dout(11),
      O => \tx_mac_data[11]_i_1_n_0\
    );
\tx_mac_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(12),
      I1 => first_fifo_data,
      I2 => rx_dout(12),
      O => \tx_mac_data[12]_i_1_n_0\
    );
\tx_mac_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(13),
      I1 => first_fifo_data,
      I2 => rx_dout(13),
      O => \tx_mac_data[13]_i_1_n_0\
    );
\tx_mac_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(14),
      I1 => first_fifo_data,
      I2 => rx_dout(14),
      O => \tx_mac_data[14]_i_1_n_0\
    );
\tx_mac_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(15),
      I1 => first_fifo_data,
      I2 => rx_dout(15),
      O => \tx_mac_data[15]_i_1_n_0\
    );
\tx_mac_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(16),
      I1 => first_fifo_data,
      O => \tx_mac_data[16]_i_1_n_0\
    );
\tx_mac_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(17),
      I1 => first_fifo_data,
      O => \tx_mac_data[17]_i_1_n_0\
    );
\tx_mac_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(18),
      I1 => first_fifo_data,
      O => \tx_mac_data[18]_i_1_n_0\
    );
\tx_mac_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(19),
      I1 => first_fifo_data,
      O => \tx_mac_data[19]_i_1_n_0\
    );
\tx_mac_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(1),
      I1 => first_fifo_data,
      I2 => rx_dout(1),
      O => \tx_mac_data[1]_i_1_n_0\
    );
\tx_mac_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(20),
      I1 => first_fifo_data,
      O => \tx_mac_data[20]_i_1_n_0\
    );
\tx_mac_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(21),
      I1 => first_fifo_data,
      O => \tx_mac_data[21]_i_1_n_0\
    );
\tx_mac_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(22),
      I1 => first_fifo_data,
      O => \tx_mac_data[22]_i_1_n_0\
    );
\tx_mac_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(23),
      I1 => first_fifo_data,
      O => \tx_mac_data[23]_i_1_n_0\
    );
\tx_mac_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(24),
      I1 => first_fifo_data,
      O => \tx_mac_data[24]_i_1_n_0\
    );
\tx_mac_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(25),
      I1 => first_fifo_data,
      O => \tx_mac_data[25]_i_1_n_0\
    );
\tx_mac_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(26),
      I1 => first_fifo_data,
      O => \tx_mac_data[26]_i_1_n_0\
    );
\tx_mac_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(27),
      I1 => first_fifo_data,
      O => \tx_mac_data[27]_i_1_n_0\
    );
\tx_mac_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(28),
      I1 => first_fifo_data,
      O => \tx_mac_data[28]_i_1_n_0\
    );
\tx_mac_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(29),
      I1 => first_fifo_data,
      O => \tx_mac_data[29]_i_1_n_0\
    );
\tx_mac_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(2),
      I1 => first_fifo_data,
      I2 => rx_dout(2),
      O => \tx_mac_data[2]_i_1_n_0\
    );
\tx_mac_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(30),
      I1 => first_fifo_data,
      O => \tx_mac_data[30]_i_1_n_0\
    );
\tx_mac_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(31),
      I1 => first_fifo_data,
      O => \tx_mac_data[31]_i_1_n_0\
    );
\tx_mac_data[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(32),
      I1 => first_fifo_data,
      O => \tx_mac_data[32]_i_1_n_0\
    );
\tx_mac_data[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(33),
      I1 => first_fifo_data,
      O => \tx_mac_data[33]_i_1_n_0\
    );
\tx_mac_data[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(34),
      I1 => first_fifo_data,
      O => \tx_mac_data[34]_i_1_n_0\
    );
\tx_mac_data[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(35),
      I1 => first_fifo_data,
      O => \tx_mac_data[35]_i_1_n_0\
    );
\tx_mac_data[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(36),
      I1 => first_fifo_data,
      O => \tx_mac_data[36]_i_1_n_0\
    );
\tx_mac_data[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(37),
      I1 => first_fifo_data,
      O => \tx_mac_data[37]_i_1_n_0\
    );
\tx_mac_data[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(38),
      I1 => first_fifo_data,
      O => \tx_mac_data[38]_i_1_n_0\
    );
\tx_mac_data[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(39),
      I1 => first_fifo_data,
      O => \tx_mac_data[39]_i_1_n_0\
    );
\tx_mac_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(3),
      I1 => first_fifo_data,
      I2 => rx_dout(3),
      O => \tx_mac_data[3]_i_1_n_0\
    );
\tx_mac_data[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(40),
      I1 => first_fifo_data,
      O => \tx_mac_data[40]_i_1_n_0\
    );
\tx_mac_data[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(41),
      I1 => first_fifo_data,
      O => \tx_mac_data[41]_i_1_n_0\
    );
\tx_mac_data[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(42),
      I1 => first_fifo_data,
      O => \tx_mac_data[42]_i_1_n_0\
    );
\tx_mac_data[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(43),
      I1 => first_fifo_data,
      O => \tx_mac_data[43]_i_1_n_0\
    );
\tx_mac_data[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(44),
      I1 => first_fifo_data,
      O => \tx_mac_data[44]_i_1_n_0\
    );
\tx_mac_data[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(45),
      I1 => first_fifo_data,
      O => \tx_mac_data[45]_i_1_n_0\
    );
\tx_mac_data[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(46),
      I1 => first_fifo_data,
      O => \tx_mac_data[46]_i_1_n_0\
    );
\tx_mac_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(47),
      I1 => first_fifo_data,
      O => \tx_mac_data[47]_i_1_n_0\
    );
\tx_mac_data[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(48),
      I1 => first_fifo_data,
      O => \tx_mac_data[48]_i_1_n_0\
    );
\tx_mac_data[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(49),
      I1 => first_fifo_data,
      O => \tx_mac_data[49]_i_1_n_0\
    );
\tx_mac_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(4),
      I1 => first_fifo_data,
      I2 => rx_dout(4),
      O => \tx_mac_data[4]_i_1_n_0\
    );
\tx_mac_data[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(50),
      I1 => first_fifo_data,
      O => \tx_mac_data[50]_i_1_n_0\
    );
\tx_mac_data[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(51),
      I1 => first_fifo_data,
      O => \tx_mac_data[51]_i_1_n_0\
    );
\tx_mac_data[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(52),
      I1 => first_fifo_data,
      O => \tx_mac_data[52]_i_1_n_0\
    );
\tx_mac_data[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(53),
      I1 => first_fifo_data,
      O => \tx_mac_data[53]_i_1_n_0\
    );
\tx_mac_data[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(54),
      I1 => first_fifo_data,
      O => \tx_mac_data[54]_i_1_n_0\
    );
\tx_mac_data[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(55),
      I1 => first_fifo_data,
      O => \tx_mac_data[55]_i_1_n_0\
    );
\tx_mac_data[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(56),
      I1 => first_fifo_data,
      O => \tx_mac_data[56]_i_1_n_0\
    );
\tx_mac_data[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(57),
      I1 => first_fifo_data,
      O => \tx_mac_data[57]_i_1_n_0\
    );
\tx_mac_data[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(58),
      I1 => first_fifo_data,
      O => \tx_mac_data[58]_i_1_n_0\
    );
\tx_mac_data[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(59),
      I1 => first_fifo_data,
      O => \tx_mac_data[59]_i_1_n_0\
    );
\tx_mac_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(5),
      I1 => first_fifo_data,
      I2 => rx_dout(5),
      O => \tx_mac_data[5]_i_1_n_0\
    );
\tx_mac_data[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(60),
      I1 => first_fifo_data,
      O => \tx_mac_data[60]_i_1_n_0\
    );
\tx_mac_data[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(61),
      I1 => first_fifo_data,
      O => \tx_mac_data[61]_i_1_n_0\
    );
\tx_mac_data[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(62),
      I1 => first_fifo_data,
      O => \tx_mac_data[62]_i_1_n_0\
    );
\tx_mac_data[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFFF"
    )
        port map (
      I0 => tx_rd_fifo_st,
      I1 => tx_rd_bcnt_st,
      I2 => first_fifo_data,
      I3 => tx_rd_idle_st,
      I4 => \rst_\,
      O => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tx_rd_bcnt_st,
      I1 => tx_rd_fifo_st,
      I2 => tx_rd_idle_st,
      O => \tx_mac_data[63]_i_2_n_0\
    );
\tx_mac_data[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_dout(63),
      I1 => first_fifo_data,
      O => \tx_mac_data[63]_i_3_n_0\
    );
\tx_mac_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(6),
      I1 => first_fifo_data,
      I2 => rx_dout(6),
      O => \tx_mac_data[6]_i_1_n_0\
    );
\tx_mac_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(7),
      I1 => first_fifo_data,
      I2 => rx_dout(7),
      O => \tx_mac_data[7]_i_1_n_0\
    );
\tx_mac_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(8),
      I1 => first_fifo_data,
      I2 => rx_dout(8),
      O => \tx_mac_data[8]_i_1_n_0\
    );
\tx_mac_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_bcnt_out(9),
      I1 => first_fifo_data,
      I2 => rx_dout(9),
      O => \tx_mac_data[9]_i_1_n_0\
    );
\tx_mac_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[0]_i_1_n_0\,
      Q => Q(0),
      R => my_mac_hit1
    );
\tx_mac_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[10]_i_1_n_0\,
      Q => Q(10),
      R => my_mac_hit1
    );
\tx_mac_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[11]_i_1_n_0\,
      Q => Q(11),
      R => my_mac_hit1
    );
\tx_mac_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[12]_i_1_n_0\,
      Q => Q(12),
      R => my_mac_hit1
    );
\tx_mac_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[13]_i_1_n_0\,
      Q => Q(13),
      R => my_mac_hit1
    );
\tx_mac_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[14]_i_1_n_0\,
      Q => Q(14),
      R => my_mac_hit1
    );
\tx_mac_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[15]_i_1_n_0\,
      Q => Q(15),
      R => my_mac_hit1
    );
\tx_mac_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[16]_i_1_n_0\,
      Q => Q(16),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[17]_i_1_n_0\,
      Q => Q(17),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[18]_i_1_n_0\,
      Q => Q(18),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[19]_i_1_n_0\,
      Q => Q(19),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[1]_i_1_n_0\,
      Q => Q(1),
      R => my_mac_hit1
    );
\tx_mac_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[20]_i_1_n_0\,
      Q => Q(20),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[21]_i_1_n_0\,
      Q => Q(21),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[22]_i_1_n_0\,
      Q => Q(22),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[23]_i_1_n_0\,
      Q => Q(23),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[24]_i_1_n_0\,
      Q => Q(24),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[25]_i_1_n_0\,
      Q => Q(25),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[26]_i_1_n_0\,
      Q => Q(26),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[27]_i_1_n_0\,
      Q => Q(27),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[28]_i_1_n_0\,
      Q => Q(28),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[29]_i_1_n_0\,
      Q => Q(29),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[2]_i_1_n_0\,
      Q => Q(2),
      R => my_mac_hit1
    );
\tx_mac_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[30]_i_1_n_0\,
      Q => Q(30),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[31]_i_1_n_0\,
      Q => Q(31),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[32]_i_1_n_0\,
      Q => Q(32),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[33]_i_1_n_0\,
      Q => Q(33),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[34]_i_1_n_0\,
      Q => Q(34),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[35]_i_1_n_0\,
      Q => Q(35),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[36]_i_1_n_0\,
      Q => Q(36),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[37]_i_1_n_0\,
      Q => Q(37),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[38]_i_1_n_0\,
      Q => Q(38),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[39]_i_1_n_0\,
      Q => Q(39),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[3]_i_1_n_0\,
      Q => Q(3),
      R => my_mac_hit1
    );
\tx_mac_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[40]_i_1_n_0\,
      Q => Q(40),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[41]_i_1_n_0\,
      Q => Q(41),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[42]_i_1_n_0\,
      Q => Q(42),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[43]_i_1_n_0\,
      Q => Q(43),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[44]_i_1_n_0\,
      Q => Q(44),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[45]_i_1_n_0\,
      Q => Q(45),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[46]_i_1_n_0\,
      Q => Q(46),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[47]_i_1_n_0\,
      Q => Q(47),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[48]_i_1_n_0\,
      Q => Q(48),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[49]_i_1_n_0\,
      Q => Q(49),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[4]_i_1_n_0\,
      Q => Q(4),
      R => my_mac_hit1
    );
\tx_mac_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[50]_i_1_n_0\,
      Q => Q(50),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[51]_i_1_n_0\,
      Q => Q(51),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[52]_i_1_n_0\,
      Q => Q(52),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[53]_i_1_n_0\,
      Q => Q(53),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[54]_i_1_n_0\,
      Q => Q(54),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[55]_i_1_n_0\,
      Q => Q(55),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[56]_i_1_n_0\,
      Q => Q(56),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[57]_i_1_n_0\,
      Q => Q(57),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[58]_i_1_n_0\,
      Q => Q(58),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[59]_i_1_n_0\,
      Q => Q(59),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[5]_i_1_n_0\,
      Q => Q(5),
      R => my_mac_hit1
    );
\tx_mac_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[60]_i_1_n_0\,
      Q => Q(60),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[61]_i_1_n_0\,
      Q => Q(61),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[62]_i_1_n_0\,
      Q => Q(62),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[63]_i_3_n_0\,
      Q => Q(63),
      R => \tx_mac_data[63]_i_1_n_0\
    );
\tx_mac_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[6]_i_1_n_0\,
      Q => Q(6),
      R => my_mac_hit1
    );
\tx_mac_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[7]_i_1_n_0\,
      Q => Q(7),
      R => my_mac_hit1
    );
\tx_mac_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[8]_i_1_n_0\,
      Q => Q(8),
      R => my_mac_hit1
    );
\tx_mac_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => \tx_mac_data[63]_i_2_n_0\,
      D => \tx_mac_data[9]_i_1_n_0\,
      Q => Q(9),
      R => my_mac_hit1
    );
tx_mac_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_mac_wr\,
      I1 => tx_rd_bcnt_st,
      I2 => tx_rd_fifo_st,
      O => tx_mac_wr_i_1_n_0
    );
tx_mac_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => tx_mac_wr_i_1_n_0,
      Q => \^tx_mac_wr\,
      R => rx_rdreq
    );
\tx_rd_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4447"
    )
        port map (
      I0 => tx_rd_state26_out,
      I1 => tx_rd_idle_st,
      I2 => tx_rd_bcnt_st,
      I3 => tx_rd_fifo_st,
      O => tx_rd_state(0)
    );
\tx_rd_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_rd_idle_st,
      I1 => tx_rd_state26_out,
      O => tx_rd_state(1)
    );
\tx_rd_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54505454"
    )
        port map (
      I0 => tx_rd_idle_st,
      I1 => tx_rd_fifo_st,
      I2 => tx_rd_bcnt_st,
      I3 => first_fifo_data,
      I4 => tx_rd_state34_in,
      O => tx_rd_state(2)
    );
\tx_rd_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222222A"
    )
        port map (
      I0 => \tx_rd_state[2]_i_3_n_0\,
      I1 => rd_bcnt_reg(3),
      I2 => rd_bcnt_reg(2),
      I3 => rd_bcnt_reg(1),
      I4 => rd_bcnt_reg(0),
      O => tx_rd_state34_in
    );
\tx_rd_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \tx_rd_state[2]_i_4_n_0\,
      I1 => rd_bcnt_reg(15),
      I2 => rd_bcnt_reg(14),
      I3 => rd_bcnt_reg(13),
      I4 => rd_bcnt_reg(12),
      I5 => \tx_rd_state[2]_i_5_n_0\,
      O => \tx_rd_state[2]_i_3_n_0\
    );
\tx_rd_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_bcnt_reg(11),
      I1 => rd_bcnt_reg(10),
      I2 => rd_bcnt_reg(9),
      I3 => rd_bcnt_reg(8),
      O => \tx_rd_state[2]_i_4_n_0\
    );
\tx_rd_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rd_bcnt_reg(5),
      I1 => rd_bcnt_reg(4),
      I2 => rd_bcnt_reg(7),
      I3 => rd_bcnt_reg(6),
      O => \tx_rd_state[2]_i_5_n_0\
    );
\tx_rd_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => tx_rd_state(0),
      Q => tx_rd_idle_st,
      S => my_mac_hit1
    );
\tx_rd_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => tx_rd_state(1),
      Q => tx_rd_bcnt_st,
      R => my_mac_hit1
    );
\tx_rd_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => tx_rd_state(2),
      Q => tx_rd_fifo_st,
      R => my_mac_hit1
    );
\tx_wr_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4447"
    )
        port map (
      I0 => tx_wr_state1,
      I1 => tx_wr_idle_st,
      I2 => tx_wr_fifo_st,
      I3 => tx_wr_bcnt_st,
      O => \tx_wr_state[0]_i_1_n_0\
    );
\tx_wr_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA30"
    )
        port map (
      I0 => tx_wr_state1,
      I1 => s_axis_tlast,
      I2 => tx_wr_fifo_st,
      I3 => tx_wr_idle_st,
      O => \tx_wr_state[1]_i_1_n_0\
    );
\tx_wr_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tx_wr_idle_st,
      I1 => tx_wr_fifo_st,
      I2 => s_axis_tlast,
      O => \tx_wr_state[2]_i_1_n_0\
    );
\tx_wr_state_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => dclk,
      CE => '1',
      D => \tx_wr_state[0]_i_1_n_0\,
      Q => tx_wr_idle_st,
      S => my_mac_hit1
    );
\tx_wr_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \tx_wr_state[1]_i_1_n_0\,
      Q => tx_wr_fifo_st,
      R => my_mac_hit1
    );
\tx_wr_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \tx_wr_state[2]_i_1_n_0\,
      Q => tx_wr_bcnt_st,
      R => my_mac_hit1
    );
\tx_wrreq_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0FFF0FBB000000"
    )
        port map (
      I0 => s_axis_tlast,
      I1 => byte_lo_reg_n_0,
      I2 => tx_wr_bcnt_st,
      I3 => tx_wr_fifo_st,
      I4 => s_axis_tvalid,
      I5 => tx_wrreq_reg_n_0,
      O => \tx_wrreq_i_1__0_n_0\
    );
tx_wrreq_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \tx_wrreq_i_1__0_n_0\,
      Q => tx_wrreq_reg_n_0,
      R => tx_data(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32 is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32 is
  signal br_sfifo_ip_4x32_n_35 : STD_LOGIC;
  signal br_sfifo_ip_4x32_n_36 : STD_LOGIC;
  signal br_sfifo_ip_4x32_n_37 : STD_LOGIC;
  signal rf_sfifo_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_br_sfifo_ip_4x32_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_br_sfifo_ip_4x32_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_br_sfifo_ip_4x32_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of br_sfifo_ip_4x32 : label is "br_sfifo_ip_4x32,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of br_sfifo_ip_4x32 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of br_sfifo_ip_4x32 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
br_sfifo_ip_4x32: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32
     port map (
      clk => lclk,
      data_count(3) => NLW_br_sfifo_ip_4x32_data_count_UNCONNECTED(3),
      data_count(2) => br_sfifo_ip_4x32_n_35,
      data_count(1) => br_sfifo_ip_4x32_n_36,
      data_count(0) => br_sfifo_ip_4x32_n_37,
      din(31 downto 0) => \out\(31 downto 0),
      dout(31 downto 0) => rf_sfifo_dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_busy => NLW_br_sfifo_ip_4x32_rd_rst_busy_UNCONNECTED,
      srst => \rst_\,
      wr_en => wr_en,
      wr_rst_busy => NLW_br_sfifo_ip_4x32_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32__xdcDup__1\ is
  port (
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32__xdcDup__1\ : entity is "br_sfifo4x32";
end \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32__xdcDup__1\;

architecture STRUCTURE of \ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32__xdcDup__1\ is
  signal bfsof_sfifo_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal br_sfifo_ip_4x32_n_35 : STD_LOGIC;
  signal br_sfifo_ip_4x32_n_36 : STD_LOGIC;
  signal br_sfifo_ip_4x32_n_37 : STD_LOGIC;
  signal NLW_br_sfifo_ip_4x32_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_br_sfifo_ip_4x32_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_br_sfifo_ip_4x32_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of br_sfifo_ip_4x32 : label is "br_sfifo_ip_4x32,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of br_sfifo_ip_4x32 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of br_sfifo_ip_4x32 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
br_sfifo_ip_4x32: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo_ip_4x32__xdcDup__1\
     port map (
      clk => lclk,
      data_count(3) => NLW_br_sfifo_ip_4x32_data_count_UNCONNECTED(3),
      data_count(2) => br_sfifo_ip_4x32_n_35,
      data_count(1) => br_sfifo_ip_4x32_n_36,
      data_count(0) => br_sfifo_ip_4x32_n_37,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => bfsof_sfifo_dout(31 downto 0),
      empty => ram_full_fb_i_reg,
      full => \gcc0.gc0.count_reg[3]\,
      rd_en => ram_empty_i_reg,
      rd_rst_busy => NLW_br_sfifo_ip_4x32_rd_rst_busy_UNCONNECTED,
      srst => \rst_\,
      wr_en => ram_full_i_reg,
      wr_rst_busy => NLW_br_sfifo_ip_4x32_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx64 is
  port (
    rxfifo_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_mac_empty : out STD_LOGIC;
    lclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pkt_we_reg : in STD_LOGIC;
    rx_mac_rd : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx64;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx64 is
  signal rxfifo_ip_4Kx64_n_64 : STD_LOGIC;
  signal rxfifo_wrusedw : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_rxfifo_ip_4Kx64_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_rxfifo_ip_4Kx64_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rxfifo_ip_4Kx64 : label is "rxfifo_ip_4Kx64,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rxfifo_ip_4Kx64 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rxfifo_ip_4Kx64 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
rxfifo_ip_4Kx64: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_rxfifo_ip_4Kx64
     port map (
      clk => lclk,
      data_count(11 downto 0) => rxfifo_wrusedw(11 downto 0),
      din(63 downto 0) => Q(63 downto 0),
      dout(63 downto 0) => rxfifo_dout(63 downto 0),
      empty => rx_mac_empty,
      full => rxfifo_ip_4Kx64_n_64,
      rd_en => rx_mac_rd,
      rd_rst_busy => NLW_rxfifo_ip_4Kx64_rd_rst_busy_UNCONNECTED,
      srst => SR(0),
      wr_en => pkt_we_reg,
      wr_rst_busy => NLW_rxfifo_ip_4Kx64_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx8 is
  port (
    lclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_en : in STD_LOGIC;
    rx_mac_rd : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx8;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx8 is
  signal pktctrl_fifo_ip_n_10 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_11 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_12 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_13 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_14 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_15 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_16 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_17 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_18 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_19 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_20 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_21 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_8 : STD_LOGIC;
  signal pktctrl_fifo_ip_n_9 : STD_LOGIC;
  signal rxfifo_ctrl_q : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pktctrl_fifo_ip_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_pktctrl_fifo_ip_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pktctrl_fifo_ip : label is "pktctrl_fifo_ip,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pktctrl_fifo_ip : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pktctrl_fifo_ip : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
pktctrl_fifo_ip: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_pktctrl_fifo_ip
     port map (
      clk => lclk,
      data_count(11) => pktctrl_fifo_ip_n_10,
      data_count(10) => pktctrl_fifo_ip_n_11,
      data_count(9) => pktctrl_fifo_ip_n_12,
      data_count(8) => pktctrl_fifo_ip_n_13,
      data_count(7) => pktctrl_fifo_ip_n_14,
      data_count(6) => pktctrl_fifo_ip_n_15,
      data_count(5) => pktctrl_fifo_ip_n_16,
      data_count(4) => pktctrl_fifo_ip_n_17,
      data_count(3) => pktctrl_fifo_ip_n_18,
      data_count(2) => pktctrl_fifo_ip_n_19,
      data_count(1) => pktctrl_fifo_ip_n_20,
      data_count(0) => pktctrl_fifo_ip_n_21,
      din(7 downto 2) => B"000000",
      din(1 downto 0) => din(1 downto 0),
      dout(7 downto 0) => rxfifo_ctrl_q(7 downto 0),
      empty => pktctrl_fifo_ip_n_9,
      full => pktctrl_fifo_ip_n_8,
      rd_en => rx_mac_rd,
      rd_rst_busy => NLW_pktctrl_fifo_ip_rd_rst_busy_UNCONNECTED,
      srst => SR(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_pktctrl_fifo_ip_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo512x64_2clk is
  port (
    ipcs_fifo_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cs_fifo_empty : out STD_LOGIC;
    lclk : in STD_LOGIC;
    srst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    cs_fifo_rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo512x64_2clk;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo512x64_2clk is
  signal ipcs_fifo_ip_n_16 : STD_LOGIC;
  signal ipcs_fifo_ip_n_17 : STD_LOGIC;
  signal ipcs_fifo_ip_n_18 : STD_LOGIC;
  signal ipcs_fifo_ip_n_19 : STD_LOGIC;
  signal ipcs_fifo_ip_n_20 : STD_LOGIC;
  signal ipcs_fifo_ip_n_21 : STD_LOGIC;
  signal ipcs_fifo_ip_n_22 : STD_LOGIC;
  signal ipcs_fifo_ip_n_23 : STD_LOGIC;
  signal ipcs_fifo_ip_n_24 : STD_LOGIC;
  signal ipcs_fifo_ip_n_25 : STD_LOGIC;
  signal ipcs_fifo_ip_n_26 : STD_LOGIC;
  signal ipcs_fifo_ip_n_27 : STD_LOGIC;
  signal ipcs_fifo_ip_n_28 : STD_LOGIC;
  signal ipcs_fifo_ip_n_29 : STD_LOGIC;
  signal ipcs_fifo_ip_n_30 : STD_LOGIC;
  signal ipcs_fifo_ip_n_31 : STD_LOGIC;
  signal ipcs_fifo_ip_n_32 : STD_LOGIC;
  signal ipcs_fifo_ip_n_33 : STD_LOGIC;
  signal ipcs_fifo_ip_n_34 : STD_LOGIC;
  signal ipcs_fifo_ip_n_35 : STD_LOGIC;
  signal ipcs_fifo_ip_n_36 : STD_LOGIC;
  signal ipcs_fifo_ip_n_37 : STD_LOGIC;
  signal ipcs_fifo_ip_n_38 : STD_LOGIC;
  signal ipcs_fifo_ip_n_39 : STD_LOGIC;
  signal ipcs_fifo_ip_n_40 : STD_LOGIC;
  signal ipcs_fifo_ip_n_41 : STD_LOGIC;
  signal ipcs_fifo_ip_n_42 : STD_LOGIC;
  signal ipcs_fifo_ip_n_43 : STD_LOGIC;
  signal ipcs_fifo_ip_n_44 : STD_LOGIC;
  signal ipcs_fifo_ip_n_45 : STD_LOGIC;
  signal ipcs_fifo_ip_n_46 : STD_LOGIC;
  signal ipcs_fifo_ip_n_47 : STD_LOGIC;
  signal ipcs_fifo_ip_n_48 : STD_LOGIC;
  signal ipcs_fifo_ip_n_49 : STD_LOGIC;
  signal ipcs_fifo_ip_n_50 : STD_LOGIC;
  signal ipcs_fifo_ip_n_51 : STD_LOGIC;
  signal ipcs_fifo_ip_n_52 : STD_LOGIC;
  signal ipcs_fifo_ip_n_53 : STD_LOGIC;
  signal ipcs_fifo_ip_n_54 : STD_LOGIC;
  signal ipcs_fifo_ip_n_55 : STD_LOGIC;
  signal ipcs_fifo_ip_n_56 : STD_LOGIC;
  signal ipcs_fifo_ip_n_57 : STD_LOGIC;
  signal ipcs_fifo_ip_n_58 : STD_LOGIC;
  signal ipcs_fifo_ip_n_59 : STD_LOGIC;
  signal ipcs_fifo_ip_n_60 : STD_LOGIC;
  signal ipcs_fifo_ip_n_61 : STD_LOGIC;
  signal ipcs_fifo_ip_n_62 : STD_LOGIC;
  signal ipcs_fifo_ip_n_63 : STD_LOGIC;
  signal ipcs_fifo_ip_n_64 : STD_LOGIC;
  signal ipcs_fifo_wrusedw : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ipcs_fifo_ip_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_ipcs_fifo_ip_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ipcs_fifo_ip : label is "ipcs_fifo_ip,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ipcs_fifo_ip : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ipcs_fifo_ip : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
ipcs_fifo_ip: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_ipcs_fifo_ip
     port map (
      clk => lclk,
      data_count(8 downto 0) => ipcs_fifo_wrusedw(8 downto 0),
      din(63 downto 62) => B"00",
      din(61 downto 48) => Q(13 downto 0),
      din(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      dout(63 downto 48) => ipcs_fifo_dout(15 downto 0),
      dout(47) => ipcs_fifo_ip_n_16,
      dout(46) => ipcs_fifo_ip_n_17,
      dout(45) => ipcs_fifo_ip_n_18,
      dout(44) => ipcs_fifo_ip_n_19,
      dout(43) => ipcs_fifo_ip_n_20,
      dout(42) => ipcs_fifo_ip_n_21,
      dout(41) => ipcs_fifo_ip_n_22,
      dout(40) => ipcs_fifo_ip_n_23,
      dout(39) => ipcs_fifo_ip_n_24,
      dout(38) => ipcs_fifo_ip_n_25,
      dout(37) => ipcs_fifo_ip_n_26,
      dout(36) => ipcs_fifo_ip_n_27,
      dout(35) => ipcs_fifo_ip_n_28,
      dout(34) => ipcs_fifo_ip_n_29,
      dout(33) => ipcs_fifo_ip_n_30,
      dout(32) => ipcs_fifo_ip_n_31,
      dout(31) => ipcs_fifo_ip_n_32,
      dout(30) => ipcs_fifo_ip_n_33,
      dout(29) => ipcs_fifo_ip_n_34,
      dout(28) => ipcs_fifo_ip_n_35,
      dout(27) => ipcs_fifo_ip_n_36,
      dout(26) => ipcs_fifo_ip_n_37,
      dout(25) => ipcs_fifo_ip_n_38,
      dout(24) => ipcs_fifo_ip_n_39,
      dout(23) => ipcs_fifo_ip_n_40,
      dout(22) => ipcs_fifo_ip_n_41,
      dout(21) => ipcs_fifo_ip_n_42,
      dout(20) => ipcs_fifo_ip_n_43,
      dout(19) => ipcs_fifo_ip_n_44,
      dout(18) => ipcs_fifo_ip_n_45,
      dout(17) => ipcs_fifo_ip_n_46,
      dout(16) => ipcs_fifo_ip_n_47,
      dout(15) => ipcs_fifo_ip_n_48,
      dout(14) => ipcs_fifo_ip_n_49,
      dout(13) => ipcs_fifo_ip_n_50,
      dout(12) => ipcs_fifo_ip_n_51,
      dout(11) => ipcs_fifo_ip_n_52,
      dout(10) => ipcs_fifo_ip_n_53,
      dout(9) => ipcs_fifo_ip_n_54,
      dout(8) => ipcs_fifo_ip_n_55,
      dout(7) => ipcs_fifo_ip_n_56,
      dout(6) => ipcs_fifo_ip_n_57,
      dout(5) => ipcs_fifo_ip_n_58,
      dout(4) => ipcs_fifo_ip_n_59,
      dout(3) => ipcs_fifo_ip_n_60,
      dout(2) => ipcs_fifo_ip_n_61,
      dout(1) => ipcs_fifo_ip_n_62,
      dout(0) => ipcs_fifo_ip_n_63,
      empty => cs_fifo_empty,
      full => ipcs_fifo_ip_n_64,
      rd_en => cs_fifo_rd_en,
      rd_rst_busy => NLW_ipcs_fifo_ip_rd_rst_busy_UNCONNECTED,
      srst => srst,
      wr_en => wr_en,
      wr_rst_busy => NLW_ipcs_fifo_ip_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo256x16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gf_state_reg[0]\ : out STD_LOGIC;
    \qwd_cnt_reg[1]\ : out STD_LOGIC;
    \qwd_cnt_reg[10]\ : out STD_LOGIC;
    \qwd_cnt_reg[8]\ : out STD_LOGIC;
    \qwd_cnt_reg[12]\ : out STD_LOGIC;
    \qwd_cnt_reg[11]\ : out STD_LOGIC;
    \qwd_cnt_reg[9]\ : out STD_LOGIC;
    \qwd_cnt_reg[3]\ : out STD_LOGIC;
    \qwd_cnt_reg[7]\ : out STD_LOGIC;
    \qwd_cnt_reg[6]\ : out STD_LOGIC;
    \qwd_cnt_reg[5]\ : out STD_LOGIC;
    \qwd_cnt_reg[4]\ : out STD_LOGIC;
    \qwd_cnt_reg[2]\ : out STD_LOGIC;
    \qwd_cnt_reg[0]\ : out STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    x_byte_cnt : in STD_LOGIC_VECTOR ( 15 downto 0 );
    x_bcnt_we_reg : in STD_LOGIC;
    gige_bcnt_fifo_re_reg : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo256x16;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo256x16 is
  signal bcnt_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal gigerx_bcnt_fifo_ip_256x16_n_16 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_18 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_19 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_20 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_21 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_22 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_23 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_24 : STD_LOGIC;
  signal gigerx_bcnt_fifo_ip_256x16_n_25 : STD_LOGIC;
  signal \^qwd_cnt_reg[3]\ : STD_LOGIC;
  signal \^qwd_cnt_reg[8]\ : STD_LOGIC;
  signal NLW_gigerx_bcnt_fifo_ip_256x16_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_gigerx_bcnt_fifo_ip_256x16_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gigerx_bcnt_fifo_ip_256x16 : label is "gigerx_bcnt_fifo_ip_256x16,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gigerx_bcnt_fifo_ip_256x16 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of gigerx_bcnt_fifo_ip_256x16 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \qwd_cnt[10]_i_2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \qwd_cnt[11]_i_2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \qwd_cnt[13]_i_2\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \qwd_cnt[1]_i_2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \qwd_cnt[2]_i_2\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \qwd_cnt[4]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \qwd_cnt[5]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \qwd_cnt[6]_i_2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \qwd_cnt[7]_i_2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \qwd_cnt[9]_i_2\ : label is "soft_lutpair506";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  \qwd_cnt_reg[3]\ <= \^qwd_cnt_reg[3]\;
  \qwd_cnt_reg[8]\ <= \^qwd_cnt_reg[8]\;
gigerx_bcnt_fifo_ip_256x16: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo_ip_256x16
     port map (
      clk => lclk,
      data_count(7) => gigerx_bcnt_fifo_ip_256x16_n_18,
      data_count(6) => gigerx_bcnt_fifo_ip_256x16_n_19,
      data_count(5) => gigerx_bcnt_fifo_ip_256x16_n_20,
      data_count(4) => gigerx_bcnt_fifo_ip_256x16_n_21,
      data_count(3) => gigerx_bcnt_fifo_ip_256x16_n_22,
      data_count(2) => gigerx_bcnt_fifo_ip_256x16_n_23,
      data_count(1) => gigerx_bcnt_fifo_ip_256x16_n_24,
      data_count(0) => gigerx_bcnt_fifo_ip_256x16_n_25,
      din(15 downto 0) => x_byte_cnt(15 downto 0),
      dout(15 downto 14) => \^dout\(11 downto 10),
      dout(13) => bcnt_in(13),
      dout(12 downto 3) => \^dout\(9 downto 0),
      dout(2 downto 0) => bcnt_in(2 downto 0),
      empty => \gf_state_reg[0]\,
      full => gigerx_bcnt_fifo_ip_256x16_n_16,
      rd_en => gige_bcnt_fifo_re_reg,
      rd_rst_busy => NLW_gigerx_bcnt_fifo_ip_256x16_rd_rst_busy_UNCONNECTED,
      srst => \rst_\,
      wr_en => x_bcnt_we_reg,
      wr_rst_busy => NLW_gigerx_bcnt_fifo_ip_256x16_wr_rst_busy_UNCONNECTED
    );
\qwd_cnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bcnt_in(1),
      I1 => bcnt_in(2),
      I2 => bcnt_in(0),
      O => \qwd_cnt_reg[0]\
    );
\qwd_cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => bcnt_in(13),
      I1 => \^dout\(8),
      I2 => \^qwd_cnt_reg[8]\,
      I3 => \^dout\(9),
      O => \qwd_cnt_reg[10]\
    );
\qwd_cnt[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bcnt_in(13),
      I1 => \^dout\(8),
      I2 => \^qwd_cnt_reg[8]\,
      I3 => \^dout\(9),
      O => \qwd_cnt_reg[11]\
    );
\qwd_cnt[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \^dout\(9),
      I2 => \^qwd_cnt_reg[8]\,
      I3 => \^dout\(8),
      I4 => bcnt_in(13),
      O => \qwd_cnt_reg[12]\
    );
\qwd_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => bcnt_in(0),
      I1 => bcnt_in(2),
      I2 => bcnt_in(1),
      I3 => \^dout\(0),
      O => \qwd_cnt_reg[1]\
    );
\qwd_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5557FFFF"
    )
        port map (
      I0 => \^dout\(0),
      I1 => bcnt_in(1),
      I2 => bcnt_in(2),
      I3 => bcnt_in(0),
      I4 => \^dout\(1),
      O => \qwd_cnt_reg[2]\
    );
\qwd_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFFFFFFFFF"
    )
        port map (
      I0 => \^dout\(1),
      I1 => bcnt_in(0),
      I2 => bcnt_in(2),
      I3 => bcnt_in(1),
      I4 => \^dout\(0),
      I5 => \^dout\(2),
      O => \^qwd_cnt_reg[3]\
    );
\qwd_cnt[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^qwd_cnt_reg[3]\,
      I1 => \^dout\(3),
      O => \qwd_cnt_reg[4]\
    );
\qwd_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \^qwd_cnt_reg[3]\,
      I2 => \^dout\(4),
      O => \qwd_cnt_reg[5]\
    );
\qwd_cnt[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \^qwd_cnt_reg[3]\,
      I2 => \^dout\(3),
      I3 => \^dout\(5),
      O => \qwd_cnt_reg[6]\
    );
\qwd_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \^dout\(3),
      I2 => \^qwd_cnt_reg[3]\,
      I3 => \^dout\(4),
      I4 => \^dout\(6),
      O => \qwd_cnt_reg[7]\
    );
\qwd_cnt[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \^dout\(6),
      I2 => \^dout\(4),
      I3 => \^qwd_cnt_reg[3]\,
      I4 => \^dout\(3),
      I5 => \^dout\(5),
      O => \^qwd_cnt_reg[8]\
    );
\qwd_cnt[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \^qwd_cnt_reg[8]\,
      O => \qwd_cnt_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x64_2clk is
  port (
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    \data_out_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x64_2clk;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x64_2clk is
  signal gigerx_fifo_ip_256x64_n_64 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_65 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_66 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_67 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_68 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_69 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_70 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_71 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_72 : STD_LOGIC;
  signal gigerx_fifo_ip_256x64_n_73 : STD_LOGIC;
  signal NLW_gigerx_fifo_ip_256x64_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_gigerx_fifo_ip_256x64_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gigerx_fifo_ip_256x64 : label is "gigerx_fifo_ip_256x64,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gigerx_fifo_ip_256x64 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of gigerx_fifo_ip_256x64 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
gigerx_fifo_ip_256x64: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x64
     port map (
      clk => lclk,
      data_count(7) => gigerx_fifo_ip_256x64_n_66,
      data_count(6) => gigerx_fifo_ip_256x64_n_67,
      data_count(5) => gigerx_fifo_ip_256x64_n_68,
      data_count(4) => gigerx_fifo_ip_256x64_n_69,
      data_count(3) => gigerx_fifo_ip_256x64_n_70,
      data_count(2) => gigerx_fifo_ip_256x64_n_71,
      data_count(1) => gigerx_fifo_ip_256x64_n_72,
      data_count(0) => gigerx_fifo_ip_256x64_n_73,
      din(63 downto 0) => \data_out_reg[63]\(63 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => gigerx_fifo_ip_256x64_n_65,
      full => gigerx_fifo_ip_256x64_n_64,
      rd_en => rd_en,
      rd_rst_busy => NLW_gigerx_fifo_ip_256x64_rd_rst_busy_UNCONNECTED,
      srst => \rst_\,
      wr_en => wr_en,
      wr_rst_busy => NLW_gigerx_fifo_ip_256x64_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x8 is
  port (
    dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    \ctrl_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x8;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x8 is
  signal gigerx_fifo_ip_256x8_n_10 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_11 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_12 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_13 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_14 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_15 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_16 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_17 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_8 : STD_LOGIC;
  signal gigerx_fifo_ip_256x8_n_9 : STD_LOGIC;
  signal NLW_gigerx_fifo_ip_256x8_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_gigerx_fifo_ip_256x8_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of gigerx_fifo_ip_256x8 : label is "gigerx_fifo_ip_256x8,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of gigerx_fifo_ip_256x8 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of gigerx_fifo_ip_256x8 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
begin
gigerx_fifo_ip_256x8: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo_ip_256x8
     port map (
      clk => lclk,
      data_count(7) => gigerx_fifo_ip_256x8_n_10,
      data_count(6) => gigerx_fifo_ip_256x8_n_11,
      data_count(5) => gigerx_fifo_ip_256x8_n_12,
      data_count(4) => gigerx_fifo_ip_256x8_n_13,
      data_count(3) => gigerx_fifo_ip_256x8_n_14,
      data_count(2) => gigerx_fifo_ip_256x8_n_15,
      data_count(1) => gigerx_fifo_ip_256x8_n_16,
      data_count(0) => gigerx_fifo_ip_256x8_n_17,
      din(7 downto 0) => \ctrl_out_reg[7]\(7 downto 0),
      dout(7 downto 0) => dout(7 downto 0),
      empty => gigerx_fifo_ip_256x8_n_9,
      full => gigerx_fifo_ip_256x8_n_8,
      rd_en => rd_en,
      rd_rst_busy => NLW_gigerx_fifo_ip_256x8_rd_rst_busy_UNCONNECTED,
      srst => \rst_\,
      wr_en => wr_en,
      wr_rst_busy => NLW_gigerx_fifo_ip_256x8_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_1024x64 is
  port (
    dout : out STD_LOGIC_VECTOR ( 38 downto 0 );
    empty : out STD_LOGIC;
    tx_rd_state26_out : out STD_LOGIC;
    \bytes_remain_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_remain_reg[15]_0\ : out STD_LOGIC;
    \bytes_remain_reg[9]\ : out STD_LOGIC;
    \bytes_remain_reg[13]\ : out STD_LOGIC;
    \bytes_remain_reg[12]\ : out STD_LOGIC;
    \bytes_remain_reg[11]\ : out STD_LOGIC;
    \bytes_remain_reg[10]\ : out STD_LOGIC;
    \bytes_remain_reg[8]\ : out STD_LOGIC;
    \bytes_remain_reg[7]\ : out STD_LOGIC;
    \bytes_remain_reg[6]\ : out STD_LOGIC;
    \bytes_remain_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    lclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    txfifo_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_mac_wr : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    \bytes_remain_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bytes_remain_reg[14]\ : in STD_LOGIC;
    wsel_reg : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_1024x64;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_1024x64 is
  signal \^bytes_remain_reg[15]_0\ : STD_LOGIC;
  signal \^bytes_remain_reg[9]\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal tx_mac_usedw : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tx_rd_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_rd_state[1]_i_4_n_0\ : STD_LOGIC;
  signal txfifo_dout : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal txfifo_ip_1024x64_n_64 : STD_LOGIC;
  signal NLW_txfifo_ip_1024x64_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_txfifo_ip_1024x64_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bytes_remain[10]_i_3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \bytes_remain[11]_i_3\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \bytes_remain[12]_i_3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \bytes_remain[13]_i_3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \bytes_remain[5]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \bytes_remain[6]_i_3\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \bytes_remain[7]_i_3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \bytes_remain[8]_i_3\ : label is "soft_lutpair377";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of txfifo_ip_1024x64 : label is "txfifo_ip_1024x64,fifo_generator_v13_2_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of txfifo_ip_1024x64 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of txfifo_ip_1024x64 : label is "fifo_generator_v13_2_2,Vivado 2018.2";
  attribute SOFT_HLUTNM of \wdata[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \wdata[10]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \wdata[12]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \wdata[14]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \wdata[16]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \wdata[18]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \wdata[20]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \wdata[22]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \wdata[24]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \wdata[26]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \wdata[28]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \wdata[2]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \wdata[30]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \wdata[32]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \wdata[34]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \wdata[36]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \wdata[38]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \wdata[40]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \wdata[42]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \wdata[44]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \wdata[46]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \wdata[48]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \wdata[4]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \wdata[50]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \wdata[52]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \wdata[54]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \wdata[56]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \wdata[60]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \wdata[62]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \wdata[63]_i_3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \wdata[6]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \wdata[8]_i_1\ : label is "soft_lutpair382";
begin
  \bytes_remain_reg[15]_0\ <= \^bytes_remain_reg[15]_0\;
  \bytes_remain_reg[9]\ <= \^bytes_remain_reg[9]\;
  dout(38 downto 0) <= \^dout\(38 downto 0);
\bytes_remain[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bytes_remain_reg[9]\,
      I1 => \^dout\(9),
      O => \bytes_remain_reg[10]\
    );
\bytes_remain[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dout\(9),
      I1 => \^bytes_remain_reg[9]\,
      I2 => \^dout\(10),
      O => \bytes_remain_reg[11]\
    );
\bytes_remain[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \^bytes_remain_reg[9]\,
      I2 => \^dout\(9),
      I3 => \^dout\(11),
      O => \bytes_remain_reg[12]\
    );
\bytes_remain[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dout\(11),
      I1 => \^dout\(9),
      I2 => \^bytes_remain_reg[9]\,
      I3 => \^dout\(10),
      I4 => \^dout\(12),
      O => \bytes_remain_reg[13]\
    );
\bytes_remain[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9FF00A9A900FF"
    )
        port map (
      I0 => \^dout\(15),
      I1 => \^dout\(14),
      I2 => \^bytes_remain_reg[15]_0\,
      I3 => \bytes_remain_reg[15]_1\(0),
      I4 => Q(0),
      I5 => \bytes_remain_reg[14]\,
      O => \bytes_remain_reg[15]\(0)
    );
\bytes_remain[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \^dout\(10),
      I2 => \^bytes_remain_reg[9]\,
      I3 => \^dout\(9),
      I4 => \^dout\(11),
      I5 => \^dout\(13),
      O => \^bytes_remain_reg[15]_0\
    );
\bytes_remain[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \^dout\(4),
      O => \bytes_remain_reg[5]\
    );
\bytes_remain[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \^dout\(3),
      I2 => \^dout\(5),
      O => \bytes_remain_reg[6]\
    );
\bytes_remain[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \^dout\(3),
      I2 => \^dout\(4),
      I3 => \^dout\(6),
      O => \bytes_remain_reg[7]\
    );
\bytes_remain[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \^dout\(4),
      I2 => \^dout\(3),
      I3 => \^dout\(5),
      I4 => \^dout\(7),
      O => \bytes_remain_reg[8]\
    );
\bytes_remain[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \^dout\(5),
      I2 => \^dout\(3),
      I3 => \^dout\(4),
      I4 => \^dout\(6),
      I5 => \^dout\(8),
      O => \^bytes_remain_reg[9]\
    );
\tx_rd_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000111111111111"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => ram_empty_i_reg,
      I2 => \tx_rd_state[1]_i_3_n_0\,
      I3 => \tx_rd_state[1]_i_4_n_0\,
      I4 => tx_mac_usedw(8),
      I5 => tx_mac_usedw(9),
      O => tx_rd_state26_out
    );
\tx_rd_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_mac_usedw(7),
      I1 => tx_mac_usedw(6),
      I2 => tx_mac_usedw(5),
      I3 => tx_mac_usedw(4),
      O => \tx_rd_state[1]_i_3_n_0\
    );
\tx_rd_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_mac_usedw(1),
      I1 => tx_mac_usedw(0),
      I2 => tx_mac_usedw(3),
      I3 => tx_mac_usedw(2),
      O => \tx_rd_state[1]_i_4_n_0\
    );
txfifo_ip_1024x64: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_ip_1024x64
     port map (
      clk => lclk,
      data_count(9 downto 0) => tx_mac_usedw(9 downto 0),
      din(63 downto 0) => txfifo_din(63 downto 0),
      dout(63 downto 62) => txfifo_dout(63 downto 62),
      dout(61) => \^dout\(38),
      dout(60) => txfifo_dout(60),
      dout(59) => \^dout\(37),
      dout(58) => txfifo_dout(58),
      dout(57) => \^dout\(36),
      dout(56) => txfifo_dout(56),
      dout(55) => \^dout\(35),
      dout(54) => txfifo_dout(54),
      dout(53) => \^dout\(34),
      dout(52) => txfifo_dout(52),
      dout(51) => \^dout\(33),
      dout(50) => txfifo_dout(50),
      dout(49) => \^dout\(32),
      dout(48) => txfifo_dout(48),
      dout(47) => \^dout\(31),
      dout(46) => txfifo_dout(46),
      dout(45) => \^dout\(30),
      dout(44) => txfifo_dout(44),
      dout(43) => \^dout\(29),
      dout(42) => txfifo_dout(42),
      dout(41) => \^dout\(28),
      dout(40) => txfifo_dout(40),
      dout(39) => \^dout\(27),
      dout(38) => txfifo_dout(38),
      dout(37) => \^dout\(26),
      dout(36) => txfifo_dout(36),
      dout(35) => \^dout\(25),
      dout(34) => txfifo_dout(34),
      dout(33) => \^dout\(24),
      dout(32) => txfifo_dout(32),
      dout(31) => \^dout\(23),
      dout(30) => txfifo_dout(30),
      dout(29) => \^dout\(22),
      dout(28) => txfifo_dout(28),
      dout(27) => \^dout\(21),
      dout(26) => txfifo_dout(26),
      dout(25) => \^dout\(20),
      dout(24) => txfifo_dout(24),
      dout(23) => \^dout\(19),
      dout(22) => txfifo_dout(22),
      dout(21) => \^dout\(18),
      dout(20) => txfifo_dout(20),
      dout(19) => \^dout\(17),
      dout(18) => txfifo_dout(18),
      dout(17) => \^dout\(16),
      dout(16) => txfifo_dout(16),
      dout(15 downto 0) => \^dout\(15 downto 0),
      empty => empty,
      full => txfifo_ip_1024x64_n_64,
      rd_en => rd_en,
      rd_rst_busy => NLW_txfifo_ip_1024x64_rd_rst_busy_UNCONNECTED,
      srst => SR(0),
      wr_en => tx_mac_wr,
      wr_rst_busy => NLW_txfifo_ip_1024x64_wr_rst_busy_UNCONNECTED
    );
\wdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(0),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(0)
    );
\wdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(10),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(5)
    );
\wdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(12),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(6)
    );
\wdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(14),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(7)
    );
\wdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(16),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(8)
    );
\wdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(18),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(9)
    );
\wdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(20),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(10)
    );
\wdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(22),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(11)
    );
\wdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(24),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(12)
    );
\wdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(26),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(13)
    );
\wdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(28),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(14)
    );
\wdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(2),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(1)
    );
\wdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(30),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(15)
    );
\wdata[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(32),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(16)
    );
\wdata[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(34),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(17)
    );
\wdata[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(36),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(18)
    );
\wdata[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(38),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(19)
    );
\wdata[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(40),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(20)
    );
\wdata[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(42),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(21)
    );
\wdata[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(44),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(22)
    );
\wdata[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(46),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(23)
    );
\wdata[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(48),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(24)
    );
\wdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(4),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(2)
    );
\wdata[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(50),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(25)
    );
\wdata[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(52),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(26)
    );
\wdata[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(54),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(27)
    );
\wdata[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(56),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(28)
    );
\wdata[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(58),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(29)
    );
\wdata[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(60),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(30)
    );
\wdata[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(62),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(31)
    );
\wdata[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => txfifo_dout(63),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(32)
    );
\wdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(6),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(3)
    );
\wdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \^dout\(8),
      I1 => wsel_reg,
      I2 => fmac_speed(1),
      I3 => fmac_speed(0),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_gige_rx is
  port (
    \gf_state_reg[0]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC;
    gmii_rx_dv_dly : out STD_LOGIC;
    first_data_dly : out STD_LOGIC;
    frame_dly1_reg : out STD_LOGIC;
    link_ok : out STD_LOGIC;
    pdet_in_dly_reg : out STD_LOGIC;
    link_break : out STD_LOGIC;
    \consec_idle_reg[0]\ : out STD_LOGIC;
    \count_reg[8]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_in_dly_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    shift0 : out STD_LOGIC;
    \ctrl_in_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    eof10 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ctrl_out_reg[5]\ : out STD_LOGIC;
    \ctrl_out_reg[6]\ : out STD_LOGIC;
    \ctrl_out_reg[7]\ : out STD_LOGIC;
    eof00 : out STD_LOGIC;
    sof00 : out STD_LOGIC;
    \dff0_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_reg : out STD_LOGIC;
    sof70 : out STD_LOGIC;
    sof60 : out STD_LOGIC;
    sof50 : out STD_LOGIC;
    sof10 : out STD_LOGIC;
    sof30 : out STD_LOGIC;
    sof20 : out STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst__0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    first_data0 : in STD_LOGIC;
    first_data_dly_reg : in STD_LOGIC;
    \data_in_dly1_reg[2]\ : in STD_LOGIC;
    link_ok_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_\ : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    shift_reg : in STD_LOGIC;
    xaui_mode_reg : in STD_LOGIC;
    \ctrl_in_dly_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    xaui_mode : in STD_LOGIC;
    mode_100M : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_gige_rx;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_gige_rx is
  signal \^device_8series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC;
  signal bcnt_in : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal ctrl_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ctrl_out_s2p : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_out_s2p : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^gf_state_reg[0]\ : STD_LOGIC;
  signal gige_data_fifo_re : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_13 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_14 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_15 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_16 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_17 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_18 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_19 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_20 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_21 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_22 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_23 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_24 : STD_LOGIC;
  signal gigerx_bcnt_fifo256x16_n_25 : STD_LOGIC;
  signal x_bcnt_we : STD_LOGIC;
  signal x_byte_cnt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_we : STD_LOGIC;
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ <= \^device_8series.no_bmm_info.sdp.wide_prim18.ram\;
  \gf_state_reg[0]\ <= \^gf_state_reg[0]\;
g2x_ctrl: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_g2x_ctrl
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(11 downto 10) => bcnt_in(15 downto 14),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(9 downto 0) => bcnt_in(12 downto 3),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ => gigerx_bcnt_fifo256x16_n_16,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_10\ => gigerx_bcnt_fifo256x16_n_15,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_11\ => gigerx_bcnt_fifo256x16_n_18,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_12\ => gigerx_bcnt_fifo256x16_n_14,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_13\ => gigerx_bcnt_fifo256x16_n_17,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_14\(7 downto 0) => ctrl_in(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\ => gigerx_bcnt_fifo256x16_n_25,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_3\ => gigerx_bcnt_fifo256x16_n_13,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_4\ => gigerx_bcnt_fifo256x16_n_24,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_5\ => gigerx_bcnt_fifo256x16_n_19,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_6\ => gigerx_bcnt_fifo256x16_n_23,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_7\ => gigerx_bcnt_fifo256x16_n_22,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_8\ => gigerx_bcnt_fifo256x16_n_21,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_9\ => gigerx_bcnt_fifo256x16_n_20,
      Q(3 downto 0) => Q(3 downto 0),
      SS(1 downto 0) => SS(1 downto 0),
      \ctrl_in_dly_reg[7]\(7 downto 0) => \ctrl_in_dly_reg[7]\(7 downto 0),
      \ctrl_in_dly_reg[7]_0\(2 downto 0) => \ctrl_in_dly_reg[7]_0\(2 downto 0),
      \ctrl_out_reg[5]_0\ => \ctrl_out_reg[5]\,
      \ctrl_out_reg[6]_0\ => \ctrl_out_reg[6]\,
      \ctrl_out_reg[7]_0\ => \ctrl_out_reg[7]\,
      \data_in_dly_reg[63]\(63 downto 0) => \data_in_dly_reg[63]\(63 downto 0),
      dout(63 downto 0) => data_in(63 downto 0),
      eof00 => eof00,
      eof10 => eof10,
      lclk => lclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => \^gf_state_reg[0]\,
      rd_en => gige_data_fifo_re,
      \rst_\ => \rst_\,
      \rst__0\ => \rst__0\,
      shift0 => shift0,
      shift_reg => shift_reg,
      sof00 => sof00,
      sof10 => sof10,
      sof20 => sof20,
      sof30 => sof30,
      sof50 => sof50,
      sof60 => sof60,
      sof70 => sof70,
      xaui_mode => xaui_mode,
      xaui_mode_reg => xaui_mode_reg
    );
gige_s2p: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gige_s2p
     port map (
      D(7 downto 0) => D(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(7 downto 0) => ctrl_out_s2p(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(63 downto 0) => data_out_s2p(63 downto 0),
      Q(1 downto 0) => \dff0_reg[2]\(1 downto 0),
      \consec_idle_reg[0]_0\ => \consec_idle_reg[0]\,
      \count_reg[7]_0\ => x_bcnt_we,
      \count_reg[8]_0\ => \count_reg[8]\,
      \data_in_dly1_reg[2]_0\ => \data_in_dly1_reg[2]\,
      first_data0 => first_data0,
      first_data_dly => first_data_dly,
      first_data_dly_reg_0 => first_data_dly_reg,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      frame_dly1_reg_0 => frame_dly1_reg,
      frame_reg_0 => frame_reg,
      gmii_rx_dv_dly => gmii_rx_dv_dly,
      lclk => lclk,
      link_break => link_break,
      link_ok => link_ok,
      link_ok_reg_0 => link_ok_reg,
      mode_100M => mode_100M,
      mode_1G => mode_1G,
      \out\ => \out\,
      pdet_in_dly_reg_0 => pdet_in_dly_reg,
      \rst_\ => \rst_\,
      \rst__0\ => \rst__0\,
      wr_en => x_we,
      x_byte_cnt(15 downto 0) => x_byte_cnt(15 downto 0)
    );
gigerx_bcnt_fifo256x16: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_bcnt_fifo256x16
     port map (
      dout(11 downto 10) => bcnt_in(15 downto 14),
      dout(9 downto 0) => bcnt_in(12 downto 3),
      \gf_state_reg[0]\ => \^gf_state_reg[0]\,
      gige_bcnt_fifo_re_reg => \^device_8series.no_bmm_info.sdp.wide_prim18.ram\,
      lclk => lclk,
      \qwd_cnt_reg[0]\ => gigerx_bcnt_fifo256x16_n_25,
      \qwd_cnt_reg[10]\ => gigerx_bcnt_fifo256x16_n_14,
      \qwd_cnt_reg[11]\ => gigerx_bcnt_fifo256x16_n_17,
      \qwd_cnt_reg[12]\ => gigerx_bcnt_fifo256x16_n_16,
      \qwd_cnt_reg[1]\ => gigerx_bcnt_fifo256x16_n_13,
      \qwd_cnt_reg[2]\ => gigerx_bcnt_fifo256x16_n_24,
      \qwd_cnt_reg[3]\ => gigerx_bcnt_fifo256x16_n_19,
      \qwd_cnt_reg[4]\ => gigerx_bcnt_fifo256x16_n_23,
      \qwd_cnt_reg[5]\ => gigerx_bcnt_fifo256x16_n_22,
      \qwd_cnt_reg[6]\ => gigerx_bcnt_fifo256x16_n_21,
      \qwd_cnt_reg[7]\ => gigerx_bcnt_fifo256x16_n_20,
      \qwd_cnt_reg[8]\ => gigerx_bcnt_fifo256x16_n_15,
      \qwd_cnt_reg[9]\ => gigerx_bcnt_fifo256x16_n_18,
      \rst_\ => \rst__0\,
      x_bcnt_we_reg => x_bcnt_we,
      x_byte_cnt(15 downto 0) => x_byte_cnt(15 downto 0)
    );
gigerx_fifo256x64_2clk: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x64_2clk
     port map (
      \data_out_reg[63]\(63 downto 0) => data_out_s2p(63 downto 0),
      dout(63 downto 0) => data_in(63 downto 0),
      lclk => lclk,
      rd_en => gige_data_fifo_re,
      \rst_\ => \rst__0\,
      wr_en => x_we
    );
gigerx_fifo256x8: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gigerx_fifo256x8
     port map (
      \ctrl_out_reg[7]\(7 downto 0) => ctrl_out_s2p(7 downto 0),
      dout(7 downto 0) => ctrl_in(7 downto 0),
      lclk => lclk,
      rd_en => gige_data_fifo_re,
      \rst_\ => \rst__0\,
      wr_en => x_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_byte_reordering is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    br_sof4_reg_0 : out STD_LOGIC;
    sof0 : out STD_LOGIC;
    bad_frame_reg_0 : out STD_LOGIC;
    \data_out_reg[31]_0\ : out STD_LOGIC;
    \data_out_reg[63]_0\ : out STD_LOGIC;
    \data_out_reg[31]_1\ : out STD_LOGIC;
    bad_frame_noeof_reg_0 : out STD_LOGIC;
    \ctrl_out_reg[4]_0\ : out STD_LOGIC;
    \ctrl_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bdata1_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    pre_sof0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pre_eof0 : out STD_LOGIC;
    type_reject_reg : out STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    shift0 : in STD_LOGIC;
    sof00 : in STD_LOGIC;
    eof10 : in STD_LOGIC;
    eof00 : in STD_LOGIC;
    sof30 : in STD_LOGIC;
    sof60 : in STD_LOGIC;
    sof50 : in STD_LOGIC;
    sof70 : in STD_LOGIC;
    sof20 : in STD_LOGIC;
    sof10 : in STD_LOGIC;
    eof0_reg_0 : in STD_LOGIC;
    sof4_reg_0 : in STD_LOGIC;
    sof0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xaui_mode : in STD_LOGIC;
    \data_out_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sof : in STD_LOGIC;
    type_reject : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 1 downto 0 );
    xaui_mode_reg : in STD_LOGIC;
    \ctrl_out_reg[2]_0\ : in STD_LOGIC;
    \ctrl_out_reg[1]_0\ : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_byte_reordering;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_byte_reordering is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal bad_frame : STD_LOGIC;
  signal bad_frame0 : STD_LOGIC;
  signal bad_frame_noeof : STD_LOGIC;
  signal bad_frame_noeof0 : STD_LOGIC;
  signal \^bad_frame_noeof_reg_0\ : STD_LOGIC;
  signal \^bad_frame_reg_0\ : STD_LOGIC;
  signal bad_framesof_cnt1560 : STD_LOGIC;
  signal \bad_framesof_cnt156[0]_i_3_n_0\ : STD_LOGIC;
  signal bad_framesof_cnt156_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \bad_framesof_cnt156_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \bad_framesof_cnt156_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^bdata1_reg[63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal br_sof4 : STD_LOGIC;
  signal \^br_sof4_reg_0\ : STD_LOGIC;
  signal \ctrl_in_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \ctrl_in_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \ctrl_in_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \ctrl_in_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \^ctrl_out_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ctrl_out_reg[4]_0\ : STD_LOGIC;
  signal data_in_dly : STD_LOGIC_VECTOR ( 63 downto 40 );
  signal \data_in_dly__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \^data_out_reg[31]_0\ : STD_LOGIC;
  signal \^data_out_reg[31]_1\ : STD_LOGIC;
  signal \^data_out_reg[63]_0\ : STD_LOGIC;
  signal frame_done : STD_LOGIC;
  signal frame_done0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_1_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pre_eof_i_10_n_0 : STD_LOGIC;
  signal pre_eof_i_11_n_0 : STD_LOGIC;
  signal pre_eof_i_12_n_0 : STD_LOGIC;
  signal pre_eof_i_13_n_0 : STD_LOGIC;
  signal pre_eof_i_14_n_0 : STD_LOGIC;
  signal pre_eof_i_15_n_0 : STD_LOGIC;
  signal pre_eof_i_16_n_0 : STD_LOGIC;
  signal pre_eof_i_2_n_0 : STD_LOGIC;
  signal pre_eof_i_3_n_0 : STD_LOGIC;
  signal pre_eof_i_4_n_0 : STD_LOGIC;
  signal pre_eof_i_5_n_0 : STD_LOGIC;
  signal pre_eof_i_6_n_0 : STD_LOGIC;
  signal pre_eof_i_7_n_0 : STD_LOGIC;
  signal pre_eof_i_8_n_0 : STD_LOGIC;
  signal pre_eof_i_9_n_0 : STD_LOGIC;
  signal pre_sof_i_2_n_0 : STD_LOGIC;
  signal \raw_frame_cnt156[0]_i_2_n_0\ : STD_LOGIC;
  signal raw_frame_cnt156_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \raw_frame_cnt156_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \raw_frame_cnt156_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^sof0\ : STD_LOGIC;
  signal sof1 : STD_LOGIC;
  signal sof2 : STD_LOGIC;
  signal sof3 : STD_LOGIC;
  signal sof5 : STD_LOGIC;
  signal sof6 : STD_LOGIC;
  signal sof7 : STD_LOGIC;
  signal type_reject_i_10_n_0 : STD_LOGIC;
  signal type_reject_i_11_n_0 : STD_LOGIC;
  signal type_reject_i_12_n_0 : STD_LOGIC;
  signal type_reject_i_13_n_0 : STD_LOGIC;
  signal type_reject_i_2_n_0 : STD_LOGIC;
  signal type_reject_i_3_n_0 : STD_LOGIC;
  signal type_reject_i_4_n_0 : STD_LOGIC;
  signal type_reject_i_5_n_0 : STD_LOGIC;
  signal type_reject_i_6_n_0 : STD_LOGIC;
  signal type_reject_i_7_n_0 : STD_LOGIC;
  signal type_reject_i_8_n_0 : STD_LOGIC;
  signal type_reject_i_9_n_0 : STD_LOGIC;
  signal unknown_sof_sticky : STD_LOGIC;
  signal unknown_sof_sticky0 : STD_LOGIC;
  signal unknown_sof_sticky_i_1_n_0 : STD_LOGIC;
  signal \NLW_bad_framesof_cnt156_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bad_framesof_cnt156_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_bad_framesof_cnt156_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_bad_framesof_cnt156_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_bad_framesof_cnt156_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_raw_frame_cnt156_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_raw_frame_cnt156_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_raw_frame_cnt156_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_raw_frame_cnt156_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bad_frame_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of bad_frame_noeof_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ctrl_out[3]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ctrl_out[3]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of frame_done_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of pre_eof_i_11 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of pre_sof_i_1 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of type_reject_i_13 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of type_reject_i_5 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of unknown_sof_sticky_i_1 : label is "soft_lutpair171";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  bad_frame_noeof_reg_0 <= \^bad_frame_noeof_reg_0\;
  bad_frame_reg_0 <= \^bad_frame_reg_0\;
  \bdata1_reg[63]\(63 downto 0) <= \^bdata1_reg[63]\(63 downto 0);
  br_sof4_reg_0 <= \^br_sof4_reg_0\;
  \ctrl_out_reg[3]_0\(2 downto 0) <= \^ctrl_out_reg[3]_0\(2 downto 0);
  \ctrl_out_reg[4]_0\ <= \^ctrl_out_reg[4]_0\;
  \data_out_reg[31]_0\ <= \^data_out_reg[31]_0\;
  \data_out_reg[31]_1\ <= \^data_out_reg[31]_1\;
  \data_out_reg[63]_0\ <= \^data_out_reg[63]_0\;
  sof0 <= \^sof0\;
bad_frame_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^bad_frame_noeof_reg_0\,
      I1 => \^data_out_reg[31]_0\,
      I2 => \^bad_frame_reg_0\,
      O => bad_frame0
    );
bad_frame_noeof_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^bad_frame_noeof_reg_0\,
      I1 => unknown_sof_sticky0,
      I2 => \^br_sof4_reg_0\,
      I3 => \^sof0\,
      O => bad_frame_noeof0
    );
bad_frame_noeof_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sof2,
      I1 => sof7,
      I2 => sof3,
      I3 => sof1,
      I4 => sof6,
      I5 => sof5,
      O => unknown_sof_sticky0
    );
bad_frame_noeof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bad_frame_noeof0,
      Q => bad_frame_noeof,
      R => \rst_\
    );
bad_frame_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => bad_frame0,
      Q => bad_frame,
      R => \rst_\
    );
\bad_framesof_cnt156[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bad_frame_noeof,
      I1 => bad_frame,
      O => bad_framesof_cnt1560
    );
\bad_framesof_cnt156[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bad_framesof_cnt156_reg(0),
      O => \bad_framesof_cnt156[0]_i_3_n_0\
    );
\bad_framesof_cnt156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_15\,
      Q => bad_framesof_cnt156_reg(0),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bad_framesof_cnt156_reg[0]_i_2_n_0\,
      CO(6) => \bad_framesof_cnt156_reg[0]_i_2_n_1\,
      CO(5) => \bad_framesof_cnt156_reg[0]_i_2_n_2\,
      CO(4) => \bad_framesof_cnt156_reg[0]_i_2_n_3\,
      CO(3) => \NLW_bad_framesof_cnt156_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \bad_framesof_cnt156_reg[0]_i_2_n_5\,
      CO(1) => \bad_framesof_cnt156_reg[0]_i_2_n_6\,
      CO(0) => \bad_framesof_cnt156_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \bad_framesof_cnt156_reg[0]_i_2_n_8\,
      O(6) => \bad_framesof_cnt156_reg[0]_i_2_n_9\,
      O(5) => \bad_framesof_cnt156_reg[0]_i_2_n_10\,
      O(4) => \bad_framesof_cnt156_reg[0]_i_2_n_11\,
      O(3) => \bad_framesof_cnt156_reg[0]_i_2_n_12\,
      O(2) => \bad_framesof_cnt156_reg[0]_i_2_n_13\,
      O(1) => \bad_framesof_cnt156_reg[0]_i_2_n_14\,
      O(0) => \bad_framesof_cnt156_reg[0]_i_2_n_15\,
      S(7 downto 1) => bad_framesof_cnt156_reg(7 downto 1),
      S(0) => \bad_framesof_cnt156[0]_i_3_n_0\
    );
\bad_framesof_cnt156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_13\,
      Q => bad_framesof_cnt156_reg(10),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_12\,
      Q => bad_framesof_cnt156_reg(11),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_11\,
      Q => bad_framesof_cnt156_reg(12),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_10\,
      Q => bad_framesof_cnt156_reg(13),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_9\,
      Q => bad_framesof_cnt156_reg(14),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_8\,
      Q => bad_framesof_cnt156_reg(15),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_15\,
      Q => bad_framesof_cnt156_reg(16),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bad_framesof_cnt156_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \bad_framesof_cnt156_reg[16]_i_1_n_0\,
      CO(6) => \bad_framesof_cnt156_reg[16]_i_1_n_1\,
      CO(5) => \bad_framesof_cnt156_reg[16]_i_1_n_2\,
      CO(4) => \bad_framesof_cnt156_reg[16]_i_1_n_3\,
      CO(3) => \NLW_bad_framesof_cnt156_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bad_framesof_cnt156_reg[16]_i_1_n_5\,
      CO(1) => \bad_framesof_cnt156_reg[16]_i_1_n_6\,
      CO(0) => \bad_framesof_cnt156_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \bad_framesof_cnt156_reg[16]_i_1_n_8\,
      O(6) => \bad_framesof_cnt156_reg[16]_i_1_n_9\,
      O(5) => \bad_framesof_cnt156_reg[16]_i_1_n_10\,
      O(4) => \bad_framesof_cnt156_reg[16]_i_1_n_11\,
      O(3) => \bad_framesof_cnt156_reg[16]_i_1_n_12\,
      O(2) => \bad_framesof_cnt156_reg[16]_i_1_n_13\,
      O(1) => \bad_framesof_cnt156_reg[16]_i_1_n_14\,
      O(0) => \bad_framesof_cnt156_reg[16]_i_1_n_15\,
      S(7 downto 0) => bad_framesof_cnt156_reg(23 downto 16)
    );
\bad_framesof_cnt156_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_14\,
      Q => bad_framesof_cnt156_reg(17),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_13\,
      Q => bad_framesof_cnt156_reg(18),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_12\,
      Q => bad_framesof_cnt156_reg(19),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_14\,
      Q => bad_framesof_cnt156_reg(1),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_11\,
      Q => bad_framesof_cnt156_reg(20),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_10\,
      Q => bad_framesof_cnt156_reg(21),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_9\,
      Q => bad_framesof_cnt156_reg(22),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[16]_i_1_n_8\,
      Q => bad_framesof_cnt156_reg(23),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_15\,
      Q => bad_framesof_cnt156_reg(24),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bad_framesof_cnt156_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_bad_framesof_cnt156_reg[24]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \bad_framesof_cnt156_reg[24]_i_1_n_2\,
      CO(4) => \bad_framesof_cnt156_reg[24]_i_1_n_3\,
      CO(3) => \NLW_bad_framesof_cnt156_reg[24]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bad_framesof_cnt156_reg[24]_i_1_n_5\,
      CO(1) => \bad_framesof_cnt156_reg[24]_i_1_n_6\,
      CO(0) => \bad_framesof_cnt156_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_bad_framesof_cnt156_reg[24]_i_1_O_UNCONNECTED\(7),
      O(6) => \bad_framesof_cnt156_reg[24]_i_1_n_9\,
      O(5) => \bad_framesof_cnt156_reg[24]_i_1_n_10\,
      O(4) => \bad_framesof_cnt156_reg[24]_i_1_n_11\,
      O(3) => \bad_framesof_cnt156_reg[24]_i_1_n_12\,
      O(2) => \bad_framesof_cnt156_reg[24]_i_1_n_13\,
      O(1) => \bad_framesof_cnt156_reg[24]_i_1_n_14\,
      O(0) => \bad_framesof_cnt156_reg[24]_i_1_n_15\,
      S(7) => '0',
      S(6 downto 0) => bad_framesof_cnt156_reg(30 downto 24)
    );
\bad_framesof_cnt156_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_14\,
      Q => bad_framesof_cnt156_reg(25),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_13\,
      Q => bad_framesof_cnt156_reg(26),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_12\,
      Q => bad_framesof_cnt156_reg(27),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_11\,
      Q => bad_framesof_cnt156_reg(28),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_10\,
      Q => bad_framesof_cnt156_reg(29),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_13\,
      Q => bad_framesof_cnt156_reg(2),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[24]_i_1_n_9\,
      Q => bad_framesof_cnt156_reg(30),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_12\,
      Q => bad_framesof_cnt156_reg(3),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_11\,
      Q => bad_framesof_cnt156_reg(4),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_10\,
      Q => bad_framesof_cnt156_reg(5),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_9\,
      Q => bad_framesof_cnt156_reg(6),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[0]_i_2_n_8\,
      Q => bad_framesof_cnt156_reg(7),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_15\,
      Q => bad_framesof_cnt156_reg(8),
      R => \rst_\
    );
\bad_framesof_cnt156_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bad_framesof_cnt156_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \bad_framesof_cnt156_reg[8]_i_1_n_0\,
      CO(6) => \bad_framesof_cnt156_reg[8]_i_1_n_1\,
      CO(5) => \bad_framesof_cnt156_reg[8]_i_1_n_2\,
      CO(4) => \bad_framesof_cnt156_reg[8]_i_1_n_3\,
      CO(3) => \NLW_bad_framesof_cnt156_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bad_framesof_cnt156_reg[8]_i_1_n_5\,
      CO(1) => \bad_framesof_cnt156_reg[8]_i_1_n_6\,
      CO(0) => \bad_framesof_cnt156_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \bad_framesof_cnt156_reg[8]_i_1_n_8\,
      O(6) => \bad_framesof_cnt156_reg[8]_i_1_n_9\,
      O(5) => \bad_framesof_cnt156_reg[8]_i_1_n_10\,
      O(4) => \bad_framesof_cnt156_reg[8]_i_1_n_11\,
      O(3) => \bad_framesof_cnt156_reg[8]_i_1_n_12\,
      O(2) => \bad_framesof_cnt156_reg[8]_i_1_n_13\,
      O(1) => \bad_framesof_cnt156_reg[8]_i_1_n_14\,
      O(0) => \bad_framesof_cnt156_reg[8]_i_1_n_15\,
      S(7 downto 0) => bad_framesof_cnt156_reg(15 downto 8)
    );
\bad_framesof_cnt156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => bad_framesof_cnt1560,
      D => \bad_framesof_cnt156_reg[8]_i_1_n_14\,
      Q => bad_framesof_cnt156_reg(9),
      R => \rst_\
    );
bfsof_sfifo: entity work.\ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32__xdcDup__1\
     port map (
      din(31) => unknown_sof_sticky,
      din(30 downto 0) => bad_framesof_cnt156_reg(30 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gcc0.gc0.count_reg[3]\,
      lclk => lclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      \rst_\ => \rst_\
    );
br_sof4_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \^br_sof4_reg_0\,
      Q => br_sof4,
      R => \rst_\
    );
\ctrl_in_dly_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(0),
      Q => \ctrl_in_dly_reg_n_0_[0]\,
      S => SS(0)
    );
\ctrl_in_dly_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(1),
      Q => \ctrl_in_dly_reg_n_0_[1]\,
      S => SS(0)
    );
\ctrl_in_dly_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(2),
      Q => \ctrl_in_dly_reg_n_0_[2]\,
      S => SS(0)
    );
\ctrl_in_dly_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(3),
      Q => \ctrl_in_dly_reg_n_0_[3]\,
      S => SS(0)
    );
\ctrl_in_dly_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(4),
      Q => \p_1_in__1\(0),
      S => SS(1)
    );
\ctrl_in_dly_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(5),
      Q => \^ctrl_out_reg[3]_0\(0),
      S => SS(1)
    );
\ctrl_in_dly_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(6),
      Q => \^ctrl_out_reg[3]_0\(1),
      S => SS(1)
    );
\ctrl_in_dly_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => Q(7),
      Q => \^ctrl_out_reg[3]_0\(2),
      S => SS(1)
    );
\ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => \p_1_in__1\(0),
      I1 => \ctrl_out[3]_i_3_n_0\,
      I2 => \ctrl_in_dly_reg_n_0_[0]\,
      I3 => \ctrl_out[3]_i_2_n_0\,
      I4 => xaui_mode,
      I5 => Q(0),
      O => \ctrl_out[0]_i_1_n_0\
    );
\ctrl_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => \^ctrl_out_reg[3]_0\(0),
      I1 => \ctrl_out[3]_i_3_n_0\,
      I2 => \ctrl_in_dly_reg_n_0_[1]\,
      I3 => \ctrl_out[3]_i_2_n_0\,
      I4 => xaui_mode,
      I5 => Q(1),
      O => \ctrl_out[1]_i_1_n_0\
    );
\ctrl_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8FFB8FFB80000"
    )
        port map (
      I0 => \^ctrl_out_reg[3]_0\(1),
      I1 => \ctrl_out[3]_i_3_n_0\,
      I2 => \ctrl_in_dly_reg_n_0_[2]\,
      I3 => \ctrl_out[3]_i_2_n_0\,
      I4 => xaui_mode,
      I5 => Q(2),
      O => \ctrl_out[2]_i_1_n_0\
    );
\ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEEEEE0E0E0"
    )
        port map (
      I0 => xaui_mode,
      I1 => Q(3),
      I2 => \ctrl_out[3]_i_2_n_0\,
      I3 => \^ctrl_out_reg[3]_0\(2),
      I4 => \ctrl_out[3]_i_3_n_0\,
      I5 => \ctrl_in_dly_reg_n_0_[3]\,
      O => \ctrl_out[3]_i_1_n_0\
    );
\ctrl_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5DDD5D5"
    )
        port map (
      I0 => xaui_mode,
      I1 => \^data_out_reg[31]_0\,
      I2 => \^data_out_reg[31]_1\,
      I3 => \^br_sof4_reg_0\,
      I4 => \^data_out_reg[63]_0\,
      O => \ctrl_out[3]_i_2_n_0\
    );
\ctrl_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out_reg[63]_0\,
      I1 => \^br_sof4_reg_0\,
      O => \ctrl_out[3]_i_3_n_0\
    );
\ctrl_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5DFD5DFD50000"
    )
        port map (
      I0 => \^ctrl_out_reg[4]_0\,
      I1 => Q(0),
      I2 => \^data_out_reg[63]_0\,
      I3 => \p_1_in__1\(0),
      I4 => xaui_mode,
      I5 => Q(4),
      O => \ctrl_out[4]_i_1_n_0\
    );
\ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[0]_i_1_n_0\,
      Q => \^d\(0),
      S => \rst_\
    );
\ctrl_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[1]_i_1_n_0\,
      Q => \^d\(1),
      S => \rst_\
    );
\ctrl_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[2]_i_1_n_0\,
      Q => \^d\(2),
      S => \rst_\
    );
\ctrl_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[3]_i_1_n_0\,
      Q => \^d\(3),
      S => \rst_\
    );
\ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out[4]_i_1_n_0\,
      Q => \^d\(4),
      S => \rst_\
    );
\ctrl_out_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[1]_0\,
      Q => \^d\(5),
      S => \rst_\
    );
\ctrl_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => \ctrl_out_reg[2]_0\,
      Q => \^d\(6),
      S => \rst_\
    );
\ctrl_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => xaui_mode_reg,
      Q => \^d\(7),
      S => \rst_\
    );
\data_in_dly_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(0),
      Q => \data_in_dly__0\(0),
      R => '0'
    );
\data_in_dly_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(10),
      Q => \data_in_dly__0\(10),
      R => '0'
    );
\data_in_dly_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(11),
      Q => \data_in_dly__0\(11),
      R => '0'
    );
\data_in_dly_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(12),
      Q => \data_in_dly__0\(12),
      R => '0'
    );
\data_in_dly_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(13),
      Q => \data_in_dly__0\(13),
      R => '0'
    );
\data_in_dly_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(14),
      Q => \data_in_dly__0\(14),
      R => '0'
    );
\data_in_dly_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(15),
      Q => \data_in_dly__0\(15),
      R => '0'
    );
\data_in_dly_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(16),
      Q => \data_in_dly__0\(16),
      R => '0'
    );
\data_in_dly_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(17),
      Q => \data_in_dly__0\(17),
      R => '0'
    );
\data_in_dly_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(18),
      Q => \data_in_dly__0\(18),
      R => '0'
    );
\data_in_dly_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(19),
      Q => \data_in_dly__0\(19),
      R => '0'
    );
\data_in_dly_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(1),
      Q => \data_in_dly__0\(1),
      R => '0'
    );
\data_in_dly_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(20),
      Q => \data_in_dly__0\(20),
      R => '0'
    );
\data_in_dly_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(21),
      Q => \data_in_dly__0\(21),
      R => '0'
    );
\data_in_dly_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(22),
      Q => \data_in_dly__0\(22),
      R => '0'
    );
\data_in_dly_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(23),
      Q => \data_in_dly__0\(23),
      R => '0'
    );
\data_in_dly_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(24),
      Q => \data_in_dly__0\(24),
      R => '0'
    );
\data_in_dly_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(25),
      Q => \data_in_dly__0\(25),
      R => '0'
    );
\data_in_dly_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(26),
      Q => \data_in_dly__0\(26),
      R => '0'
    );
\data_in_dly_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(27),
      Q => \data_in_dly__0\(27),
      R => '0'
    );
\data_in_dly_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(28),
      Q => \data_in_dly__0\(28),
      R => '0'
    );
\data_in_dly_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(29),
      Q => \data_in_dly__0\(29),
      R => '0'
    );
\data_in_dly_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(2),
      Q => \data_in_dly__0\(2),
      R => '0'
    );
\data_in_dly_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(30),
      Q => \data_in_dly__0\(30),
      R => '0'
    );
\data_in_dly_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(31),
      Q => \data_in_dly__0\(31),
      R => '0'
    );
\data_in_dly_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(32),
      Q => \data_in_dly__0\(32),
      R => '0'
    );
\data_in_dly_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(33),
      Q => \data_in_dly__0\(33),
      R => '0'
    );
\data_in_dly_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(34),
      Q => \data_in_dly__0\(34),
      R => '0'
    );
\data_in_dly_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(35),
      Q => \data_in_dly__0\(35),
      R => '0'
    );
\data_in_dly_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(36),
      Q => \data_in_dly__0\(36),
      R => '0'
    );
\data_in_dly_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(37),
      Q => \data_in_dly__0\(37),
      R => '0'
    );
\data_in_dly_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(38),
      Q => \data_in_dly__0\(38),
      R => '0'
    );
\data_in_dly_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(39),
      Q => \data_in_dly__0\(39),
      R => '0'
    );
\data_in_dly_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(3),
      Q => \data_in_dly__0\(3),
      R => '0'
    );
\data_in_dly_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(40),
      Q => data_in_dly(40),
      R => '0'
    );
\data_in_dly_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(41),
      Q => data_in_dly(41),
      R => '0'
    );
\data_in_dly_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(42),
      Q => data_in_dly(42),
      R => '0'
    );
\data_in_dly_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(43),
      Q => data_in_dly(43),
      R => '0'
    );
\data_in_dly_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(44),
      Q => data_in_dly(44),
      R => '0'
    );
\data_in_dly_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(45),
      Q => data_in_dly(45),
      R => '0'
    );
\data_in_dly_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(46),
      Q => data_in_dly(46),
      R => '0'
    );
\data_in_dly_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(47),
      Q => data_in_dly(47),
      R => '0'
    );
\data_in_dly_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(48),
      Q => data_in_dly(48),
      R => '0'
    );
\data_in_dly_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(49),
      Q => data_in_dly(49),
      R => '0'
    );
\data_in_dly_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(4),
      Q => \data_in_dly__0\(4),
      R => '0'
    );
\data_in_dly_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(50),
      Q => data_in_dly(50),
      R => '0'
    );
\data_in_dly_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(51),
      Q => data_in_dly(51),
      R => '0'
    );
\data_in_dly_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(52),
      Q => data_in_dly(52),
      R => '0'
    );
\data_in_dly_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(53),
      Q => data_in_dly(53),
      R => '0'
    );
\data_in_dly_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(54),
      Q => data_in_dly(54),
      R => '0'
    );
\data_in_dly_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(55),
      Q => data_in_dly(55),
      R => '0'
    );
\data_in_dly_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(56),
      Q => data_in_dly(56),
      R => '0'
    );
\data_in_dly_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(57),
      Q => data_in_dly(57),
      R => '0'
    );
\data_in_dly_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(58),
      Q => data_in_dly(58),
      R => '0'
    );
\data_in_dly_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(59),
      Q => data_in_dly(59),
      R => '0'
    );
\data_in_dly_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(5),
      Q => \data_in_dly__0\(5),
      R => '0'
    );
\data_in_dly_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(60),
      Q => data_in_dly(60),
      R => '0'
    );
\data_in_dly_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(61),
      Q => data_in_dly(61),
      R => '0'
    );
\data_in_dly_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(62),
      Q => data_in_dly(62),
      R => '0'
    );
\data_in_dly_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(63),
      Q => data_in_dly(63),
      R => '0'
    );
\data_in_dly_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(6),
      Q => \data_in_dly__0\(6),
      R => '0'
    );
\data_in_dly_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(7),
      Q => \data_in_dly__0\(7),
      R => '0'
    );
\data_in_dly_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(8),
      Q => \data_in_dly__0\(8),
      R => '0'
    );
\data_in_dly_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => \data_out_reg[63]_1\(9),
      Q => \data_in_dly__0\(9),
      R => '0'
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(0),
      I1 => \data_out[0]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(0)
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(32),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(0),
      O => \data_out[0]_i_2_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(10),
      I1 => \data_out[10]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(10)
    );
\data_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(42),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(10),
      O => \data_out[10]_i_2_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(11),
      I1 => \data_out[11]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(11)
    );
\data_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(11),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(43),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[11]_i_2_n_0\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(12),
      I1 => \data_out[12]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(12)
    );
\data_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(44),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(12),
      O => \data_out[12]_i_2_n_0\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(13),
      I1 => \data_out[13]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(13)
    );
\data_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(13),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(45),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[13]_i_2_n_0\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(14),
      I1 => \data_out[14]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(14)
    );
\data_out[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(14),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(46),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[14]_i_2_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(15),
      I1 => \data_out[15]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(15)
    );
\data_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(15),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(47),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[15]_i_2_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(16),
      I1 => \data_out[16]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(16)
    );
\data_out[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(48),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(16),
      O => \data_out[16]_i_2_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(17),
      I1 => \data_out[17]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(17)
    );
\data_out[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(49),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(17),
      O => \data_out[17]_i_2_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(18),
      I1 => \data_out[18]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(18)
    );
\data_out[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(50),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(18),
      O => \data_out[18]_i_2_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(19),
      I1 => \data_out[19]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(19)
    );
\data_out[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(19),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(51),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[19]_i_2_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(1),
      I1 => \data_out[1]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(1)
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(33),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(1),
      O => \data_out[1]_i_2_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(20),
      I1 => \data_out[20]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(20)
    );
\data_out[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(20),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(52),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[20]_i_2_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(21),
      I1 => \data_out[21]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(21)
    );
\data_out[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(21),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(53),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[21]_i_2_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(22),
      I1 => \data_out[22]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(22)
    );
\data_out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(54),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(22),
      O => \data_out[22]_i_2_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(23),
      I1 => \data_out[23]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(23)
    );
\data_out[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(23),
      I1 => \^data_out_reg[31]_0\,
      I2 => data_in_dly(55),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[23]_i_2_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(24),
      I1 => \data_out[24]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(24)
    );
\data_out[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(56),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(24),
      O => \data_out[24]_i_2_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(25),
      I1 => \data_out[25]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(25)
    );
\data_out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(57),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(25),
      O => \data_out[25]_i_2_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(26),
      I1 => \data_out[26]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(26)
    );
\data_out[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(58),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(26),
      O => \data_out[26]_i_2_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(27),
      I1 => \data_out[27]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(27)
    );
\data_out[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(59),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(27),
      O => \data_out[27]_i_2_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(28),
      I1 => \data_out[28]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(28)
    );
\data_out[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(60),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(28),
      O => \data_out[28]_i_2_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(29),
      I1 => \data_out[29]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(29)
    );
\data_out[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(61),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(29),
      O => \data_out[29]_i_2_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(2),
      I1 => \data_out[2]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(2)
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(34),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(2),
      O => \data_out[2]_i_2_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(30),
      I1 => \data_out[30]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(30)
    );
\data_out[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(62),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(30),
      O => \data_out[30]_i_2_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(31),
      I1 => \data_out[31]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(31)
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(63),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(31),
      O => \data_out[31]_i_2_n_0\
    );
\data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(32),
      I2 => \data_out_reg[63]_1\(0),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(32),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(32)
    );
\data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(33),
      I2 => \data_out_reg[63]_1\(1),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(33),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(33)
    );
\data_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(34),
      I2 => \data_out_reg[63]_1\(2),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(34),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(34)
    );
\data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(35),
      I2 => \data_out_reg[63]_1\(3),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(35),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(35)
    );
\data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(36),
      I2 => \data_out_reg[63]_1\(4),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(36),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(36)
    );
\data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(37),
      I2 => \data_out_reg[63]_1\(5),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(37),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(37)
    );
\data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(38),
      I2 => \data_out_reg[63]_1\(6),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(38),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(38)
    );
\data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(39),
      I2 => \data_out_reg[63]_1\(7),
      I3 => \^data_out_reg[63]_0\,
      I4 => \data_in_dly__0\(39),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(39)
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(3),
      I1 => \data_out[3]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(3)
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CF55"
    )
        port map (
      I0 => \data_in_dly__0\(3),
      I1 => \^data_out_reg[31]_0\,
      I2 => \data_in_dly__0\(35),
      I3 => \^data_out_reg[63]_0\,
      I4 => \^br_sof4_reg_0\,
      O => \data_out[3]_i_2_n_0\
    );
\data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(40),
      I2 => \data_out_reg[63]_1\(8),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(40),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(40)
    );
\data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(41),
      I2 => \data_out_reg[63]_1\(9),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(41),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(41)
    );
\data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(42),
      I2 => \data_out_reg[63]_1\(10),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(42),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(42)
    );
\data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(43),
      I2 => \data_out_reg[63]_1\(11),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(43),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(43)
    );
\data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(44),
      I2 => \data_out_reg[63]_1\(12),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(44),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(44)
    );
\data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(45),
      I2 => \data_out_reg[63]_1\(13),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(45),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(45)
    );
\data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(46),
      I2 => \data_out_reg[63]_1\(14),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(46),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(46)
    );
\data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(47),
      I2 => \data_out_reg[63]_1\(15),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(47),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(47)
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(48),
      I2 => \data_out_reg[63]_1\(16),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(48),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(48)
    );
\data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(49),
      I2 => \data_out_reg[63]_1\(17),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(49),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(49)
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(4),
      I1 => \data_out[4]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(4)
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(36),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(4),
      O => \data_out[4]_i_2_n_0\
    );
\data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(50),
      I2 => \data_out_reg[63]_1\(18),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(50),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(50)
    );
\data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(51),
      I2 => \data_out_reg[63]_1\(19),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(51),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(51)
    );
\data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(52),
      I2 => \data_out_reg[63]_1\(20),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(52),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(52)
    );
\data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(53),
      I2 => \data_out_reg[63]_1\(21),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(53),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(53)
    );
\data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(54),
      I2 => \data_out_reg[63]_1\(22),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(54),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(54)
    );
\data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(55),
      I2 => \data_out_reg[63]_1\(23),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(55),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(55)
    );
\data_out[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(56),
      I2 => \data_out_reg[63]_1\(24),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(56),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(56)
    );
\data_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(57),
      I2 => \data_out_reg[63]_1\(25),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(57),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(57)
    );
\data_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE000EEEEEEEE"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(58),
      I2 => \data_out_reg[63]_1\(26),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(58),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(58)
    );
\data_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(59),
      I2 => \data_out_reg[63]_1\(27),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(59),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(59)
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(5),
      I1 => \data_out[5]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(5)
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(37),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(5),
      O => \data_out[5]_i_2_n_0\
    );
\data_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(60),
      I2 => \data_out_reg[63]_1\(28),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(60),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(60)
    );
\data_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(61),
      I2 => \data_out_reg[63]_1\(29),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(61),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(61)
    );
\data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(62),
      I2 => \data_out_reg[63]_1\(30),
      I3 => \^data_out_reg[63]_0\,
      I4 => data_in_dly(62),
      I5 => \^ctrl_out_reg[4]_0\,
      O => p_1_in(62)
    );
\data_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => xaui_mode,
      I1 => \data_out_reg[63]_1\(63),
      I2 => \^ctrl_out_reg[4]_0\,
      I3 => \data_out_reg[63]_1\(31),
      I4 => \^data_out_reg[63]_0\,
      I5 => data_in_dly(63),
      O => p_1_in(63)
    );
\data_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A0A0002AAAA"
    )
        port map (
      I0 => xaui_mode,
      I1 => \^bad_frame_reg_0\,
      I2 => \^data_out_reg[31]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \^data_out_reg[63]_0\,
      I5 => \^data_out_reg[31]_1\,
      O => \^ctrl_out_reg[4]_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(6),
      I1 => \data_out[6]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(6)
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(38),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(6),
      O => \data_out[6]_i_2_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A3A"
    )
        port map (
      I0 => \data_out_reg[63]_1\(7),
      I1 => \data_out[7]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(7)
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFBF"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => \data_in_dly__0\(39),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(7),
      O => \data_out[7]_i_2_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(8),
      I1 => \data_out[8]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(8)
    );
\data_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(40),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(8),
      O => \data_out[8]_i_2_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACACACA"
    )
        port map (
      I0 => \data_out_reg[63]_1\(9),
      I1 => \data_out[9]_i_2_n_0\,
      I2 => xaui_mode,
      I3 => \^data_out_reg[31]_1\,
      I4 => \^data_out_reg[31]_0\,
      O => p_1_in(9)
    );
\data_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
        port map (
      I0 => \^data_out_reg[31]_0\,
      I1 => data_in_dly(41),
      I2 => \^data_out_reg[63]_0\,
      I3 => \^br_sof4_reg_0\,
      I4 => \data_in_dly__0\(9),
      O => \data_out[9]_i_2_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(0),
      Q => \^bdata1_reg[63]\(0),
      S => \rst_\
    );
\data_out_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(10),
      Q => \^bdata1_reg[63]\(10),
      S => \rst_\
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(11),
      Q => \^bdata1_reg[63]\(11),
      R => \rst_\
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(12),
      Q => \^bdata1_reg[63]\(12),
      R => \rst_\
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(13),
      Q => \^bdata1_reg[63]\(13),
      R => \rst_\
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(14),
      Q => \^bdata1_reg[63]\(14),
      R => \rst_\
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(15),
      Q => \^bdata1_reg[63]\(15),
      R => \rst_\
    );
\data_out_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(16),
      Q => \^bdata1_reg[63]\(16),
      S => \rst_\
    );
\data_out_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(17),
      Q => \^bdata1_reg[63]\(17),
      S => \rst_\
    );
\data_out_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(18),
      Q => \^bdata1_reg[63]\(18),
      S => \rst_\
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(19),
      Q => \^bdata1_reg[63]\(19),
      R => \rst_\
    );
\data_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(1),
      Q => \^bdata1_reg[63]\(1),
      S => \rst_\
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(20),
      Q => \^bdata1_reg[63]\(20),
      R => \rst_\
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(21),
      Q => \^bdata1_reg[63]\(21),
      R => \rst_\
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(22),
      Q => \^bdata1_reg[63]\(22),
      R => \rst_\
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(23),
      Q => \^bdata1_reg[63]\(23),
      R => \rst_\
    );
\data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(24),
      Q => \^bdata1_reg[63]\(24),
      S => \rst_\
    );
\data_out_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(25),
      Q => \^bdata1_reg[63]\(25),
      S => \rst_\
    );
\data_out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(26),
      Q => \^bdata1_reg[63]\(26),
      S => \rst_\
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(27),
      Q => \^bdata1_reg[63]\(27),
      R => \rst_\
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(28),
      Q => \^bdata1_reg[63]\(28),
      R => \rst_\
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(29),
      Q => \^bdata1_reg[63]\(29),
      R => \rst_\
    );
\data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(2),
      Q => \^bdata1_reg[63]\(2),
      S => \rst_\
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(30),
      Q => \^bdata1_reg[63]\(30),
      R => \rst_\
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(31),
      Q => \^bdata1_reg[63]\(31),
      R => \rst_\
    );
\data_out_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(32),
      Q => \^bdata1_reg[63]\(32),
      S => \rst_\
    );
\data_out_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(33),
      Q => \^bdata1_reg[63]\(33),
      S => \rst_\
    );
\data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(34),
      Q => \^bdata1_reg[63]\(34),
      S => \rst_\
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(35),
      Q => \^bdata1_reg[63]\(35),
      R => \rst_\
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(36),
      Q => \^bdata1_reg[63]\(36),
      R => \rst_\
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(37),
      Q => \^bdata1_reg[63]\(37),
      R => \rst_\
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(38),
      Q => \^bdata1_reg[63]\(38),
      R => \rst_\
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(39),
      Q => \^bdata1_reg[63]\(39),
      R => \rst_\
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(3),
      Q => \^bdata1_reg[63]\(3),
      R => \rst_\
    );
\data_out_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(40),
      Q => \^bdata1_reg[63]\(40),
      S => \rst_\
    );
\data_out_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(41),
      Q => \^bdata1_reg[63]\(41),
      S => \rst_\
    );
\data_out_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(42),
      Q => \^bdata1_reg[63]\(42),
      S => \rst_\
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(43),
      Q => \^bdata1_reg[63]\(43),
      R => \rst_\
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(44),
      Q => \^bdata1_reg[63]\(44),
      R => \rst_\
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(45),
      Q => \^bdata1_reg[63]\(45),
      R => \rst_\
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(46),
      Q => \^bdata1_reg[63]\(46),
      R => \rst_\
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(47),
      Q => \^bdata1_reg[63]\(47),
      R => \rst_\
    );
\data_out_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(48),
      Q => \^bdata1_reg[63]\(48),
      S => \rst_\
    );
\data_out_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(49),
      Q => \^bdata1_reg[63]\(49),
      S => \rst_\
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(4),
      Q => \^bdata1_reg[63]\(4),
      R => \rst_\
    );
\data_out_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(50),
      Q => \^bdata1_reg[63]\(50),
      S => \rst_\
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(51),
      Q => \^bdata1_reg[63]\(51),
      R => \rst_\
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(52),
      Q => \^bdata1_reg[63]\(52),
      R => \rst_\
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(53),
      Q => \^bdata1_reg[63]\(53),
      R => \rst_\
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(54),
      Q => \^bdata1_reg[63]\(54),
      R => \rst_\
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(55),
      Q => \^bdata1_reg[63]\(55),
      R => \rst_\
    );
\data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(56),
      Q => \^bdata1_reg[63]\(56),
      S => \rst_\
    );
\data_out_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(57),
      Q => \^bdata1_reg[63]\(57),
      S => \rst_\
    );
\data_out_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(58),
      Q => \^bdata1_reg[63]\(58),
      S => \rst_\
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(59),
      Q => \^bdata1_reg[63]\(59),
      R => \rst_\
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(5),
      Q => \^bdata1_reg[63]\(5),
      R => \rst_\
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(60),
      Q => \^bdata1_reg[63]\(60),
      R => \rst_\
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(61),
      Q => \^bdata1_reg[63]\(61),
      R => \rst_\
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(62),
      Q => \^bdata1_reg[63]\(62),
      R => \rst_\
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(63),
      Q => \^bdata1_reg[63]\(63),
      R => \rst_\
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(6),
      Q => \^bdata1_reg[63]\(6),
      R => \rst_\
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(7),
      Q => \^bdata1_reg[63]\(7),
      R => \rst_\
    );
\data_out_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(8),
      Q => \^bdata1_reg[63]\(8),
      S => \rst_\
    );
\data_out_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => p_1_in(9),
      Q => \^bdata1_reg[63]\(9),
      S => \rst_\
    );
eof0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof00,
      Q => \^data_out_reg[31]_0\,
      R => \rst_\
    );
eof1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof10,
      Q => \^bad_frame_reg_0\,
      R => \rst_\
    );
frame_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => frame_done,
      I1 => \^bad_frame_noeof_reg_0\,
      I2 => \^data_out_reg[31]_0\,
      I3 => \^bad_frame_reg_0\,
      O => frame_done0
    );
frame_done_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => frame_done0,
      Q => frame_done,
      R => \rst_\
    );
has_sof_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof0_reg_0,
      Q => \^bad_frame_noeof_reg_0\,
      R => \rst_\
    );
pre_eof_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0080"
    )
        port map (
      I0 => pre_eof_i_2_n_0,
      I1 => \^d\(5),
      I2 => \^bdata1_reg[63]\(40),
      I3 => \^bdata1_reg[63]\(41),
      I4 => pre_eof_i_3_n_0,
      I5 => pre_eof_i_4_n_0,
      O => pre_eof0
    );
pre_eof_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(58),
      I1 => \^bdata1_reg[63]\(59),
      I2 => \^bdata1_reg[63]\(60),
      I3 => \^bdata1_reg[63]\(61),
      I4 => \^bdata1_reg[63]\(63),
      I5 => \^bdata1_reg[63]\(62),
      O => pre_eof_i_10_n_0
    );
pre_eof_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bdata1_reg[63]\(1),
      I1 => \^bdata1_reg[63]\(0),
      I2 => \^d\(0),
      O => pre_eof_i_11_n_0
    );
pre_eof_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(2),
      I1 => \^bdata1_reg[63]\(3),
      I2 => \^bdata1_reg[63]\(4),
      I3 => \^bdata1_reg[63]\(5),
      I4 => \^bdata1_reg[63]\(7),
      I5 => \^bdata1_reg[63]\(6),
      O => pre_eof_i_12_n_0
    );
pre_eof_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(26),
      I1 => \^bdata1_reg[63]\(27),
      I2 => \^bdata1_reg[63]\(28),
      I3 => \^bdata1_reg[63]\(29),
      I4 => \^bdata1_reg[63]\(31),
      I5 => \^bdata1_reg[63]\(30),
      O => pre_eof_i_13_n_0
    );
pre_eof_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bdata1_reg[63]\(33),
      I1 => \^bdata1_reg[63]\(32),
      I2 => \^d\(4),
      O => pre_eof_i_14_n_0
    );
pre_eof_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(34),
      I1 => \^bdata1_reg[63]\(35),
      I2 => \^bdata1_reg[63]\(36),
      I3 => \^bdata1_reg[63]\(37),
      I4 => \^bdata1_reg[63]\(39),
      I5 => \^bdata1_reg[63]\(38),
      O => pre_eof_i_15_n_0
    );
pre_eof_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(10),
      I1 => \^bdata1_reg[63]\(11),
      I2 => \^bdata1_reg[63]\(12),
      I3 => \^bdata1_reg[63]\(13),
      I4 => \^bdata1_reg[63]\(15),
      I5 => \^bdata1_reg[63]\(14),
      O => pre_eof_i_16_n_0
    );
pre_eof_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(42),
      I1 => \^bdata1_reg[63]\(43),
      I2 => \^bdata1_reg[63]\(44),
      I3 => \^bdata1_reg[63]\(45),
      I4 => \^bdata1_reg[63]\(47),
      I5 => \^bdata1_reg[63]\(46),
      O => pre_eof_i_2_n_0
    );
pre_eof_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(49),
      I1 => \^bdata1_reg[63]\(48),
      I2 => \^d\(6),
      I3 => pre_eof_i_5_n_0,
      I4 => pre_eof_i_6_n_0,
      O => pre_eof_i_3_n_0
    );
pre_eof_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => pre_eof_i_7_n_0,
      I1 => pre_eof_i_8_n_0,
      I2 => \^d\(2),
      I3 => \^bdata1_reg[63]\(16),
      I4 => \^bdata1_reg[63]\(17),
      I5 => pre_eof_i_9_n_0,
      O => pre_eof_i_4_n_0
    );
pre_eof_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(50),
      I1 => \^bdata1_reg[63]\(51),
      I2 => \^bdata1_reg[63]\(52),
      I3 => \^bdata1_reg[63]\(53),
      I4 => \^bdata1_reg[63]\(55),
      I5 => \^bdata1_reg[63]\(54),
      O => pre_eof_i_5_n_0
    );
pre_eof_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(57),
      I1 => \^bdata1_reg[63]\(56),
      I2 => \^d\(7),
      I3 => pre_eof_i_10_n_0,
      I4 => pre_eof_i_11_n_0,
      I5 => pre_eof_i_12_n_0,
      O => pre_eof_i_6_n_0
    );
pre_eof_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(25),
      I1 => \^bdata1_reg[63]\(24),
      I2 => \^d\(3),
      I3 => pre_eof_i_13_n_0,
      I4 => pre_eof_i_14_n_0,
      I5 => pre_eof_i_15_n_0,
      O => pre_eof_i_7_n_0
    );
pre_eof_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(18),
      I1 => \^bdata1_reg[63]\(19),
      I2 => \^bdata1_reg[63]\(20),
      I3 => \^bdata1_reg[63]\(21),
      I4 => \^bdata1_reg[63]\(23),
      I5 => \^bdata1_reg[63]\(22),
      O => pre_eof_i_8_n_0
    );
pre_eof_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => pre_eof_i_16_n_0,
      I1 => \^d\(1),
      I2 => \^bdata1_reg[63]\(8),
      I3 => \^bdata1_reg[63]\(9),
      O => pre_eof_i_9_n_0
    );
pre_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(1),
      I1 => \^bdata1_reg[63]\(0),
      I2 => \^d\(0),
      I3 => pre_sof_i_2_n_0,
      I4 => br_sof4,
      O => pre_sof0
    );
pre_sof_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(3),
      I1 => \^bdata1_reg[63]\(2),
      I2 => \^bdata1_reg[63]\(4),
      I3 => \^bdata1_reg[63]\(5),
      I4 => \^bdata1_reg[63]\(7),
      I5 => \^bdata1_reg[63]\(6),
      O => pre_sof_i_2_n_0
    );
\raw_frame_cnt156[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raw_frame_cnt156_reg(0),
      O => \raw_frame_cnt156[0]_i_2_n_0\
    );
\raw_frame_cnt156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_15\,
      Q => raw_frame_cnt156_reg(0),
      R => \rst_\
    );
\raw_frame_cnt156_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \raw_frame_cnt156_reg[0]_i_1_n_0\,
      CO(6) => \raw_frame_cnt156_reg[0]_i_1_n_1\,
      CO(5) => \raw_frame_cnt156_reg[0]_i_1_n_2\,
      CO(4) => \raw_frame_cnt156_reg[0]_i_1_n_3\,
      CO(3) => \NLW_raw_frame_cnt156_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \raw_frame_cnt156_reg[0]_i_1_n_5\,
      CO(1) => \raw_frame_cnt156_reg[0]_i_1_n_6\,
      CO(0) => \raw_frame_cnt156_reg[0]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \raw_frame_cnt156_reg[0]_i_1_n_8\,
      O(6) => \raw_frame_cnt156_reg[0]_i_1_n_9\,
      O(5) => \raw_frame_cnt156_reg[0]_i_1_n_10\,
      O(4) => \raw_frame_cnt156_reg[0]_i_1_n_11\,
      O(3) => \raw_frame_cnt156_reg[0]_i_1_n_12\,
      O(2) => \raw_frame_cnt156_reg[0]_i_1_n_13\,
      O(1) => \raw_frame_cnt156_reg[0]_i_1_n_14\,
      O(0) => \raw_frame_cnt156_reg[0]_i_1_n_15\,
      S(7 downto 1) => raw_frame_cnt156_reg(7 downto 1),
      S(0) => \raw_frame_cnt156[0]_i_2_n_0\
    );
\raw_frame_cnt156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_13\,
      Q => raw_frame_cnt156_reg(10),
      R => \rst_\
    );
\raw_frame_cnt156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_12\,
      Q => raw_frame_cnt156_reg(11),
      R => \rst_\
    );
\raw_frame_cnt156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_11\,
      Q => raw_frame_cnt156_reg(12),
      R => \rst_\
    );
\raw_frame_cnt156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_10\,
      Q => raw_frame_cnt156_reg(13),
      R => \rst_\
    );
\raw_frame_cnt156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_9\,
      Q => raw_frame_cnt156_reg(14),
      R => \rst_\
    );
\raw_frame_cnt156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_8\,
      Q => raw_frame_cnt156_reg(15),
      R => \rst_\
    );
\raw_frame_cnt156_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_15\,
      Q => raw_frame_cnt156_reg(16),
      R => \rst_\
    );
\raw_frame_cnt156_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \raw_frame_cnt156_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \raw_frame_cnt156_reg[16]_i_1_n_0\,
      CO(6) => \raw_frame_cnt156_reg[16]_i_1_n_1\,
      CO(5) => \raw_frame_cnt156_reg[16]_i_1_n_2\,
      CO(4) => \raw_frame_cnt156_reg[16]_i_1_n_3\,
      CO(3) => \NLW_raw_frame_cnt156_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \raw_frame_cnt156_reg[16]_i_1_n_5\,
      CO(1) => \raw_frame_cnt156_reg[16]_i_1_n_6\,
      CO(0) => \raw_frame_cnt156_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \raw_frame_cnt156_reg[16]_i_1_n_8\,
      O(6) => \raw_frame_cnt156_reg[16]_i_1_n_9\,
      O(5) => \raw_frame_cnt156_reg[16]_i_1_n_10\,
      O(4) => \raw_frame_cnt156_reg[16]_i_1_n_11\,
      O(3) => \raw_frame_cnt156_reg[16]_i_1_n_12\,
      O(2) => \raw_frame_cnt156_reg[16]_i_1_n_13\,
      O(1) => \raw_frame_cnt156_reg[16]_i_1_n_14\,
      O(0) => \raw_frame_cnt156_reg[16]_i_1_n_15\,
      S(7 downto 0) => raw_frame_cnt156_reg(23 downto 16)
    );
\raw_frame_cnt156_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_14\,
      Q => raw_frame_cnt156_reg(17),
      R => \rst_\
    );
\raw_frame_cnt156_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_13\,
      Q => raw_frame_cnt156_reg(18),
      R => \rst_\
    );
\raw_frame_cnt156_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_12\,
      Q => raw_frame_cnt156_reg(19),
      R => \rst_\
    );
\raw_frame_cnt156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_14\,
      Q => raw_frame_cnt156_reg(1),
      R => \rst_\
    );
\raw_frame_cnt156_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_11\,
      Q => raw_frame_cnt156_reg(20),
      R => \rst_\
    );
\raw_frame_cnt156_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_10\,
      Q => raw_frame_cnt156_reg(21),
      R => \rst_\
    );
\raw_frame_cnt156_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_9\,
      Q => raw_frame_cnt156_reg(22),
      R => \rst_\
    );
\raw_frame_cnt156_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[16]_i_1_n_8\,
      Q => raw_frame_cnt156_reg(23),
      R => \rst_\
    );
\raw_frame_cnt156_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_15\,
      Q => raw_frame_cnt156_reg(24),
      R => \rst_\
    );
\raw_frame_cnt156_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \raw_frame_cnt156_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_raw_frame_cnt156_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \raw_frame_cnt156_reg[24]_i_1_n_1\,
      CO(5) => \raw_frame_cnt156_reg[24]_i_1_n_2\,
      CO(4) => \raw_frame_cnt156_reg[24]_i_1_n_3\,
      CO(3) => \NLW_raw_frame_cnt156_reg[24]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \raw_frame_cnt156_reg[24]_i_1_n_5\,
      CO(1) => \raw_frame_cnt156_reg[24]_i_1_n_6\,
      CO(0) => \raw_frame_cnt156_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \raw_frame_cnt156_reg[24]_i_1_n_8\,
      O(6) => \raw_frame_cnt156_reg[24]_i_1_n_9\,
      O(5) => \raw_frame_cnt156_reg[24]_i_1_n_10\,
      O(4) => \raw_frame_cnt156_reg[24]_i_1_n_11\,
      O(3) => \raw_frame_cnt156_reg[24]_i_1_n_12\,
      O(2) => \raw_frame_cnt156_reg[24]_i_1_n_13\,
      O(1) => \raw_frame_cnt156_reg[24]_i_1_n_14\,
      O(0) => \raw_frame_cnt156_reg[24]_i_1_n_15\,
      S(7 downto 0) => raw_frame_cnt156_reg(31 downto 24)
    );
\raw_frame_cnt156_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_14\,
      Q => raw_frame_cnt156_reg(25),
      R => \rst_\
    );
\raw_frame_cnt156_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_13\,
      Q => raw_frame_cnt156_reg(26),
      R => \rst_\
    );
\raw_frame_cnt156_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_12\,
      Q => raw_frame_cnt156_reg(27),
      R => \rst_\
    );
\raw_frame_cnt156_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_11\,
      Q => raw_frame_cnt156_reg(28),
      R => \rst_\
    );
\raw_frame_cnt156_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_10\,
      Q => raw_frame_cnt156_reg(29),
      R => \rst_\
    );
\raw_frame_cnt156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_13\,
      Q => raw_frame_cnt156_reg(2),
      R => \rst_\
    );
\raw_frame_cnt156_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_9\,
      Q => raw_frame_cnt156_reg(30),
      R => \rst_\
    );
\raw_frame_cnt156_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[24]_i_1_n_8\,
      Q => raw_frame_cnt156_reg(31),
      R => \rst_\
    );
\raw_frame_cnt156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_12\,
      Q => raw_frame_cnt156_reg(3),
      R => \rst_\
    );
\raw_frame_cnt156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_11\,
      Q => raw_frame_cnt156_reg(4),
      R => \rst_\
    );
\raw_frame_cnt156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_10\,
      Q => raw_frame_cnt156_reg(5),
      R => \rst_\
    );
\raw_frame_cnt156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_9\,
      Q => raw_frame_cnt156_reg(6),
      R => \rst_\
    );
\raw_frame_cnt156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[0]_i_1_n_8\,
      Q => raw_frame_cnt156_reg(7),
      R => \rst_\
    );
\raw_frame_cnt156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_15\,
      Q => raw_frame_cnt156_reg(8),
      R => \rst_\
    );
\raw_frame_cnt156_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \raw_frame_cnt156_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \raw_frame_cnt156_reg[8]_i_1_n_0\,
      CO(6) => \raw_frame_cnt156_reg[8]_i_1_n_1\,
      CO(5) => \raw_frame_cnt156_reg[8]_i_1_n_2\,
      CO(4) => \raw_frame_cnt156_reg[8]_i_1_n_3\,
      CO(3) => \NLW_raw_frame_cnt156_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \raw_frame_cnt156_reg[8]_i_1_n_5\,
      CO(1) => \raw_frame_cnt156_reg[8]_i_1_n_6\,
      CO(0) => \raw_frame_cnt156_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \raw_frame_cnt156_reg[8]_i_1_n_8\,
      O(6) => \raw_frame_cnt156_reg[8]_i_1_n_9\,
      O(5) => \raw_frame_cnt156_reg[8]_i_1_n_10\,
      O(4) => \raw_frame_cnt156_reg[8]_i_1_n_11\,
      O(3) => \raw_frame_cnt156_reg[8]_i_1_n_12\,
      O(2) => \raw_frame_cnt156_reg[8]_i_1_n_13\,
      O(1) => \raw_frame_cnt156_reg[8]_i_1_n_14\,
      O(0) => \raw_frame_cnt156_reg[8]_i_1_n_15\,
      S(7 downto 0) => raw_frame_cnt156_reg(15 downto 8)
    );
\raw_frame_cnt156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => frame_done,
      D => \raw_frame_cnt156_reg[8]_i_1_n_14\,
      Q => raw_frame_cnt156_reg(9),
      R => \rst_\
    );
rf_sfifo: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_br_sfifo4x32
     port map (
      empty => empty,
      full => full,
      lclk => lclk,
      \out\(31 downto 0) => raw_frame_cnt156_reg(31 downto 0),
      rd_en => rd_en,
      \rst_\ => \rst_\,
      wr_en => wr_en
    );
shift_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => eof0_reg_0,
      Q => \^data_out_reg[63]_0\,
      R => \rst_\
    );
sof0_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof00,
      Q => \^sof0\,
      R => \rst_\
    );
sof1_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof10,
      Q => sof1,
      R => \rst_\
    );
sof2_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof20,
      Q => sof2,
      R => \rst_\
    );
sof3_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof30,
      Q => sof3,
      R => \rst_\
    );
sof4_cycle_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof4_reg_0,
      Q => \^data_out_reg[31]_1\,
      R => \rst_\
    );
sof4_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => shift0,
      Q => \^br_sof4_reg_0\,
      R => \rst_\
    );
sof5_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof50,
      Q => sof5,
      R => \rst_\
    );
sof6_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof60,
      Q => sof6,
      R => \rst_\
    );
sof7_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => sof70,
      Q => sof7,
      R => \rst_\
    );
type_reject_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => type_reject_i_2_n_0,
      I1 => type_reject_i_3_n_0,
      I2 => type_reject_i_4_n_0,
      I3 => sof,
      I4 => type_reject,
      O => type_reject_reg
    );
type_reject_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^bdata1_reg[63]\(33),
      I1 => \^bdata1_reg[63]\(34),
      I2 => \^bdata1_reg[63]\(36),
      I3 => type_reject_i_13_n_0,
      I4 => \^bdata1_reg[63]\(40),
      I5 => \^bdata1_reg[63]\(41),
      O => type_reject_i_10_n_0
    );
type_reject_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(44),
      I1 => \^bdata1_reg[63]\(43),
      I2 => \^bdata1_reg[63]\(42),
      I3 => \^bdata1_reg[63]\(41),
      O => type_reject_i_11_n_0
    );
type_reject_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bdata1_reg[63]\(60),
      I1 => \^bdata1_reg[63]\(61),
      I2 => \^bdata1_reg[63]\(63),
      I3 => \^bdata1_reg[63]\(62),
      O => type_reject_i_12_n_0
    );
type_reject_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bdata1_reg[63]\(37),
      I1 => \^bdata1_reg[63]\(38),
      O => type_reject_i_13_n_0
    );
type_reject_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => type_reject_i_5_n_0,
      I1 => \^bdata1_reg[63]\(33),
      I2 => \^bdata1_reg[63]\(32),
      I3 => \^bdata1_reg[63]\(36),
      I4 => \^bdata1_reg[63]\(35),
      I5 => type_reject_i_6_n_0,
      O => type_reject_i_2_n_0
    );
type_reject_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => type_reject_i_7_n_0,
      I1 => \^bdata1_reg[63]\(48),
      I2 => \^bdata1_reg[63]\(49),
      I3 => \^bdata1_reg[63]\(50),
      I4 => \^bdata1_reg[63]\(51),
      I5 => type_reject_i_8_n_0,
      O => type_reject_i_3_n_0
    );
type_reject_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800800"
    )
        port map (
      I0 => type_reject_i_9_n_0,
      I1 => type_reject_i_10_n_0,
      I2 => \^bdata1_reg[63]\(39),
      I3 => \^bdata1_reg[63]\(35),
      I4 => \^bdata1_reg[63]\(32),
      O => type_reject_i_4_n_0
    );
type_reject_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^bdata1_reg[63]\(40),
      I1 => \^bdata1_reg[63]\(39),
      I2 => \^bdata1_reg[63]\(38),
      I3 => \^bdata1_reg[63]\(37),
      O => type_reject_i_5_n_0
    );
type_reject_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^bdata1_reg[63]\(45),
      I1 => \^bdata1_reg[63]\(46),
      I2 => \^bdata1_reg[63]\(56),
      I3 => \^bdata1_reg[63]\(47),
      I4 => type_reject_i_11_n_0,
      O => type_reject_i_6_n_0
    );
type_reject_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bdata1_reg[63]\(52),
      I1 => \^bdata1_reg[63]\(53),
      I2 => \^bdata1_reg[63]\(54),
      I3 => \^bdata1_reg[63]\(55),
      O => type_reject_i_7_n_0
    );
type_reject_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^bdata1_reg[63]\(59),
      I1 => \^bdata1_reg[63]\(58),
      I2 => \^bdata1_reg[63]\(57),
      I3 => \^bdata1_reg[63]\(34),
      I4 => type_reject_i_12_n_0,
      O => type_reject_i_8_n_0
    );
type_reject_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^bdata1_reg[63]\(42),
      I1 => \^bdata1_reg[63]\(43),
      I2 => \^bdata1_reg[63]\(44),
      I3 => \^bdata1_reg[63]\(45),
      I4 => \^bdata1_reg[63]\(47),
      I5 => \^bdata1_reg[63]\(46),
      O => type_reject_i_9_n_0
    );
unknown_sof_sticky_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => unknown_sof_sticky0,
      I1 => unknown_sof_sticky,
      O => unknown_sof_sticky_i_1_n_0
    );
unknown_sof_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => unknown_sof_sticky_i_1_n_0,
      Q => unknown_sof_sticky,
      R => \rst_\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_fmac_core is
  port (
    \new_crc_reg[0]\ : out STD_LOGIC;
    rxfifo_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_mac_empty : out STD_LOGIC;
    ipcs_fifo_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cs_fifo_empty : out STD_LOGIC;
    sof : out STD_LOGIC;
    type_reject : out STD_LOGIC;
    tx_rd_state26_out : out STD_LOGIC;
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0 : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    lclk : in STD_LOGIC;
    txfifo_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_mac_wr : in STD_LOGIC;
    rx_mac_rd : in STD_LOGIC;
    cs_fifo_rd_en : in STD_LOGIC;
    pre_sof0 : in STD_LOGIC;
    pre_eof0 : in STD_LOGIC;
    sof_reg : in STD_LOGIC;
    fmac_speed_0_sp_1 : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ctrl_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    fmac_speed_1_sp_1 : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_fmac_core;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_fmac_core is
  signal crc_cnt : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal crc_cnt20_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal cs_fifo_rst : STD_LOGIC;
  signal cts_1g : STD_LOGIC;
  signal entx2ram_wdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal fmac_speed_0_sn_1 : STD_LOGIC;
  signal fmac_speed_1_sn_1 : STD_LOGIC;
  signal \gige_crc32x64/bdin\ : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal gige_tx_encap_n_100 : STD_LOGIC;
  signal gige_tx_encap_n_101 : STD_LOGIC;
  signal gige_tx_encap_n_102 : STD_LOGIC;
  signal gige_tx_encap_n_103 : STD_LOGIC;
  signal gige_tx_encap_n_104 : STD_LOGIC;
  signal gige_tx_encap_n_105 : STD_LOGIC;
  signal gige_tx_encap_n_106 : STD_LOGIC;
  signal gige_tx_encap_n_107 : STD_LOGIC;
  signal gige_tx_encap_n_108 : STD_LOGIC;
  signal gige_tx_encap_n_109 : STD_LOGIC;
  signal gige_tx_encap_n_110 : STD_LOGIC;
  signal gige_tx_encap_n_111 : STD_LOGIC;
  signal gige_tx_encap_n_112 : STD_LOGIC;
  signal gige_tx_encap_n_113 : STD_LOGIC;
  signal gige_tx_encap_n_114 : STD_LOGIC;
  signal gige_tx_encap_n_115 : STD_LOGIC;
  signal gige_tx_encap_n_116 : STD_LOGIC;
  signal gige_tx_encap_n_117 : STD_LOGIC;
  signal gige_tx_encap_n_118 : STD_LOGIC;
  signal gige_tx_encap_n_119 : STD_LOGIC;
  signal gige_tx_encap_n_120 : STD_LOGIC;
  signal gige_tx_encap_n_121 : STD_LOGIC;
  signal gige_tx_encap_n_122 : STD_LOGIC;
  signal gige_tx_encap_n_123 : STD_LOGIC;
  signal gige_tx_encap_n_124 : STD_LOGIC;
  signal gige_tx_encap_n_125 : STD_LOGIC;
  signal gige_tx_encap_n_126 : STD_LOGIC;
  signal gige_tx_encap_n_127 : STD_LOGIC;
  signal gige_tx_encap_n_128 : STD_LOGIC;
  signal gige_tx_encap_n_129 : STD_LOGIC;
  signal gige_tx_encap_n_130 : STD_LOGIC;
  signal gige_tx_encap_n_131 : STD_LOGIC;
  signal gige_tx_encap_n_132 : STD_LOGIC;
  signal gige_tx_encap_n_133 : STD_LOGIC;
  signal gige_tx_encap_n_134 : STD_LOGIC;
  signal gige_tx_encap_n_135 : STD_LOGIC;
  signal gige_tx_encap_n_136 : STD_LOGIC;
  signal gige_tx_encap_n_137 : STD_LOGIC;
  signal gige_tx_encap_n_138 : STD_LOGIC;
  signal gige_tx_encap_n_139 : STD_LOGIC;
  signal gige_tx_encap_n_140 : STD_LOGIC;
  signal gige_tx_encap_n_141 : STD_LOGIC;
  signal gige_tx_encap_n_142 : STD_LOGIC;
  signal gige_tx_encap_n_143 : STD_LOGIC;
  signal gige_tx_encap_n_144 : STD_LOGIC;
  signal gige_tx_encap_n_145 : STD_LOGIC;
  signal gige_tx_encap_n_146 : STD_LOGIC;
  signal gige_tx_encap_n_147 : STD_LOGIC;
  signal gige_tx_encap_n_148 : STD_LOGIC;
  signal gige_tx_encap_n_149 : STD_LOGIC;
  signal gige_tx_encap_n_150 : STD_LOGIC;
  signal gige_tx_encap_n_151 : STD_LOGIC;
  signal gige_tx_encap_n_152 : STD_LOGIC;
  signal gige_tx_encap_n_167 : STD_LOGIC;
  signal gige_tx_encap_n_168 : STD_LOGIC;
  signal gige_tx_encap_n_169 : STD_LOGIC;
  signal gige_tx_encap_n_170 : STD_LOGIC;
  signal gige_tx_encap_n_171 : STD_LOGIC;
  signal gige_tx_encap_n_172 : STD_LOGIC;
  signal gige_tx_encap_n_173 : STD_LOGIC;
  signal gige_tx_encap_n_2 : STD_LOGIC;
  signal gige_tx_encap_n_25 : STD_LOGIC;
  signal gige_tx_encap_n_26 : STD_LOGIC;
  signal gige_tx_encap_n_4 : STD_LOGIC;
  signal gige_tx_encap_n_5 : STD_LOGIC;
  signal gige_tx_encap_n_6 : STD_LOGIC;
  signal gige_tx_encap_n_7 : STD_LOGIC;
  signal gige_tx_encap_n_8 : STD_LOGIC;
  signal gige_tx_encap_n_99 : STD_LOGIC;
  signal gige_tx_gmii_n_11 : STD_LOGIC;
  signal gige_tx_gmii_n_12 : STD_LOGIC;
  signal gige_tx_gmii_n_13 : STD_LOGIC;
  signal gige_tx_gmii_n_14 : STD_LOGIC;
  signal gige_tx_gmii_n_7 : STD_LOGIC;
  signal gige_tx_gmii_n_8 : STD_LOGIC;
  signal gige_tx_gmii_n_9 : STD_LOGIC;
  signal nbytes : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal nbytes0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^new_crc_reg[0]\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pkt_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal pkt_end : STD_LOGIC;
  signal pkt_start : STD_LOGIC;
  signal pkt_we : STD_LOGIC;
  signal rbytes : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rbytes_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal rts : STD_LOGIC;
  signal st_read1 : STD_LOGIC;
  signal txfifo_dout : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal txfifo_empty : STD_LOGIC;
  signal txfifo_n_41 : STD_LOGIC;
  signal txfifo_n_42 : STD_LOGIC;
  signal txfifo_n_43 : STD_LOGIC;
  signal txfifo_n_44 : STD_LOGIC;
  signal txfifo_n_45 : STD_LOGIC;
  signal txfifo_n_46 : STD_LOGIC;
  signal txfifo_n_47 : STD_LOGIC;
  signal txfifo_n_48 : STD_LOGIC;
  signal txfifo_n_49 : STD_LOGIC;
  signal txfifo_n_50 : STD_LOGIC;
  signal txfifo_n_51 : STD_LOGIC;
  signal txfifo_rd_en : STD_LOGIC;
  signal wr_nbyte : STD_LOGIC;
begin
  fmac_speed_0_sn_1 <= fmac_speed_0_sp_1;
  fmac_speed_1_sn_1 <= fmac_speed_1_sp_1;
  \new_crc_reg[0]\ <= \^new_crc_reg[0]\;
cs_fifo_rst_reg: unisim.vcomponents.FDSE
     port map (
      C => lclk,
      CE => '1',
      D => '0',
      Q => cs_fifo_rst,
      S => \^new_crc_reg[0]\
    );
gige_tx_encap: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_encap
     port map (
      D(32 downto 31) => p_2_in(63 downto 62),
      D(30) => p_2_in(60),
      D(29) => p_2_in(58),
      D(28) => p_2_in(56),
      D(27) => p_2_in(54),
      D(26) => p_2_in(52),
      D(25) => p_2_in(50),
      D(24) => p_2_in(48),
      D(23) => p_2_in(46),
      D(22) => p_2_in(44),
      D(21) => p_2_in(42),
      D(20) => p_2_in(40),
      D(19) => p_2_in(38),
      D(18) => p_2_in(36),
      D(17) => p_2_in(34),
      D(16) => p_2_in(32),
      D(15) => p_2_in(30),
      D(14) => p_2_in(28),
      D(13) => p_2_in(26),
      D(12) => p_2_in(24),
      D(11) => p_2_in(22),
      D(10) => p_2_in(20),
      D(9) => p_2_in(18),
      D(8) => p_2_in(16),
      D(7) => p_2_in(14),
      D(6) => p_2_in(12),
      D(5) => p_2_in(10),
      D(4) => p_2_in(8),
      D(3) => p_2_in(6),
      D(2) => p_2_in(4),
      D(1) => p_2_in(2),
      D(0) => p_2_in(0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => txfifo_n_51,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => txfifo_n_50,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => txfifo_n_49,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => txfifo_n_48,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ => txfifo_n_43,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ => txfifo_n_47,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ => txfifo_n_46,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ => txfifo_n_45,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ => txfifo_n_44,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ => txfifo_n_42,
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => txfifo_n_41,
      Q(0) => st_read1,
      SR(0) => \^new_crc_reg[0]\,
      \bcnt_reg[10]\ => gige_tx_encap_n_145,
      \bcnt_reg[11]\ => gige_tx_encap_n_140,
      \bcnt_reg[12]\ => gige_tx_encap_n_143,
      \bcnt_reg[13]\ => gige_tx_encap_n_142,
      \bcnt_reg[14]\ => gige_tx_encap_n_141,
      \bcnt_reg[15]\ => gige_tx_encap_n_139,
      \bcnt_reg[2]\ => gige_tx_encap_n_152,
      \bcnt_reg[3]\ => gige_tx_encap_n_151,
      \bcnt_reg[4]\ => gige_tx_encap_n_150,
      \bcnt_reg[5]\ => gige_tx_encap_n_149,
      \bcnt_reg[6]\ => gige_tx_encap_n_144,
      \bcnt_reg[7]\ => gige_tx_encap_n_148,
      \bcnt_reg[8]\ => gige_tx_encap_n_147,
      \bcnt_reg[9]\ => gige_tx_encap_n_146,
      \bdata1_reg[63]\(63 downto 0) => entx2ram_wdata(63 downto 0),
      \bdin_reg[32]\ => gige_tx_encap_n_137,
      \bdin_reg[32]_0\ => gige_tx_encap_n_138,
      \bdin_reg[33]\ => gige_tx_encap_n_135,
      \bdin_reg[33]_0\ => gige_tx_encap_n_136,
      \bdin_reg[34]\ => gige_tx_encap_n_133,
      \bdin_reg[34]_0\ => gige_tx_encap_n_134,
      \bdin_reg[35]\ => gige_tx_encap_n_131,
      \bdin_reg[35]_0\ => gige_tx_encap_n_132,
      \bdin_reg[36]\ => gige_tx_encap_n_129,
      \bdin_reg[36]_0\ => gige_tx_encap_n_130,
      \bdin_reg[37]\ => gige_tx_encap_n_127,
      \bdin_reg[37]_0\ => gige_tx_encap_n_128,
      \bdin_reg[38]\ => gige_tx_encap_n_125,
      \bdin_reg[38]_0\ => gige_tx_encap_n_126,
      \bdin_reg[39]\ => gige_tx_encap_n_123,
      \bdin_reg[39]_0\ => gige_tx_encap_n_124,
      \bdin_reg[40]\ => gige_tx_encap_n_121,
      \bdin_reg[40]_0\ => gige_tx_encap_n_122,
      \bdin_reg[41]\ => gige_tx_encap_n_119,
      \bdin_reg[41]_0\ => gige_tx_encap_n_120,
      \bdin_reg[42]\ => gige_tx_encap_n_117,
      \bdin_reg[42]_0\ => gige_tx_encap_n_118,
      \bdin_reg[43]\ => gige_tx_encap_n_115,
      \bdin_reg[43]_0\ => gige_tx_encap_n_116,
      \bdin_reg[44]\ => gige_tx_encap_n_113,
      \bdin_reg[44]_0\ => gige_tx_encap_n_114,
      \bdin_reg[45]\ => gige_tx_encap_n_111,
      \bdin_reg[45]_0\ => gige_tx_encap_n_112,
      \bdin_reg[46]\ => gige_tx_encap_n_109,
      \bdin_reg[46]_0\ => gige_tx_encap_n_110,
      \bdin_reg[47]\ => gige_tx_encap_n_99,
      \bdin_reg[47]_0\ => gige_tx_encap_n_108,
      \bdin_reg[48]\ => gige_tx_encap_n_107,
      \bdin_reg[49]\ => gige_tx_encap_n_106,
      \bdin_reg[50]\ => gige_tx_encap_n_105,
      \bdin_reg[51]\ => gige_tx_encap_n_104,
      \bdin_reg[52]\ => gige_tx_encap_n_103,
      \bdin_reg[53]\ => gige_tx_encap_n_102,
      \bdin_reg[54]\ => gige_tx_encap_n_101,
      \bdin_reg[55]\ => gige_tx_encap_n_100,
      \bdin_reg[63]\(7 downto 0) => \gige_crc32x64/bdin\(63 downto 56),
      \bytes_remain_reg[15]_0\ => gige_tx_encap_n_4,
      \count8_reg[1]_0\(0) => gige_tx_encap_n_5,
      crc_cnt20_in(0) => crc_cnt20_in(15),
      \crc_cnt_reg[10]\ => gige_tx_encap_n_169,
      \crc_cnt_reg[10]_0\ => gige_tx_gmii_n_13,
      \crc_cnt_reg[12]\(2) => gige_tx_encap_n_6,
      \crc_cnt_reg[12]\(1) => gige_tx_encap_n_7,
      \crc_cnt_reg[12]\(0) => gige_tx_encap_n_8,
      \crc_cnt_reg[12]_0\ => gige_tx_encap_n_26,
      \crc_cnt_reg[12]_1\(2) => crc_cnt(12),
      \crc_cnt_reg[12]_1\(1) => crc_cnt(7),
      \crc_cnt_reg[12]_1\(0) => crc_cnt(3),
      \crc_cnt_reg[13]\ => gige_tx_encap_n_168,
      \crc_cnt_reg[14]\ => gige_tx_encap_n_167,
      \crc_cnt_reg[4]\ => gige_tx_encap_n_173,
      \crc_cnt_reg[5]\ => gige_tx_encap_n_172,
      \crc_cnt_reg[5]_0\ => gige_tx_gmii_n_14,
      \crc_cnt_reg[7]\ => gige_tx_encap_n_25,
      \crc_cnt_reg[8]\ => gige_tx_encap_n_171,
      \crc_cnt_reg[9]\ => gige_tx_encap_n_170,
      cts_1g => cts_1g,
      dout(38) => txfifo_dout(61),
      dout(37) => txfifo_dout(59),
      dout(36) => txfifo_dout(57),
      dout(35) => txfifo_dout(55),
      dout(34) => txfifo_dout(53),
      dout(33) => txfifo_dout(51),
      dout(32) => txfifo_dout(49),
      dout(31) => txfifo_dout(47),
      dout(30) => txfifo_dout(45),
      dout(29) => txfifo_dout(43),
      dout(28) => txfifo_dout(41),
      dout(27) => txfifo_dout(39),
      dout(26) => txfifo_dout(37),
      dout(25) => txfifo_dout(35),
      dout(24) => txfifo_dout(33),
      dout(23) => txfifo_dout(31),
      dout(22) => txfifo_dout(29),
      dout(21) => txfifo_dout(27),
      dout(20) => txfifo_dout(25),
      dout(19) => txfifo_dout(23),
      dout(18) => txfifo_dout(21),
      dout(17) => txfifo_dout(19),
      dout(16) => txfifo_dout(17),
      dout(15 downto 0) => txfifo_dout(15 downto 0),
      empty => txfifo_empty,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      fmac_speed_0_sp_1 => fmac_speed_0_sn_1,
      fmac_speed_1_sp_1 => fmac_speed_1_sn_1,
      lclk => lclk,
      mode_1G => mode_1G,
      \nbytes_reg_reg[15]\(15 downto 0) => rbytes(15 downto 0),
      \nbytes_reg_reg[15]_0\(12 downto 0) => nbytes0(12 downto 0),
      pulse_0_reg_0 => gige_tx_gmii_n_7,
      \rbytes_reg_reg[0]_rep\ => gige_tx_gmii_n_12,
      \rbytes_reg_reg[0]_rep__0\ => gige_tx_gmii_n_8,
      \rbytes_reg_reg[1]_rep\ => gige_tx_gmii_n_11,
      \rbytes_reg_reg[1]_rep__0\ => gige_tx_gmii_n_9,
      \rbytes_reg_reg[2]\(0) => rbytes_reg(2),
      rd_en => txfifo_rd_en,
      \rst_\ => \rst_\,
      rts => rts,
      wsel_reg_0 => gige_tx_encap_n_2
    );
gige_tx_gmii: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gige_tx_gmii
     port map (
      D(7 downto 0) => \gige_crc32x64/bdin\(63 downto 56),
      Q(2) => crc_cnt(12),
      Q(1) => crc_cnt(7),
      Q(0) => crc_cnt(3),
      SR(0) => \^new_crc_reg[0]\,
      \bdin_reg[24]\ => gige_tx_gmii_n_12,
      \bdin_reg[47]\ => gige_tx_gmii_n_11,
      crc_cnt20_in(0) => crc_cnt20_in(15),
      \crc_cnt_reg[12]_0\ => gige_tx_gmii_n_13,
      \crc_cnt_reg[4]_0\ => gige_tx_gmii_n_7,
      \crc_cnt_reg[7]_0\ => gige_tx_gmii_n_14,
      cts_1g => cts_1g,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      fmac_speed_0_sp_1 => fmac_speed_0_sn_1,
      gmii_tx_en => gmii_tx_en,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      in0 => in0,
      lclk => lclk,
      mode_1G => mode_1G,
      \new_crc_reg[21]\ => gige_tx_gmii_n_8,
      \rbytes_reg[0]\ => gige_tx_encap_n_151,
      \rbytes_reg[10]\ => gige_tx_encap_n_140,
      \rbytes_reg[10]_0\ => gige_tx_encap_n_26,
      \rbytes_reg[11]\ => gige_tx_encap_n_143,
      \rbytes_reg[11]_0\(2) => gige_tx_encap_n_6,
      \rbytes_reg[11]_0\(1) => gige_tx_encap_n_7,
      \rbytes_reg[11]_0\(0) => gige_tx_encap_n_8,
      \rbytes_reg[12]\ => gige_tx_encap_n_142,
      \rbytes_reg[12]_0\ => gige_tx_encap_n_168,
      \rbytes_reg[13]\ => gige_tx_encap_n_141,
      \rbytes_reg[13]_0\ => gige_tx_encap_n_167,
      \rbytes_reg[13]_1\(12 downto 0) => nbytes0(12 downto 0),
      \rbytes_reg[14]\ => gige_tx_encap_n_139,
      \rbytes_reg[15]\(15 downto 0) => rbytes(15 downto 0),
      \rbytes_reg[1]\ => gige_tx_encap_n_152,
      \rbytes_reg[2]\ => gige_tx_encap_n_150,
      \rbytes_reg[3]\ => gige_tx_encap_n_173,
      \rbytes_reg[4]\ => gige_tx_encap_n_149,
      \rbytes_reg[4]_0\ => gige_tx_encap_n_172,
      \rbytes_reg[5]\ => gige_tx_encap_n_144,
      \rbytes_reg[5]_0\ => gige_tx_encap_n_25,
      \rbytes_reg[6]\ => gige_tx_encap_n_148,
      \rbytes_reg[7]\ => gige_tx_encap_n_147,
      \rbytes_reg[7]_0\ => gige_tx_encap_n_171,
      \rbytes_reg[8]\ => gige_tx_encap_n_146,
      \rbytes_reg[8]_0\ => gige_tx_encap_n_170,
      \rbytes_reg[9]\ => gige_tx_encap_n_145,
      \rbytes_reg[9]_0\ => gige_tx_encap_n_169,
      \rst_\ => \rst_\,
      rts => rts,
      \txd_reg[27]_0\ => gige_tx_gmii_n_9,
      \txd_reg[48]_0\(0) => rbytes_reg(2),
      \wdata_reg[10]\ => gige_tx_encap_n_133,
      \wdata_reg[11]\ => gige_tx_encap_n_131,
      \wdata_reg[12]\ => gige_tx_encap_n_129,
      \wdata_reg[13]\ => gige_tx_encap_n_127,
      \wdata_reg[14]\ => gige_tx_encap_n_125,
      \wdata_reg[15]\ => gige_tx_encap_n_123,
      \wdata_reg[16]\ => gige_tx_encap_n_121,
      \wdata_reg[16]_0\ => gige_tx_encap_n_107,
      \wdata_reg[17]\ => gige_tx_encap_n_119,
      \wdata_reg[17]_0\ => gige_tx_encap_n_106,
      \wdata_reg[18]\ => gige_tx_encap_n_117,
      \wdata_reg[18]_0\ => gige_tx_encap_n_105,
      \wdata_reg[19]\ => gige_tx_encap_n_115,
      \wdata_reg[19]_0\ => gige_tx_encap_n_104,
      \wdata_reg[20]\ => gige_tx_encap_n_113,
      \wdata_reg[20]_0\ => gige_tx_encap_n_103,
      \wdata_reg[21]\ => gige_tx_encap_n_111,
      \wdata_reg[21]_0\ => gige_tx_encap_n_102,
      \wdata_reg[22]\ => gige_tx_encap_n_109,
      \wdata_reg[22]_0\ => gige_tx_encap_n_101,
      \wdata_reg[23]\ => gige_tx_encap_n_99,
      \wdata_reg[23]_0\ => gige_tx_encap_n_100,
      \wdata_reg[24]\ => gige_tx_encap_n_138,
      \wdata_reg[25]\ => gige_tx_encap_n_136,
      \wdata_reg[26]\ => gige_tx_encap_n_134,
      \wdata_reg[27]\ => gige_tx_encap_n_132,
      \wdata_reg[28]\ => gige_tx_encap_n_130,
      \wdata_reg[29]\ => gige_tx_encap_n_128,
      \wdata_reg[30]\ => gige_tx_encap_n_126,
      \wdata_reg[31]\ => gige_tx_encap_n_124,
      \wdata_reg[32]\ => gige_tx_encap_n_122,
      \wdata_reg[33]\ => gige_tx_encap_n_120,
      \wdata_reg[34]\ => gige_tx_encap_n_118,
      \wdata_reg[35]\ => gige_tx_encap_n_116,
      \wdata_reg[36]\ => gige_tx_encap_n_114,
      \wdata_reg[37]\ => gige_tx_encap_n_112,
      \wdata_reg[38]\ => gige_tx_encap_n_110,
      \wdata_reg[39]\ => gige_tx_encap_n_108,
      \wdata_reg[63]\(63 downto 0) => entx2ram_wdata(63 downto 0),
      \wdata_reg[8]\ => gige_tx_encap_n_137,
      \wdata_reg[9]\ => gige_tx_encap_n_135
    );
ipcs_fifo: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo512x64_2clk
     port map (
      Q(13 downto 0) => nbytes(13 downto 0),
      cs_fifo_empty => cs_fifo_empty,
      cs_fifo_rd_en => cs_fifo_rd_en,
      ipcs_fifo_dout(15 downto 0) => ipcs_fifo_dout(15 downto 0),
      lclk => lclk,
      srst => cs_fifo_rst,
      wr_en => wr_nbyte
    );
pktctrl_fifo: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx8
     port map (
      SR(0) => \^new_crc_reg[0]\,
      din(1) => pkt_end,
      din(0) => pkt_start,
      lclk => lclk,
      rx_mac_rd => rx_mac_rd,
      wr_en => pkt_we
    );
rx_xgmii: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_rx_xgmii
     port map (
      D(63 downto 0) => D(63 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(13 downto 0) => nbytes(13 downto 0),
      Q(63 downto 0) => pkt_data(63 downto 0),
      SR(0) => \^new_crc_reg[0]\,
      \ctrl_out_reg[7]\(7 downto 0) => \ctrl_out_reg[7]\(7 downto 0),
      din(1) => pkt_end,
      din(0) => pkt_start,
      lclk => lclk,
      pkt_we_reg_0 => pkt_we,
      pre_eof0 => pre_eof0,
      pre_pkt_start_reg_0 => sof,
      pre_sof0 => pre_sof0,
      \rst_\ => \rst_\,
      sof_reg_0 => sof_reg,
      wr_en => wr_nbyte,
      wr_nbyte_reg_0 => type_reject
    );
rxfifo: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_fmac_fifo4Kx64
     port map (
      Q(63 downto 0) => pkt_data(63 downto 0),
      SR(0) => \^new_crc_reg[0]\,
      lclk => lclk,
      pkt_we_reg => pkt_we,
      rx_mac_empty => rx_mac_empty,
      rx_mac_rd => rx_mac_rd,
      rxfifo_dout(63 downto 0) => rxfifo_dout(63 downto 0)
    );
txfifo: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_txfifo_1024x64
     port map (
      D(32 downto 31) => p_2_in(63 downto 62),
      D(30) => p_2_in(60),
      D(29) => p_2_in(58),
      D(28) => p_2_in(56),
      D(27) => p_2_in(54),
      D(26) => p_2_in(52),
      D(25) => p_2_in(50),
      D(24) => p_2_in(48),
      D(23) => p_2_in(46),
      D(22) => p_2_in(44),
      D(21) => p_2_in(42),
      D(20) => p_2_in(40),
      D(19) => p_2_in(38),
      D(18) => p_2_in(36),
      D(17) => p_2_in(34),
      D(16) => p_2_in(32),
      D(15) => p_2_in(30),
      D(14) => p_2_in(28),
      D(13) => p_2_in(26),
      D(12) => p_2_in(24),
      D(11) => p_2_in(22),
      D(10) => p_2_in(20),
      D(9) => p_2_in(18),
      D(8) => p_2_in(16),
      D(7) => p_2_in(14),
      D(6) => p_2_in(12),
      D(5) => p_2_in(10),
      D(4) => p_2_in(8),
      D(3) => p_2_in(6),
      D(2) => p_2_in(4),
      D(1) => p_2_in(2),
      D(0) => p_2_in(0),
      Q(0) => st_read1,
      SR(0) => \^new_crc_reg[0]\,
      \bytes_remain_reg[10]\ => txfifo_n_47,
      \bytes_remain_reg[11]\ => txfifo_n_46,
      \bytes_remain_reg[12]\ => txfifo_n_45,
      \bytes_remain_reg[13]\ => txfifo_n_44,
      \bytes_remain_reg[14]\ => gige_tx_encap_n_4,
      \bytes_remain_reg[15]\(0) => txfifo_n_41,
      \bytes_remain_reg[15]_0\ => txfifo_n_42,
      \bytes_remain_reg[15]_1\(0) => gige_tx_encap_n_5,
      \bytes_remain_reg[5]\ => txfifo_n_51,
      \bytes_remain_reg[6]\ => txfifo_n_50,
      \bytes_remain_reg[7]\ => txfifo_n_49,
      \bytes_remain_reg[8]\ => txfifo_n_48,
      \bytes_remain_reg[9]\ => txfifo_n_43,
      dout(38) => txfifo_dout(61),
      dout(37) => txfifo_dout(59),
      dout(36) => txfifo_dout(57),
      dout(35) => txfifo_dout(55),
      dout(34) => txfifo_dout(53),
      dout(33) => txfifo_dout(51),
      dout(32) => txfifo_dout(49),
      dout(31) => txfifo_dout(47),
      dout(30) => txfifo_dout(45),
      dout(29) => txfifo_dout(43),
      dout(28) => txfifo_dout(41),
      dout(27) => txfifo_dout(39),
      dout(26) => txfifo_dout(37),
      dout(25) => txfifo_dout(35),
      dout(24) => txfifo_dout(33),
      dout(23) => txfifo_dout(31),
      dout(22) => txfifo_dout(29),
      dout(21) => txfifo_dout(27),
      dout(20) => txfifo_dout(25),
      dout(19) => txfifo_dout(23),
      dout(18) => txfifo_dout(21),
      dout(17) => txfifo_dout(19),
      dout(16) => txfifo_dout(17),
      dout(15 downto 0) => txfifo_dout(15 downto 0),
      empty => txfifo_empty,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      lclk => lclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      rd_en => txfifo_rd_en,
      tx_mac_wr => tx_mac_wr,
      tx_rd_state26_out => tx_rd_state26_out,
      txfifo_din(63 downto 0) => txfifo_din(63 downto 0),
      wsel_reg => gige_tx_encap_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_CORE_TOP is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    sof4 : out STD_LOGIC;
    shift0 : out STD_LOGIC;
    sof0 : out STD_LOGIC;
    eof1 : out STD_LOGIC;
    eof0 : out STD_LOGIC;
    \gf_state_reg[0]\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC;
    gmii_rx_dv_dly : out STD_LOGIC;
    first_data_dly : out STD_LOGIC;
    frame : out STD_LOGIC;
    link_ok : out STD_LOGIC;
    pdet_in : out STD_LOGIC;
    link_break : out STD_LOGIC;
    shift : out STD_LOGIC;
    sof4_cycle : out STD_LOGIC;
    has_sof : out STD_LOGIC;
    linkup_1g : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_rd_state26_out : out STD_LOGIC;
    \dff0_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_reg : out STD_LOGIC;
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0 : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    rxfifo_dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rx_mac_empty : out STD_LOGIC;
    ipcs_fifo_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cs_fifo_empty : out STD_LOGIC;
    lclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    first_data0 : in STD_LOGIC;
    eof0_reg : in STD_LOGIC;
    sof4_reg : in STD_LOGIC;
    sof0_reg : in STD_LOGIC;
    first_data_dly_reg : in STD_LOGIC;
    \data_in_dly1_reg[2]\ : in STD_LOGIC;
    link_ok_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_\ : in STD_LOGIC;
    mode_1G : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mode_100M : in STD_LOGIC;
    txfifo_din : in STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_mac_wr : in STD_LOGIC;
    fmac_speed_0_sp_1 : in STD_LOGIC;
    rx_mac_rd : in STD_LOGIC;
    cs_fifo_rd_en : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_CORE_TOP;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_CORE_TOP is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal byte_reordering_n_11 : STD_LOGIC;
  signal byte_reordering_n_89 : STD_LOGIC;
  signal eof00 : STD_LOGIC;
  signal eof10 : STD_LOGIC;
  signal fmac_speed_0_sn_1 : STD_LOGIC;
  signal gige_rx_cout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gige_rx_dout : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal gige_rx_n_88 : STD_LOGIC;
  signal gige_rx_n_9 : STD_LOGIC;
  signal gige_rx_n_90 : STD_LOGIC;
  signal gige_rx_n_91 : STD_LOGIC;
  signal gige_rx_n_92 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_in : STD_LOGIC;
  signal \rx_xgmii/pre_eof0\ : STD_LOGIC;
  signal \rx_xgmii/pre_sof0\ : STD_LOGIC;
  signal \rx_xgmii/sof\ : STD_LOGIC;
  signal \rx_xgmii/type_reject\ : STD_LOGIC;
  signal rxc_reorder : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxd_reorder : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^shift\ : STD_LOGIC;
  signal \^shift0\ : STD_LOGIC;
  signal sof00 : STD_LOGIC;
  signal sof10 : STD_LOGIC;
  signal sof20 : STD_LOGIC;
  signal sof30 : STD_LOGIC;
  signal sof50 : STD_LOGIC;
  signal sof60 : STD_LOGIC;
  signal sof70 : STD_LOGIC;
  signal xaui_mode : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  fmac_speed_0_sn_1 <= fmac_speed_0_sp_1;
  shift <= \^shift\;
  shift0 <= \^shift0\;
byte_reordering: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_byte_reordering
     port map (
      D(7 downto 0) => rxc_reorder(7 downto 0),
      Q(7 downto 0) => gige_rx_cout(7 downto 0),
      SS(1) => gige_rx_n_88,
      SS(0) => p_2_in,
      bad_frame_noeof_reg_0 => has_sof,
      bad_frame_reg_0 => eof1,
      \bdata1_reg[63]\(63 downto 0) => rxd_reorder(63 downto 0),
      br_sof4_reg_0 => sof4,
      \ctrl_out_reg[1]_0\ => gige_rx_n_90,
      \ctrl_out_reg[2]_0\ => gige_rx_n_91,
      \ctrl_out_reg[3]_0\(2 downto 0) => \p_1_in__0\(3 downto 1),
      \ctrl_out_reg[4]_0\ => byte_reordering_n_11,
      \data_out_reg[31]_0\ => eof0,
      \data_out_reg[31]_1\ => sof4_cycle,
      \data_out_reg[63]_0\ => \^shift\,
      \data_out_reg[63]_1\(63 downto 0) => gige_rx_dout(63 downto 0),
      empty => empty,
      eof00 => eof00,
      eof0_reg_0 => eof0_reg,
      eof10 => eof10,
      full => full,
      \gcc0.gc0.count_reg[3]\ => \gcc0.gc0.count_reg[3]\,
      lclk => lclk,
      pre_eof0 => \rx_xgmii/pre_eof0\,
      pre_sof0 => \rx_xgmii/pre_sof0\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      rd_en => rd_en,
      \rst_\ => \^sr\(0),
      shift0 => \^shift0\,
      sof => \rx_xgmii/sof\,
      sof0 => sof0,
      sof00 => sof00,
      sof0_reg_0 => sof0_reg,
      sof10 => sof10,
      sof20 => sof20,
      sof30 => sof30,
      sof4_reg_0 => sof4_reg,
      sof50 => sof50,
      sof60 => sof60,
      sof70 => sof70,
      type_reject => \rx_xgmii/type_reject\,
      type_reject_reg => byte_reordering_n_89,
      wr_en => wr_en,
      xaui_mode => xaui_mode,
      xaui_mode_reg => gige_rx_n_92
    );
core: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_tcore_fmac_core
     port map (
      D(63 downto 0) => rxd_reorder(63 downto 0),
      cs_fifo_empty => cs_fifo_empty,
      cs_fifo_rd_en => cs_fifo_rd_en,
      \ctrl_out_reg[7]\(7 downto 0) => rxc_reorder(7 downto 0),
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      fmac_speed_0_sp_1 => fmac_speed_0_sn_1,
      fmac_speed_1_sp_1 => gige_rx_n_9,
      gmii_tx_en => gmii_tx_en,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      in0 => in0,
      ipcs_fifo_dout(15 downto 0) => ipcs_fifo_dout(15 downto 0),
      lclk => lclk,
      mode_1G => mode_1G,
      \new_crc_reg[0]\ => \^sr\(0),
      pre_eof0 => \rx_xgmii/pre_eof0\,
      pre_sof0 => \rx_xgmii/pre_sof0\,
      ram_empty_i_reg => ram_empty_i_reg_1,
      ram_full_i_reg => ram_full_i_reg_0,
      \rst_\ => \rst_\,
      rx_mac_empty => rx_mac_empty,
      rx_mac_rd => rx_mac_rd,
      rxfifo_dout(63 downto 0) => rxfifo_dout(63 downto 0),
      sof => \rx_xgmii/sof\,
      sof_reg => byte_reordering_n_89,
      tx_mac_wr => tx_mac_wr,
      tx_rd_state26_out => tx_rd_state26_out,
      txfifo_din(63 downto 0) => txfifo_din(63 downto 0),
      type_reject => \rx_xgmii/type_reject\
    );
gige_rx: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_gige_rx
     port map (
      D(7 downto 0) => D(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
      Q(3 downto 0) => Q(3 downto 0),
      SS(1) => gige_rx_n_88,
      SS(0) => p_2_in,
      \consec_idle_reg[0]\ => linkup_1g,
      \count_reg[8]\ => gige_rx_n_9,
      \ctrl_in_dly_reg[7]\(7 downto 0) => gige_rx_cout(7 downto 0),
      \ctrl_in_dly_reg[7]_0\(2 downto 0) => \p_1_in__0\(3 downto 1),
      \ctrl_out_reg[5]\ => gige_rx_n_90,
      \ctrl_out_reg[6]\ => gige_rx_n_91,
      \ctrl_out_reg[7]\ => gige_rx_n_92,
      \data_in_dly1_reg[2]\ => \data_in_dly1_reg[2]\,
      \data_in_dly_reg[63]\(63 downto 0) => gige_rx_dout(63 downto 0),
      \dff0_reg[2]\(1 downto 0) => \dff0_reg[2]\(1 downto 0),
      eof00 => eof00,
      eof10 => eof10,
      first_data0 => first_data0,
      first_data_dly => first_data_dly,
      first_data_dly_reg => first_data_dly_reg,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      frame_dly1_reg => frame,
      frame_reg => frame_reg,
      \gf_state_reg[0]\ => \gf_state_reg[0]\,
      gmii_rx_dv_dly => gmii_rx_dv_dly,
      lclk => lclk,
      link_break => link_break,
      link_ok => link_ok,
      link_ok_reg => link_ok_reg,
      mode_100M => mode_100M,
      mode_1G => mode_1G,
      \out\ => \out\,
      pdet_in_dly_reg => pdet_in,
      ram_empty_i_reg => ram_empty_i_reg_0,
      \rst_\ => \rst_\,
      \rst__0\ => \^sr\(0),
      shift0 => \^shift0\,
      shift_reg => \^shift\,
      sof00 => sof00,
      sof10 => sof10,
      sof20 => sof20,
      sof30 => sof30,
      sof50 => sof50,
      sof60 => sof60,
      sof70 => sof70,
      xaui_mode => xaui_mode,
      xaui_mode_reg => byte_reordering_n_11
    );
xaui_mode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      O => p_0_in
    );
xaui_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => lclk,
      CE => '1',
      D => p_0_in,
      Q => xaui_mode,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_SYNTH is
  port (
    my_mac_hit1 : out STD_LOGIC;
    tx_rd_state26_out : out STD_LOGIC;
    rx_mac_empty : out STD_LOGIC;
    ipcs_fifo_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cs_fifo_empty : out STD_LOGIC;
    rx_mac_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_\ : in STD_LOGIC;
    full : in STD_LOGIC;
    empty : in STD_LOGIC;
    lclk : in STD_LOGIC;
    tx_mac_wr : in STD_LOGIC;
    rx_mac_rd : in STD_LOGIC;
    cs_fifo_rd_en : in STD_LOGIC;
    tx_mac_data : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_SYNTH;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_SYNTH is
  signal \<const0>\ : STD_LOGIC;
  signal LMAC_CORE_TOP_n_25 : STD_LOGIC;
  signal LMAC_CORE_TOP_n_29 : STD_LOGIC;
  signal LMAC_CORE_TOP_n_38 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of LMAC_CORE_TOP_n_38 : signal is "true";
  signal \br_sfifo_ip_4x32_i_1__0_n_0\ : STD_LOGIC;
  signal br_sfifo_ip_4x32_i_1_n_0 : STD_LOGIC;
  signal \br_sfifo_ip_4x32_i_2__0_n_0\ : STD_LOGIC;
  signal br_sfifo_ip_4x32_i_2_n_0 : STD_LOGIC;
  signal \byte_reordering/bfsof_sfifo_empty\ : STD_LOGIC;
  signal \byte_reordering/bfsof_sfifo_full\ : STD_LOGIC;
  signal \byte_reordering/eof0\ : STD_LOGIC;
  signal \byte_reordering/eof1\ : STD_LOGIC;
  signal \byte_reordering/has_sof\ : STD_LOGIC;
  signal \byte_reordering/rf_sfifo_empty\ : STD_LOGIC;
  signal \byte_reordering/rf_sfifo_full\ : STD_LOGIC;
  signal \byte_reordering/shift\ : STD_LOGIC;
  signal \byte_reordering/shift0\ : STD_LOGIC;
  signal \byte_reordering/sof0\ : STD_LOGIC;
  signal \byte_reordering/sof4\ : STD_LOGIC;
  signal \byte_reordering/sof4_cycle\ : STD_LOGIC;
  signal \core/gige_tx_gmii/mode_100M\ : STD_LOGIC;
  signal \core/gige_tx_gmii/mode_1G\ : STD_LOGIC;
  signal ctrl_in_i_1_n_0 : STD_LOGIC;
  signal frame_i_1_n_0 : STD_LOGIC;
  signal gige_bcnt_fifo_re_i_1_n_0 : STD_LOGIC;
  signal \gige_rx/g2x_ctrl/gf_bcnt_buf_st\ : STD_LOGIC;
  signal \gige_rx/g2x_ctrl/gf_rd_bcnt_st\ : STD_LOGIC;
  signal \gige_rx/g2x_ctrl/gf_rd_data_st\ : STD_LOGIC;
  signal \gige_rx/gf_bcnt_empty\ : STD_LOGIC;
  signal \gige_rx/gige_bcnt_fifo_re\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/data_in_dly1\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \gige_rx/gige_s2p/first_data0\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/first_data_dly\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/frame\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/gmii_rx_dv_dly\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/link_break\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/link_ok\ : STD_LOGIC;
  signal \gige_rx/gige_s2p/pdet_in\ : STD_LOGIC;
  signal \has_sof_i_1__0_n_0\ : STD_LOGIC;
  signal linkup_1g : STD_LOGIC;
  signal linkup_i_1_n_0 : STD_LOGIC;
  signal \pulse_1_i_1__0_n_0\ : STD_LOGIC;
  signal shift_i_1_n_0 : STD_LOGIC;
  signal sof4_cycle_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of eof6_i_7 : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \pulse_1_i_1__0\ : label is "soft_lutpair524";
begin
  gmii_tx_er <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
LMAC_CORE_TOP: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_CORE_TOP
     port map (
      D(7 downto 0) => gmii_rxd(7 downto 0),
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ => \gige_rx/gige_bcnt_fifo_re\,
      Q(3) => \gige_rx/g2x_ctrl/gf_rd_data_st\,
      Q(2) => \gige_rx/g2x_ctrl/gf_bcnt_buf_st\,
      Q(1) => \gige_rx/g2x_ctrl/gf_rd_bcnt_st\,
      Q(0) => LMAC_CORE_TOP_n_25,
      SR(0) => my_mac_hit1,
      cs_fifo_empty => cs_fifo_empty,
      cs_fifo_rd_en => cs_fifo_rd_en,
      \data_in_dly1_reg[2]\ => frame_i_1_n_0,
      \dff0_reg[2]\(1 downto 0) => \gige_rx/gige_s2p/data_in_dly1\(2 downto 1),
      empty => \byte_reordering/rf_sfifo_empty\,
      eof0 => \byte_reordering/eof0\,
      eof0_reg => shift_i_1_n_0,
      eof1 => \byte_reordering/eof1\,
      first_data0 => \gige_rx/gige_s2p/first_data0\,
      first_data_dly => \gige_rx/gige_s2p/first_data_dly\,
      first_data_dly_reg => ctrl_in_i_1_n_0,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      fmac_speed_0_sp_1 => \pulse_1_i_1__0_n_0\,
      frame => \gige_rx/gige_s2p/frame\,
      frame_reg => LMAC_CORE_TOP_n_29,
      full => \byte_reordering/rf_sfifo_full\,
      \gcc0.gc0.count_reg[3]\ => \byte_reordering/bfsof_sfifo_full\,
      \gf_state_reg[0]\ => \gige_rx/gf_bcnt_empty\,
      gmii_rx_dv_dly => \gige_rx/gige_s2p/gmii_rx_dv_dly\,
      gmii_tx_en => gmii_tx_en,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      has_sof => \byte_reordering/has_sof\,
      in0 => LMAC_CORE_TOP_n_38,
      ipcs_fifo_dout(15 downto 0) => ipcs_fifo_dout(15 downto 0),
      lclk => lclk,
      link_break => \gige_rx/gige_s2p/link_break\,
      link_ok => \gige_rx/gige_s2p/link_ok\,
      link_ok_reg => linkup_i_1_n_0,
      linkup_1g => linkup_1g,
      mode_100M => \core/gige_tx_gmii/mode_100M\,
      mode_1G => \core/gige_tx_gmii/mode_1G\,
      \out\ => gmii_rx_dv,
      pdet_in => \gige_rx/gige_s2p/pdet_in\,
      ram_empty_i_reg => \br_sfifo_ip_4x32_i_2__0_n_0\,
      ram_empty_i_reg_0 => gige_bcnt_fifo_re_i_1_n_0,
      ram_empty_i_reg_1 => empty,
      ram_full_fb_i_reg => \byte_reordering/bfsof_sfifo_empty\,
      ram_full_i_reg => \br_sfifo_ip_4x32_i_1__0_n_0\,
      ram_full_i_reg_0 => full,
      rd_en => br_sfifo_ip_4x32_i_2_n_0,
      \rst_\ => \rst_\,
      rx_mac_empty => rx_mac_empty,
      rx_mac_rd => rx_mac_rd,
      rxfifo_dout(63 downto 0) => rx_mac_data(63 downto 0),
      shift => \byte_reordering/shift\,
      shift0 => \byte_reordering/shift0\,
      sof0 => \byte_reordering/sof0\,
      sof0_reg => \has_sof_i_1__0_n_0\,
      sof4 => \byte_reordering/sof4\,
      sof4_cycle => \byte_reordering/sof4_cycle\,
      sof4_reg => sof4_cycle_i_1_n_0,
      tx_mac_wr => tx_mac_wr,
      tx_rd_state26_out => tx_rd_state26_out,
      txfifo_din(63 downto 0) => tx_mac_data(63 downto 0),
      wr_en => br_sfifo_ip_4x32_i_1_n_0
    );
br_sfifo_ip_4x32_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \byte_reordering/rf_sfifo_full\,
      O => br_sfifo_ip_4x32_i_1_n_0
    );
\br_sfifo_ip_4x32_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \byte_reordering/bfsof_sfifo_full\,
      O => \br_sfifo_ip_4x32_i_1__0_n_0\
    );
br_sfifo_ip_4x32_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \byte_reordering/rf_sfifo_empty\,
      O => br_sfifo_ip_4x32_i_2_n_0
    );
\br_sfifo_ip_4x32_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \byte_reordering/bfsof_sfifo_empty\,
      O => \br_sfifo_ip_4x32_i_2__0_n_0\
    );
ctrl_in_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => \gige_rx/gige_s2p/first_data_dly\,
      I1 => \gige_rx/gige_s2p/gmii_rx_dv_dly\,
      I2 => \gige_rx/gige_s2p/pdet_in\,
      O => ctrl_in_i_1_n_0
    );
eof6_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      O => \core/gige_tx_gmii/mode_100M\
    );
first_data_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => \gige_rx/gige_s2p/gmii_rx_dv_dly\,
      O => \gige_rx/gige_s2p/first_data0\
    );
frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF40"
    )
        port map (
      I0 => \gige_rx/gige_s2p/data_in_dly1\(2),
      I1 => \gige_rx/gige_s2p/data_in_dly1\(1),
      I2 => LMAC_CORE_TOP_n_29,
      I3 => \gige_rx/gige_s2p/frame\,
      O => frame_i_1_n_0
    );
gige_bcnt_fifo_re_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"550055FC55005500"
    )
        port map (
      I0 => \gige_rx/gf_bcnt_empty\,
      I1 => \gige_rx/g2x_ctrl/gf_bcnt_buf_st\,
      I2 => \gige_rx/g2x_ctrl/gf_rd_data_st\,
      I3 => LMAC_CORE_TOP_n_25,
      I4 => \gige_rx/g2x_ctrl/gf_rd_bcnt_st\,
      I5 => \gige_rx/gige_bcnt_fifo_re\,
      O => gige_bcnt_fifo_re_i_1_n_0
    );
\has_sof_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \byte_reordering/sof0\,
      I1 => \byte_reordering/sof4\,
      I2 => \byte_reordering/eof0\,
      I3 => \byte_reordering/eof1\,
      I4 => \byte_reordering/has_sof\,
      O => \has_sof_i_1__0_n_0\
    );
linkup_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \gige_rx/gige_s2p/link_ok\,
      I1 => \gige_rx/gige_s2p/link_break\,
      I2 => linkup_1g,
      O => linkup_i_1_n_0
    );
\pulse_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fmac_speed(1),
      I1 => fmac_speed(0),
      O => \pulse_1_i_1__0_n_0\
    );
shift_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF01FFFF0000"
    )
        port map (
      I0 => \byte_reordering/eof0\,
      I1 => \byte_reordering/eof1\,
      I2 => \byte_reordering/sof0\,
      I3 => \byte_reordering/sof4\,
      I4 => \byte_reordering/shift0\,
      I5 => \byte_reordering/shift\,
      O => shift_i_1_n_0
    );
sof4_cycle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \byte_reordering/sof4\,
      I1 => \byte_reordering/eof0\,
      I2 => \byte_reordering/eof1\,
      I3 => \byte_reordering/sof4_cycle\,
      O => sof4_cycle_i_1_n_0
    );
\state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fmac_speed(0),
      I1 => fmac_speed(1),
      O => \core/gige_tx_gmii/mode_1G\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_DFIFO_TOP is
  port (
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_er : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tready : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rst_\ : in STD_LOGIC;
    dclk : in STD_LOGIC;
    lclk : in STD_LOGIC;
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_DFIFO_TOP;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_DFIFO_TOP is
  signal \LMAC_CORE_TOP/core/rx_xgmii/my_mac_hit1\ : STD_LOGIC;
  signal cs_fifo_empty : STD_LOGIC;
  signal cs_fifo_rd_en : STD_LOGIC;
  signal ipcs_fifo_dout : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal rx_bcnt_empty : STD_LOGIC;
  signal rx_mac_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rx_mac_empty : STD_LOGIC;
  signal rx_mac_rd : STD_LOGIC;
  signal tx_full : STD_LOGIC;
  signal tx_mac_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal tx_mac_wr : STD_LOGIC;
  signal tx_rd_state26_out : STD_LOGIC;
begin
DFIFO_BRIDGE_RX: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_RX
     port map (
      cs_fifo_empty => cs_fifo_empty,
      cs_fifo_rd_en => cs_fifo_rd_en,
      dclk => dclk,
      ipcs_fifo_dout(15 downto 0) => ipcs_fifo_dout(63 downto 48),
      lclk => lclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      my_mac_hit1 => \LMAC_CORE_TOP/core/rx_xgmii/my_mac_hit1\,
      \rst_\ => \rst_\,
      rx_mac_data(63 downto 0) => rx_mac_data(63 downto 0),
      rx_mac_empty => rx_mac_empty,
      rx_mac_rd => rx_mac_rd
    );
DFIFO_BRIDGE_TX: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_DFIFO_BRIDGE_TX
     port map (
      Q(63 downto 0) => tx_mac_data(63 downto 0),
      dclk => dclk,
      empty => rx_bcnt_empty,
      full => tx_full,
      lclk => lclk,
      my_mac_hit1 => \LMAC_CORE_TOP/core/rx_xgmii/my_mac_hit1\,
      \rst_\ => \rst_\,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      tx_mac_wr => tx_mac_wr,
      tx_rd_state26_out => tx_rd_state26_out
    );
LMAC_SYNTH: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_SYNTH
     port map (
      cs_fifo_empty => cs_fifo_empty,
      cs_fifo_rd_en => cs_fifo_rd_en,
      empty => rx_bcnt_empty,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      full => tx_full,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      ipcs_fifo_dout(15 downto 0) => ipcs_fifo_dout(63 downto 48),
      lclk => lclk,
      my_mac_hit1 => \LMAC_CORE_TOP/core/rx_xgmii/my_mac_hit1\,
      \rst_\ => \rst_\,
      rx_mac_data(63 downto 0) => rx_mac_data(63 downto 0),
      rx_mac_empty => rx_mac_empty,
      rx_mac_rd => rx_mac_rd,
      tx_mac_data(63 downto 0) => tx_mac_data(63 downto 0),
      tx_mac_wr => tx_mac_wr,
      tx_rd_state26_out => tx_rd_state26_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ps_emio_eth_1g_AXIS_LMAC_0_1 is
  port (
    dclk : in STD_LOGIC;
    lclk : in STD_LOGIC;
    \rst_\ : in STD_LOGIC;
    fmac_speed : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_txd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    gmii_rxd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_er : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ps_emio_eth_1g_AXIS_LMAC_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ps_emio_eth_1g_AXIS_LMAC_0_1 : entity is "ps_emio_eth_1g_AXIS_LMAC_0_1,LMAC_DFIFO_TOP,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ps_emio_eth_1g_AXIS_LMAC_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of ps_emio_eth_1g_AXIS_LMAC_0_1 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ps_emio_eth_1g_AXIS_LMAC_0_1 : entity is "LMAC_DFIFO_TOP,Vivado 2018.2";
end ps_emio_eth_1g_AXIS_LMAC_0_1;

architecture STRUCTURE of ps_emio_eth_1g_AXIS_LMAC_0_1 is
  signal n_0_2416 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dclk : signal is "xilinx.com:signal:clock:1.0 dclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dclk : signal is "XIL_INTERFACENAME dclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET rst_, FREQ_HZ 49999500, PHASE 0.000, CLK_DOMAIN ps_emio_eth_1g_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of gmii_rx_dv : signal is "xilinx.com:interface:gmii:1.0 gmii_rtl RX_DV";
  attribute keep : string;
  attribute keep of gmii_rx_dv : signal is "true";
  attribute X_INTERFACE_INFO of gmii_rx_er : signal is "xilinx.com:interface:gmii:1.0 gmii_rtl RX_ER";
  attribute keep of gmii_rx_er : signal is "true";
  attribute X_INTERFACE_INFO of gmii_tx_en : signal is "xilinx.com:interface:gmii:1.0 gmii_rtl TX_EN";
  attribute X_INTERFACE_INFO of gmii_tx_er : signal is "xilinx.com:interface:gmii:1.0 gmii_rtl TX_ER";
  attribute X_INTERFACE_INFO of lclk : signal is "xilinx.com:signal:clock:1.0 lclk CLK";
  attribute X_INTERFACE_PARAMETER of lclk : signal is "XIL_INTERFACENAME lclk, ASSOCIATED_BUSIF gmii_rtl, FREQ_HZ 125000000, PHASE 0, CLK_DOMAIN ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0_userclk2_out";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_PARAMETER of m_axis_tlast : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 49999500, PHASE 0.000, CLK_DOMAIN ps_emio_eth_1g_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of \rst_\ : signal is "xilinx.com:signal:reset:1.0 rst_ RST";
  attribute X_INTERFACE_PARAMETER of \rst_\ : signal is "XIL_INTERFACENAME rst_, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_PARAMETER of s_axis_tlast : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 49999500, PHASE 0.000, CLK_DOMAIN ps_emio_eth_1g_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of gmii_rxd : signal is "xilinx.com:interface:gmii:1.0 gmii_rtl RXD";
  attribute keep of gmii_rxd : signal is "true";
  attribute X_INTERFACE_INFO of gmii_txd : signal is "xilinx.com:interface:gmii:1.0 gmii_rtl TXD";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 s_axis TKEEP";
begin
i_2416: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rst_\,
      O => n_0_2416
    );
inst: entity work.ps_emio_eth_1g_AXIS_LMAC_0_1_LMAC_DFIFO_TOP
     port map (
      dclk => dclk,
      fmac_speed(1 downto 0) => fmac_speed(1 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      lclk => lclk,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      \rst_\ => \rst_\,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
