
*** Running vivado
    with args -log OV7640_HDMI_Display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV7640_HDMI_Display.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source OV7640_HDMI_Display.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/work_2/fpga_harman_final_project/250727_ov7670_z720/250727_ov7670_z720.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.cache/ip 
Command: synth_design -top OV7640_HDMI_Display -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7640_HDMI_Display' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:341]
INFO: [Synth 8-6157] synthesizing module 'pixel_clk_gen' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:282]
INFO: [Synth 8-6155] done synthesizing module 'pixel_clk_gen' (2#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:282]
INFO: [Synth 8-6157] synthesizing module 'OV7670_MemController' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_MemController' (3#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_Controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'SCCB_intf' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SCCB' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'SCCB' (4#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:46]
INFO: [Synth 8-6157] synthesizing module 'OV7670_config_rom' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_config_rom' (5#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'SCCB_intf' (6#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/sccb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (7#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/frame_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'HSV_Filter' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'HSV_Filter' (8#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/HSV_Filter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Histogram_Control_Unit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter SAVE bound to: 2 - type: integer 
	Parameter FIND_MAX bound to: 3 - type: integer 
	Parameter X_max bound to: 120 - type: integer 
	Parameter X_min bound to: 80 - type: integer 
	Parameter Y_max bound to: 90 - type: integer 
	Parameter Y_min bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Histogram_Control_Unit' (9#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Histrogram_ram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histrogram_ram' (10#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'Histogram' (11#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/Histogram.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'led_state' does not match port width (6) of module 'Histogram' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:160]
INFO: [Synth 8-6157] synthesizing module 'BackProjection' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SimilarityCalc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'SimilarityCalc' (12#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:37]
INFO: [Synth 8-6157] synthesizing module 'BPBuffer' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BPBuffer' (13#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'BackProjection' (14#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/BackProjection.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShiftCore' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_ControlUnit' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_ControlUnit' (15#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:41]
INFO: [Synth 8-6157] synthesizing module 'MeanShift_Datapath' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShift_Datapath' (16#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'MeanShiftCore' (17#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/MeanShiftCore.sv:3]
INFO: [Synth 8-6157] synthesizing module 'scale_Calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:97]
INFO: [Synth 8-6157] synthesizing module 'sqrt_lut' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-3876] $readmem data file 'sqrt_table.mem' is read successfully [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_lut' (18#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'scale_Calc' (19#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/new/scale_Calc.sv:2]
INFO: [Synth 8-6157] synthesizing module 'xy_min_max_calc' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:307]
INFO: [Synth 8-6155] done synthesizing module 'xy_min_max_calc' (20#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:307]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TX_TOP' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:40118]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (23#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/TMDS_encoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (24#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:46332]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TX_TOP' (25#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/HDMI_TX_TOP.v:8]
INFO: [Synth 8-6155] done synthesizing module 'OV7640_HDMI_Display' (26#1) [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/sources_1/imports/250718_HDMI/OV7670_HDMI_Display.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.047 ; gain = 122.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.047 ; gain = 122.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1228.047 ; gain = 122.066
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1229.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.srcs/constrs_1/imports/250718_HDMI/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7640_HDMI_Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7640_HDMI_Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1356.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1356.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.195 ; gain = 250.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.195 ; gain = 250.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.195 ; gain = 250.215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SCCB'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Histogram_Control_Unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MeanShift_ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 | 00000000000000000000000000000000
                  START1 |                            00001 | 00000000000000000000000000000001
                  START2 |                            00010 | 00000000000000000000000000000010
              DEVICE_ID1 |                            00011 | 00000000000000000000000000000011
              DEVICE_ID2 |                            00100 | 00000000000000000000000000000100
              DEVICE_ID3 |                            00101 | 00000000000000000000000000000101
              DEVICE_ID4 |                            00110 | 00000000000000000000000000000110
                ADDRESS1 |                            00111 | 00000000000000000000000000000111
                ADDRESS2 |                            01000 | 00000000000000000000000000001000
                ADDRESS3 |                            01001 | 00000000000000000000000000001001
                ADDRESS4 |                            01010 | 00000000000000000000000000001010
                   DATA1 |                            01011 | 00000000000000000000000000001011
                   DATA2 |                            01100 | 00000000000000000000000000001100
                   DATA3 |                            01101 | 00000000000000000000000000001101
                   DATA4 |                            01110 | 00000000000000000000000000001110
                   STOP1 |                            01111 | 00000000000000000000000000001111
                   STOP2 |                            10000 | 00000000000000000000000000010000
                    HOLD |                            10001 | 00000000000000000000000000010001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SCCB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    SAVE |                               10 |                               10
                FIND_MAX |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Histogram_Control_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    WAIT |                              001 |                              001
                    INIT |                              010 |                              010
                    SCAN |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MeanShift_ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.195 ; gain = 250.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   7 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	   6 Input    4 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               41 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 256   
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Multipliers : 
	               6x32  Multipliers := 3     
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	             900K Bit	(76800 X 12 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input   41 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	  18 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	  18 Input   11 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 274   
	   7 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 261   
	  18 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP x_mul, operation Mode is: A*B.
DSP Report: operator x_mul is absorbed into DSP x_mul.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator x_mul is absorbed into DSP p_1_out.
DSP Report: Generating DSP y_mul, operation Mode is: A*B.
DSP Report: operator y_mul is absorbed into DSP y_mul.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator y_mul is absorbed into DSP p_1_out.
DSP Report: Generating DSP x_sum_reg1, operation Mode is: C+A*B.
DSP Report: operator x_sum_reg1 is absorbed into DSP x_sum_reg1.
DSP Report: operator x_sum_reg2 is absorbed into DSP x_sum_reg1.
DSP Report: Generating DSP y_sum_reg1, operation Mode is: C+A*B.
DSP Report: operator y_sum_reg1 is absorbed into DSP y_sum_reg1.
DSP Report: operator y_sum_reg2 is absorbed into DSP y_sum_reg1.
DSP Report: Generating DSP x2_sum_reg3, operation Mode is: A*B.
DSP Report: operator x2_sum_reg3 is absorbed into DSP x2_sum_reg3.
DSP Report: Generating DSP x2_sum_reg1, operation Mode is: C+A*B.
DSP Report: operator x2_sum_reg1 is absorbed into DSP x2_sum_reg1.
DSP Report: operator x2_sum_reg2 is absorbed into DSP x2_sum_reg1.
DSP Report: Generating DSP y2_sum_reg3, operation Mode is: A*B.
DSP Report: operator y2_sum_reg3 is absorbed into DSP y2_sum_reg3.
DSP Report: Generating DSP y2_sum_reg1, operation Mode is: C+A*B.
DSP Report: operator y2_sum_reg1 is absorbed into DSP y2_sum_reg1.
DSP Report: operator y2_sum_reg2 is absorbed into DSP y2_sum_reg1.
DSP Report: Generating DSP U_BackProjection/U_SimilarityCalc/scaled1, operation Mode is: A*(B:0xff).
DSP Report: operator U_BackProjection/U_SimilarityCalc/scaled1 is absorbed into DSP U_BackProjection/U_SimilarityCalc/scaled1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 1489.574 ; gain = 383.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------+-----------------------------------+---------------+----------------+
|Module Name         | RTL Object                        | Depth x Width | Implemented As | 
+--------------------+-----------------------------------+---------------+----------------+
|OV7640_HDMI_Display | X_sqrt/sqrt_out_reg               | 65536x9       | Block RAM      | 
|OV7640_HDMI_Display | Y_sqrt/sqrt_out_reg               | 65536x9       | Block RAM      | 
|OV7640_HDMI_Display | U_SCCB_intf/U_config_rom/dout_reg | 256x16        | Block RAM      | 
+--------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OV7640_HDMI_Display | U_BackProjection/U_BPBuffer/mem_reg  | 75 K x 12(READ_FIRST)  | W |   | 75 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 36     | 
|OV7640_HDMI_Display | U_BackProjection2/U_BPBuffer/mem_reg | 75 K x 12(READ_FIRST)  | W |   | 75 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 36     | 
+--------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+--------------------------------------+-----------+----------------------+---------------------------+
|Module Name         | RTL Object                           | Inference | Size (Depth x Width) | Primitives                | 
+--------------------+--------------------------------------+-----------+----------------------+---------------------------+
|OV7640_HDMI_Display | U_Histogram/U_Histrogram_ram/mem_reg | Implied   | 256 x 13             | RAM64X1D x 4	RAM64M x 16	 | 
+--------------------+--------------------------------------+-----------+----------------------+---------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|scale_Calc         | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scale_Calc         | C-A*B       | 10     | 10     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|scale_Calc         | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|scale_Calc         | C-A*B       | 10     | 10     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MeanShift_Datapath | C+A*B       | 12     | 10     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MeanShift_Datapath | C+A*B       | 12     | 10     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MeanShift_Datapath | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MeanShift_Datapath | C+A*B       | 20     | 12     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|MeanShift_Datapath | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MeanShift_Datapath | C+A*B       | 20     | 12     | 41     | -      | 41     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|SimilarityCalc     | A*(B:0xff)  | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1489.574 ; gain = 383.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1534.070 ; gain = 428.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OV7640_HDMI_Display | U_BackProjection/U_BPBuffer/mem_reg  | 75 K x 12(READ_FIRST)  | W |   | 75 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 36     | 
|OV7640_HDMI_Display | U_BackProjection2/U_BPBuffer/mem_reg | 75 K x 12(READ_FIRST)  | W |   | 75 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 36     | 
+--------------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+--------------------+--------------------------------------+-----------+----------------------+---------------------------+
|Module Name         | RTL Object                           | Inference | Size (Depth x Width) | Primitives                | 
+--------------------+--------------------------------------+-----------+----------------------+---------------------------+
|OV7640_HDMI_Display | U_Histogram/U_Histrogram_ram/mem_reg | Implied   | 256 x 13             | RAM64X1D x 4	RAM64M x 16	 | 
+--------------------+--------------------------------------+-----------+----------------------+---------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_4' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_8' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_4' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_8' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_5' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_9' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_5' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_9' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_6' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_10' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_6' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_10' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_7' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_11' (RAMB36E1_18) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_0_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_7' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_11' (RAMB36E1_19) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_4__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_0__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_8__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_0__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_5__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_1__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_9__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_1__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_6__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_2__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_10__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_2__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_7__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_3__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_11__0' (RAMB36E1_20) to 'i_0/U_BackProjection/U_BPBuffer/mem_reg_1_3__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_4' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_8' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_4' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_8' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_5' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_9' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_5' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_9' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_1'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_6' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_10' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_6' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_10' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_2'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_7' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_11' (RAMB36E1_18) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_0_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_7' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_11' (RAMB36E1_19) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_3'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_0__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_4__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_1__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_5__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_2__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_6__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_3__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_7__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_4__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_8__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_5__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_9__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_6__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_10__0'
INFO: [Synth 8-223] decloning instance 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_7__0' (RAMB36E1_20) to 'i_0/U_BackProjection2/U_BPBuffer/mem_reg_1_11__0'
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/X_sqrt/sqrt_out_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance scale_Calc/Y_sqrt/sqrt_out_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection/U_BPBuffer/mem_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_BackProjection2/U_BPBuffer/mem_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U_SCCB_intf/U_config_rom/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     5|
|2     |CARRY4      |  3066|
|3     |DSP48E1     |    11|
|5     |LUT1        |   680|
|6     |LUT2        |  1064|
|7     |LUT3        | 10601|
|8     |LUT4        |   545|
|9     |LUT5        |   163|
|10    |LUT6        |  2290|
|11    |MMCME2_BASE |     1|
|12    |MUXF7       |   858|
|13    |MUXF8       |   429|
|14    |RAM64M      |    16|
|15    |RAM64X1D    |     4|
|16    |RAMB18E1    |     1|
|17    |RAMB36E1    |    60|
|38    |FDCE        |   533|
|39    |FDPE        |    14|
|40    |FDRE        |  3497|
|41    |FDSE        |    16|
|42    |IBUF        |    15|
|43    |OBUF        |     7|
|44    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1553.203 ; gain = 447.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 1553.203 ; gain = 319.074
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 1553.203 ; gain = 447.223
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1553.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1554.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:24 . Memory (MB): peak = 1554.992 ; gain = 449.012
INFO: [Common 17-1381] The checkpoint 'D:/work_2/FPGA_Harman_Final_Project/250727_ov7670_z720/250727_ov7670_z720.runs/synth_1/OV7640_HDMI_Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OV7640_HDMI_Display_utilization_synth.rpt -pb OV7640_HDMI_Display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 11:39:34 2025...
