<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8 Project: /mnt/V8SourceCode/src/codegen/riscv/extension-riscv-v.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">V8 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('extension-riscv-v_8cc_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">extension-riscv-v.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="extension-riscv-v_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160; </div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="extension-riscv-v_8h.html">src/codegen/riscv/extension-riscv-v.h</a>&quot;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="codegen_2assembler_8h.html">src/codegen/assembler.h</a>&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="constant-riscv-v_8h.html">src/codegen/riscv/constant-riscv-v.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="register-riscv_8h.html">src/codegen/riscv/register-riscv.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// RVV</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a43aad97b393276d46be2966670328626">   17</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a43aad97b393276d46be2966670328626">AssemblerRISCVV::vredmaxu_vs</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1,</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;                                  <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a23eb8c685135ecf28ee9402b70be8fb4">VREDMAXU_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, mask);</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;}</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2b67ab269d2f411098fa45e368993ecb">   22</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2b67ab269d2f411098fa45e368993ecb">AssemblerRISCVV::vredmax_vs</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1,</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;                                 <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a8af7e4d6aa031a483136c4860322c073">VREDMAX_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, mask);</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;}</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a11f248e698f8f2af36c8053950753be3">   27</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a11f248e698f8f2af36c8053950753be3">AssemblerRISCVV::vredmin_vs</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1,</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                                 <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#ae2d6a7422e1f963819bd4dcaa3ee6b87">VREDMIN_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, mask);</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a34ebffbd148f7e68c5067caabec2c854">   32</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a34ebffbd148f7e68c5067caabec2c854">AssemblerRISCVV::vredminu_vs</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                  <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a90c8bf34c69b7b74ec654ea5c2125de7">VREDMINU_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, mask);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vmv_vv(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, v0, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;}</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aec79cf67e818d3a295f5c9f185517cd5">   41</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aec79cf67e818d3a295f5c9f185517cd5">AssemblerRISCVV::vmv_vx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1) {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">OP_IVX</a>, vd, rs1, v0, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;}</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a217f491fc0a9bc340c86308ae53bd692">   45</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a217f491fc0a9bc340c86308ae53bd692">AssemblerRISCVV::vmv_vi</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, uint8_t simm5) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, vd, simm5, v0, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2c81e19c8b677582937c6047490ceac8">   49</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2c81e19c8b677582937c6047490ceac8">AssemblerRISCVV::vmv_xs</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#aa94151b9a61e874e2139d1f13d247656">VWXUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, rd, 0b00000, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aebfb524eb05b137de7c43570a68e9bed">   53</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aebfb524eb05b137de7c43570a68e9bed">AssemblerRISCVV::vmv_sx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a980d02dfd210346d5d27c8b6c504a5ff">VRXUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a4a9199754d2041aef78e05ae6005943e">OP_MVX</a>, vd, rs1, v0, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a1fa4b2f3ff84b6219adcc8e663c78f95">   57</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a1fa4b2f3ff84b6219adcc8e663c78f95">AssemblerRISCVV::vmerge_vv</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a101622e844e936830bb8dc317053447c">   61</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a101622e844e936830bb8dc317053447c">AssemblerRISCVV::vmerge_vx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">OP_IVX</a>, vd, rs1, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a79c02040b23ab764eb790858c6aa6d17">   65</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a79c02040b23ab764eb790858c6aa6d17">AssemblerRISCVV::vmerge_vi</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, uint8_t imm5, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, vd, imm5, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2b060a1774e4791bcc7ebdb91bf367a8">   69</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2b060a1774e4791bcc7ebdb91bf367a8">AssemblerRISCVV::vadc_vv</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a8f0b9e4f8f1f88a8eedda2d4d71d1891">VADC_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5c4bf27a12fa128b88d8f7f147dd82ec">   73</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5c4bf27a12fa128b88d8f7f147dd82ec">AssemblerRISCVV::vadc_vx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a8f0b9e4f8f1f88a8eedda2d4d71d1891">VADC_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">OP_IVX</a>, vd, rs1, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#af98778da505af1e7618ddfb8d1d3526f">   77</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#af98778da505af1e7618ddfb8d1d3526f">AssemblerRISCVV::vadc_vi</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, uint8_t imm5, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a8f0b9e4f8f1f88a8eedda2d4d71d1891">VADC_FUNCT6</a>, vd, imm5, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;}</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a063116ac6901ce7e753bde94b1100789">   81</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a063116ac6901ce7e753bde94b1100789">AssemblerRISCVV::vmadc_vv</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a2c6620ad6c2e993b8b710a9556ea9427">VMADC_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a3f367e62008dbafb5a23a689448114f9">   85</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a3f367e62008dbafb5a23a689448114f9">AssemblerRISCVV::vmadc_vx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a2c6620ad6c2e993b8b710a9556ea9427">VMADC_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">OP_IVX</a>, vd, rs1, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;}</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a9f259cfaadeff1a7da2ab82dd569ab4c">   89</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a9f259cfaadeff1a7da2ab82dd569ab4c">AssemblerRISCVV::vmadc_vi</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, uint8_t imm5, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a2c6620ad6c2e993b8b710a9556ea9427">VMADC_FUNCT6</a>, vd, imm5, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vrgather_vv(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                  <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="src_2base_2logging_8h.html#a986dc8f4ec6dcd0644efe205c13f8eb7">DCHECK_NE</a>(vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="src_2base_2logging_8h.html#a986dc8f4ec6dcd0644efe205c13f8eb7">DCHECK_NE</a>(vd, vs2);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#afe739363fa74ad81f4ef83210969d28a">VRGATHER_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>, vd, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>, vs2, mask);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vrgather_vi(VRegister vd, VRegister vs2, int8_t imm5,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                  <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="src_2base_2logging_8h.html#a986dc8f4ec6dcd0644efe205c13f8eb7">DCHECK_NE</a>(vd, vs2);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#afe739363fa74ad81f4ef83210969d28a">VRGATHER_FUNCT6</a>, vd, imm5, vs2, mask);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vrgather_vx(VRegister vd, VRegister vs2, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                  <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="src_2base_2logging_8h.html#a986dc8f4ec6dcd0644efe205c13f8eb7">DCHECK_NE</a>(vd, vs2);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#afe739363fa74ad81f4ef83210969d28a">VRGATHER_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">OP_IVX</a>, vd, rs1, vs2, mask);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ac00b68d2adde66d3778c3a6617d5ac2b">  112</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ac00b68d2adde66d3778c3a6617d5ac2b">AssemblerRISCVV::vwaddu_wx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af77d1ebdc32d852ec93afa9821ea3f1e">VWADDUW_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a4a9199754d2041aef78e05ae6005943e">OP_MVX</a>, vd, rs1, vs2, mask);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#af7974d9f6d1e62528b33ccc2afa2031a">  117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#af7974d9f6d1e62528b33ccc2afa2031a">AssemblerRISCVV::vid_v</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#abcf1b21c8de1d4abab4a941755e87e35">VMUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, vd, <a class="code" href="namespacev8_1_1internal.html#a462f4a8438e41c7b7c40b8499a513b0b">VID_V</a>, v0, mask);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">  121</a></span>&#160;<span class="preprocessor">#define DEFINE_OPIVV(name, funct6)                                            \</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vv(VRegister vd, VRegister vs2, VRegister vs1, \</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                                  MaskType mask) {                            \</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_IVV, vd, vs1, vs2, mask);                            \</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">  127</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFVV(name, funct6)                                            \</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vv(VRegister vd, VRegister vs2, VRegister vs1, \</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">                                  MaskType mask) {                            \</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVV, vd, vs1, vs2, mask);                            \</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a16a618ad1dd3e937d6f14cf91fa96de9">  133</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFWV(name, funct6)                                            \</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_wv(VRegister vd, VRegister vs2, VRegister vs1, \</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">                                  MaskType mask) {                            \</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVV, vd, vs1, vs2, mask);                            \</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#aa51a99f9c1f67d4d3ce98d00809bc3d7">  139</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFRED(name, funct6)                                           \</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vs(VRegister vd, VRegister vs2, VRegister vs1, \</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">                                  MaskType mask) {                            \</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVV, vd, vs1, vs2, mask);                            \</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">  145</a></span>&#160;<span class="preprocessor">#define DEFINE_OPIVX(name, funct6)                                           \</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vx(VRegister vd, VRegister vs2, Register rs1, \</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">                                  MaskType mask) {                           \</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_IVX, vd, rs1, vs2, mask);                           \</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">  151</a></span>&#160;<span class="preprocessor">#define DEFINE_OPIVI(name, funct6)                                          \</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vi(VRegister vd, VRegister vs2, int8_t imm5, \</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">                                  MaskType mask) {                          \</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">    GenInstrV(funct6, vd, imm5, vs2, mask);                                 \</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">  157</a></span>&#160;<span class="preprocessor">#define DEFINE_OPMVV(name, funct6)                                            \</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vv(VRegister vd, VRegister vs2, VRegister vs1, \</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">                                  MaskType mask) {                            \</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_MVV, vd, vs1, vs2, mask);                            \</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// void GenInstrV(uint8_t funct6, Opcode opcode, VRegister vd, Register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// rs1,</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//                  VRegister vs2, MaskType mask = NoMask);</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">  166</a></span>&#160;<span class="preprocessor">#define DEFINE_OPMVX(name, funct6)                                           \</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vx(VRegister vd, VRegister vs2, Register rs1, \</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">                                  MaskType mask) {                           \</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_MVX, vd, rs1, vs2, mask);                           \</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">  172</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFVF(name, funct6)                                  \</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vf(VRegister vd, VRegister vs2,      \</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">                                  FPURegister fs1, MaskType mask) { \</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVF, vd, fs1, vs2, mask);                  \</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a054b44a5dc7d4b3ab36d1be79957ccdd">  178</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFWF(name, funct6)                                  \</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_wf(VRegister vd, VRegister vs2,      \</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">                                  FPURegister fs1, MaskType mask) { \</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVF, vd, fs1, vs2, mask);                  \</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">  184</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFVV_FMA(name, funct6)                                        \</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vv(VRegister vd, VRegister vs1, VRegister vs2, \</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                  MaskType mask) {                            \</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVV, vd, vs1, vs2, mask);                            \</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">  190</a></span>&#160;<span class="preprocessor">#define DEFINE_OPFVF_FMA(name, funct6)                            \</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name##_vf(VRegister vd, FPURegister fs1,  \</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">                                  VRegister vs2, MaskType mask) { \</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    GenInstrV(funct6, OP_FVF, vd, fs1, vs2, mask);                \</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// vector integer extension</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">  197</a></span>&#160;<span class="preprocessor">#define DEFINE_OPMVV_VIE(name, vs1)                                        \</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">  void AssemblerRISCVV::name(VRegister vd, VRegister vs2, MaskType mask) { \</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    GenInstrV(VXUNARY0_FUNCT6, OP_MVV, vd, vs1, vs2, mask);                \</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">  }</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a4df57bfc4a495398db678e87f32647f5">  202</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a4df57bfc4a495398db678e87f32647f5">AssemblerRISCVV::vfmv_vf</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> fs1) {</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ae917e05376a63d4659423acfcbe39388">OP_FVF</a>, vd, fs1, v0, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a99a8433327a3d08d83a97d823803df91">  206</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a99a8433327a3d08d83a97d823803df91">AssemblerRISCVV::vfmv_fs</a>(<a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> fd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#aac27cb98b3f9cb3ec49e07d63a33d39a">VWFUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#adaac37df7320b7ee291ca11b09bedb89">OP_FVV</a>, fd, v0, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aeb7017fe5bc83d7688c89a5f69f22379">  210</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aeb7017fe5bc83d7688c89a5f69f22379">AssemblerRISCVV::vfmv_sf</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> fs) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#aef6797880c7ebec0aac15c7b00bfad09">VRFUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ae917e05376a63d4659423acfcbe39388">OP_FVF</a>, vd, fs, v0, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">NoMask</a>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2e0115b582cc8e33bacb7e211d6daea9">  214</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2e0115b582cc8e33bacb7e211d6daea9">AssemblerRISCVV::vfmerge_vf</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> fs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2) {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">VMV_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#ae917e05376a63d4659423acfcbe39388">OP_FVF</a>, vd, fs1, vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">Mask</a>);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vadd, <a class="code" href="namespacev8_1_1internal.html#acab1b6deeab31fc4530c2aae3c7cfde5">VADD_FUNCT6</a>)</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vadd, <a class="code" href="namespacev8_1_1internal.html#acab1b6deeab31fc4530c2aae3c7cfde5">VADD_FUNCT6</a>)</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vadd, <a class="code" href="namespacev8_1_1internal.html#acab1b6deeab31fc4530c2aae3c7cfde5">VADD_FUNCT6</a>)</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsub, <a class="code" href="namespacev8_1_1internal.html#ad92791597bbd2d3e1f857e5c1e303a6c">VSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsub, <a class="code" href="namespacev8_1_1internal.html#ad92791597bbd2d3e1f857e5c1e303a6c">VSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vdiv, <a class="code" href="namespacev8_1_1internal.html#a617d92d6f1e9136c0c453999ed6e2c24">VDIV_FUNCT6</a>)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vdivu, <a class="code" href="namespacev8_1_1internal.html#abf3a00c0e254cc8a8cb8dc718305db01">VDIVU_FUNCT6</a>)</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vmul, <a class="code" href="namespacev8_1_1internal.html#a0d2a180dcc50a674177412273b85a5dd">VMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vmulhu, <a class="code" href="namespacev8_1_1internal.html#a1002497bc955122e2b42e86da815507a">VMULHU_FUNCT6</a>)</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vmulhsu, <a class="code" href="namespacev8_1_1internal.html#ad695fabb5a205735f1edb482e2dd264f">VMULHSU_FUNCT6</a>)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vmulh, <a class="code" href="namespacev8_1_1internal.html#a3d672d65696d84f95a91cb05d02775cb">VMULH_FUNCT6</a>)</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vdiv, <a class="code" href="namespacev8_1_1internal.html#a617d92d6f1e9136c0c453999ed6e2c24">VDIV_FUNCT6</a>)</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vdivu, <a class="code" href="namespacev8_1_1internal.html#abf3a00c0e254cc8a8cb8dc718305db01">VDIVU_FUNCT6</a>)</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vmul, <a class="code" href="namespacev8_1_1internal.html#a0d2a180dcc50a674177412273b85a5dd">VMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vmulhu, <a class="code" href="namespacev8_1_1internal.html#a1002497bc955122e2b42e86da815507a">VMULHU_FUNCT6</a>)</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vmulhsu, <a class="code" href="namespacev8_1_1internal.html#ad695fabb5a205735f1edb482e2dd264f">VMULHSU_FUNCT6</a>)</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vwmul, <a class="code" href="namespacev8_1_1internal.html#a5fe68476154b0f02f6428b858f877c60">VWMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vwmulu, <a class="code" href="namespacev8_1_1internal.html#a5081f192f6ab6ab7482a7eba7047dbfc">VWMULU_FUNCT6</a>)</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vmulh, <a class="code" href="namespacev8_1_1internal.html#a3d672d65696d84f95a91cb05d02775cb">VMULH_FUNCT6</a>)</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vwadd, <a class="code" href="namespacev8_1_1internal.html#a36ccb83ec8bdcf884b2899fd26deaef9">VWADD_FUNCT6</a>)</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vwaddu, <a class="code" href="namespacev8_1_1internal.html#a14196c6893e412c4fdaa8ac3d3493ae6">VWADDU_FUNCT6</a>)</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a>(vcompress, <a class="code" href="namespacev8_1_1internal.html#a8d4bedb9c91cc56c6729a8d54f3fc789">VCOMPRESS_FUNCT6</a>)</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsadd, <a class="code" href="namespacev8_1_1internal.html#afe904b9f8084a46acb6ef5c5920d21df">VSADD_FUNCT6</a>)</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsadd, <a class="code" href="namespacev8_1_1internal.html#afe904b9f8084a46acb6ef5c5920d21df">VSADD_FUNCT6</a>)</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vsadd, <a class="code" href="namespacev8_1_1internal.html#afe904b9f8084a46acb6ef5c5920d21df">VSADD_FUNCT6</a>)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsaddu, <a class="code" href="namespacev8_1_1internal.html#a74d5432808b205aa6e8349951fd2e4f5">VSADDU_FUNCT6</a>)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsaddu, <a class="code" href="namespacev8_1_1internal.html#a74d5432808b205aa6e8349951fd2e4f5">VSADDU_FUNCT6</a>)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vsaddu, <a class="code" href="namespacev8_1_1internal.html#a74d5432808b205aa6e8349951fd2e4f5">VSADDU_FUNCT6</a>)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vssub, <a class="code" href="namespacev8_1_1internal.html#a5523f7fca3ef81304b5340e4398bd52e">VSSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vssub, <a class="code" href="namespacev8_1_1internal.html#a5523f7fca3ef81304b5340e4398bd52e">VSSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vssubu, <a class="code" href="namespacev8_1_1internal.html#ac930ae730ce970b5b4352fd8c988fb26">VSSUBU_FUNCT6</a>)</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vssubu, <a class="code" href="namespacev8_1_1internal.html#ac930ae730ce970b5b4352fd8c988fb26">VSSUBU_FUNCT6</a>)</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vrsub, <a class="code" href="namespacev8_1_1internal.html#a3818629b6d9709e5229533bcabf173ec">VRSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vrsub, <a class="code" href="namespacev8_1_1internal.html#a3818629b6d9709e5229533bcabf173ec">VRSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vminu, <a class="code" href="namespacev8_1_1internal.html#a94eae2b29c2d005892c2e80506bb8c60">VMINU_FUNCT6</a>)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vminu, <a class="code" href="namespacev8_1_1internal.html#a94eae2b29c2d005892c2e80506bb8c60">VMINU_FUNCT6</a>)</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmin, <a class="code" href="namespacev8_1_1internal.html#ac2d2c923f71325d44ee82773fd99d6e7">VMIN_FUNCT6</a>)</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmin, <a class="code" href="namespacev8_1_1internal.html#ac2d2c923f71325d44ee82773fd99d6e7">VMIN_FUNCT6</a>)</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmaxu, <a class="code" href="namespacev8_1_1internal.html#a004ab9c1676aaeb1bd9fbe384e690e92">VMAXU_FUNCT6</a>)</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmaxu, <a class="code" href="namespacev8_1_1internal.html#a004ab9c1676aaeb1bd9fbe384e690e92">VMAXU_FUNCT6</a>)</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmax, <a class="code" href="namespacev8_1_1internal.html#a7840e634b378617b2385797d879e9f25">VMAX_FUNCT6</a>)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmax, <a class="code" href="namespacev8_1_1internal.html#a7840e634b378617b2385797d879e9f25">VMAX_FUNCT6</a>)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vand, <a class="code" href="namespacev8_1_1internal.html#a805de3aac1f4cca4e4e6543f85db30dc">VAND_FUNCT6</a>)</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vand, <a class="code" href="namespacev8_1_1internal.html#a805de3aac1f4cca4e4e6543f85db30dc">VAND_FUNCT6</a>)</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vand, <a class="code" href="namespacev8_1_1internal.html#a805de3aac1f4cca4e4e6543f85db30dc">VAND_FUNCT6</a>)</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vor, <a class="code" href="namespacev8_1_1internal.html#a7bb24273e475d17d9070c8504e4a74bd">VOR_FUNCT6</a>)</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vor, <a class="code" href="namespacev8_1_1internal.html#a7bb24273e475d17d9070c8504e4a74bd">VOR_FUNCT6</a>)</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vor, <a class="code" href="namespacev8_1_1internal.html#a7bb24273e475d17d9070c8504e4a74bd">VOR_FUNCT6</a>)</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vxor, <a class="code" href="namespacev8_1_1internal.html#a56e55bbb53c41bfc9819b9bafe7bcd8d">VXOR_FUNCT6</a>)</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vxor, <a class="code" href="namespacev8_1_1internal.html#a56e55bbb53c41bfc9819b9bafe7bcd8d">VXOR_FUNCT6</a>)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vxor, <a class="code" href="namespacev8_1_1internal.html#a56e55bbb53c41bfc9819b9bafe7bcd8d">VXOR_FUNCT6</a>)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vslidedown, <a class="code" href="namespacev8_1_1internal.html#a929aac4c1b9ad0d2cda9b224708c959a">VSLIDEDOWN_FUNCT6</a>)</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vslidedown, <a class="code" href="namespacev8_1_1internal.html#a929aac4c1b9ad0d2cda9b224708c959a">VSLIDEDOWN_FUNCT6</a>)</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vslide1down, <a class="code" href="namespacev8_1_1internal.html#a929aac4c1b9ad0d2cda9b224708c959a">VSLIDEDOWN_FUNCT6</a>)</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfslide1down, <a class="code" href="namespacev8_1_1internal.html#a929aac4c1b9ad0d2cda9b224708c959a">VSLIDEDOWN_FUNCT6</a>)</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vslideup, <a class="code" href="namespacev8_1_1internal.html#ac328cb12a3b0e62313bcf93ba4f5f26b">VSLIDEUP_FUNCT6</a>)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vslideup, <a class="code" href="namespacev8_1_1internal.html#ac328cb12a3b0e62313bcf93ba4f5f26b">VSLIDEUP_FUNCT6</a>)</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a>(vslide1up, <a class="code" href="namespacev8_1_1internal.html#ac328cb12a3b0e62313bcf93ba4f5f26b">VSLIDEUP_FUNCT6</a>)</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfslide1up, <a class="code" href="namespacev8_1_1internal.html#ac328cb12a3b0e62313bcf93ba4f5f26b">VSLIDEUP_FUNCT6</a>)</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmseq, <a class="code" href="namespacev8_1_1internal.html#ade9cbd3b68bdaa509844eb2dd8f7daac">VMSEQ_FUNCT6</a>)</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmseq, <a class="code" href="namespacev8_1_1internal.html#ade9cbd3b68bdaa509844eb2dd8f7daac">VMSEQ_FUNCT6</a>)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vmseq, <a class="code" href="namespacev8_1_1internal.html#ade9cbd3b68bdaa509844eb2dd8f7daac">VMSEQ_FUNCT6</a>)</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmsne, <a class="code" href="namespacev8_1_1internal.html#a7189450e7e416d0eb5455a0ab8eb07fc">VMSNE_FUNCT6</a>)</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmsne, <a class="code" href="namespacev8_1_1internal.html#a7189450e7e416d0eb5455a0ab8eb07fc">VMSNE_FUNCT6</a>)</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vmsne, <a class="code" href="namespacev8_1_1internal.html#a7189450e7e416d0eb5455a0ab8eb07fc">VMSNE_FUNCT6</a>)</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmsltu, <a class="code" href="namespacev8_1_1internal.html#a80c29de0567bd2fd4ab95e538d309eb2">VMSLTU_FUNCT6</a>)</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmsltu, <a class="code" href="namespacev8_1_1internal.html#a80c29de0567bd2fd4ab95e538d309eb2">VMSLTU_FUNCT6</a>)</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmslt, <a class="code" href="namespacev8_1_1internal.html#a66ea1588dfa5f2d6a6fe953778f4e745">VMSLT_FUNCT6</a>)</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmslt, <a class="code" href="namespacev8_1_1internal.html#a66ea1588dfa5f2d6a6fe953778f4e745">VMSLT_FUNCT6</a>)</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160; </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmsle, <a class="code" href="namespacev8_1_1internal.html#a34b025ed67762f38dbb99006a210a4f3">VMSLE_FUNCT6</a>)</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmsle, <a class="code" href="namespacev8_1_1internal.html#a34b025ed67762f38dbb99006a210a4f3">VMSLE_FUNCT6</a>)</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vmsle, <a class="code" href="namespacev8_1_1internal.html#a34b025ed67762f38dbb99006a210a4f3">VMSLE_FUNCT6</a>)</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vmsleu, <a class="code" href="namespacev8_1_1internal.html#ac3275b4fad3bdacb83e8ddab1c7d55dd">VMSLEU_FUNCT6</a>)</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmsleu, <a class="code" href="namespacev8_1_1internal.html#ac3275b4fad3bdacb83e8ddab1c7d55dd">VMSLEU_FUNCT6</a>)</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vmsleu, <a class="code" href="namespacev8_1_1internal.html#ac3275b4fad3bdacb83e8ddab1c7d55dd">VMSLEU_FUNCT6</a>)</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vmsgt, <a class="code" href="namespacev8_1_1internal.html#ac73b3ec57c9aab7e3fd94d7c396b91cb">VMSGT_FUNCT6</a>)</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmsgt, <a class="code" href="namespacev8_1_1internal.html#ac73b3ec57c9aab7e3fd94d7c396b91cb">VMSGT_FUNCT6</a>)</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vmsgtu, <a class="code" href="namespacev8_1_1internal.html#a0e280e526643d5c5941a230adf647cef">VMSGTU_FUNCT6</a>)</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vmsgtu, <a class="code" href="namespacev8_1_1internal.html#a0e280e526643d5c5941a230adf647cef">VMSGTU_FUNCT6</a>)</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsrl, <a class="code" href="namespacev8_1_1internal.html#aa7ed9be4e0c9f86623a7946de6eb843c">VSRL_FUNCT6</a>)</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsrl, <a class="code" href="namespacev8_1_1internal.html#aa7ed9be4e0c9f86623a7946de6eb843c">VSRL_FUNCT6</a>)</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vsrl, <a class="code" href="namespacev8_1_1internal.html#aa7ed9be4e0c9f86623a7946de6eb843c">VSRL_FUNCT6</a>)</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsra, <a class="code" href="namespacev8_1_1internal.html#af9808326595e8f72da334367611e67f9">VSRA_FUNCT6</a>)</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsra, <a class="code" href="namespacev8_1_1internal.html#af9808326595e8f72da334367611e67f9">VSRA_FUNCT6</a>)</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vsra, <a class="code" href="namespacev8_1_1internal.html#af9808326595e8f72da334367611e67f9">VSRA_FUNCT6</a>)</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsll, <a class="code" href="namespacev8_1_1internal.html#a51841d7a90af55b7da3d08342de6480c">VSLL_FUNCT6</a>)</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsll, <a class="code" href="namespacev8_1_1internal.html#a51841d7a90af55b7da3d08342de6480c">VSLL_FUNCT6</a>)</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vsll, <a class="code" href="namespacev8_1_1internal.html#a51841d7a90af55b7da3d08342de6480c">VSLL_FUNCT6</a>)</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vsmul, <a class="code" href="namespacev8_1_1internal.html#a1420c2396412444b2681d80adbe67fb8">VSMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vsmul, <a class="code" href="namespacev8_1_1internal.html#a1420c2396412444b2681d80adbe67fb8">VSMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfadd, <a class="code" href="namespacev8_1_1internal.html#a8d165f4ddb2b638a0391502501ff6f00">VFADD_FUNCT6</a>)</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfadd, <a class="code" href="namespacev8_1_1internal.html#a8d165f4ddb2b638a0391502501ff6f00">VFADD_FUNCT6</a>)</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfsub, <a class="code" href="namespacev8_1_1internal.html#a3cfacbd76f52271fa8a1727c5f46eed0">VFSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfsub, <a class="code" href="namespacev8_1_1internal.html#a3cfacbd76f52271fa8a1727c5f46eed0">VFSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfdiv, <a class="code" href="namespacev8_1_1internal.html#a18493cb620236c695915e1be04b7bb1e">VFDIV_FUNCT6</a>)</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfdiv, <a class="code" href="namespacev8_1_1internal.html#a18493cb620236c695915e1be04b7bb1e">VFDIV_FUNCT6</a>)</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfmul, <a class="code" href="namespacev8_1_1internal.html#abb69b8539c3a705147e3116a7d955075">VFMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfmul, <a class="code" href="namespacev8_1_1internal.html#abb69b8539c3a705147e3116a7d955075">VFMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vmfeq, <a class="code" href="namespacev8_1_1internal.html#a85f344ded8ec0b779bbe5fae9178f827">VMFEQ_FUNCT6</a>)</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vmfne, <a class="code" href="namespacev8_1_1internal.html#adb9892969555a8941e051026d94d405a">VMFNE_FUNCT6</a>)</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vmflt, <a class="code" href="namespacev8_1_1internal.html#aad80a86824350ad3fc11fe5512796630">VMFLT_FUNCT6</a>)</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vmfle, <a class="code" href="namespacev8_1_1internal.html#ad0db88c1ac6d3271feb55c975c5a4a7a">VMFLE_FUNCT6</a>)</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfmax, <a class="code" href="namespacev8_1_1internal.html#a9d2a9301c29247276961f733efc46e77">VFMAX_FUNCT6</a>)</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfmin, <a class="code" href="namespacev8_1_1internal.html#ab2c72676ab473fcaec76aa405c41bdf7">VFMIN_FUNCT6</a>)</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// Vector Widening Floating-Point Add/Subtract Instructions</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfwadd, <a class="code" href="namespacev8_1_1internal.html#adfb2a195c3b19d576dea958ea3fb361e">VFWADD_FUNCT6</a>)</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfwadd, <a class="code" href="namespacev8_1_1internal.html#adfb2a195c3b19d576dea958ea3fb361e">VFWADD_FUNCT6</a>)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfwsub, <a class="code" href="namespacev8_1_1internal.html#ac4d1484eef540fd6bf9ae464a88ad2e9">VFWSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfwsub, <a class="code" href="namespacev8_1_1internal.html#ac4d1484eef540fd6bf9ae464a88ad2e9">VFWSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a16a618ad1dd3e937d6f14cf91fa96de9">DEFINE_OPFWV</a>(vfwadd, <a class="code" href="namespacev8_1_1internal.html#aeb3f595402bb866ff12cbe43d2688603">VFWADD_W_FUNCT6</a>)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a054b44a5dc7d4b3ab36d1be79957ccdd">DEFINE_OPFWF</a>(vfwadd, <a class="code" href="namespacev8_1_1internal.html#aeb3f595402bb866ff12cbe43d2688603">VFWADD_W_FUNCT6</a>)</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a16a618ad1dd3e937d6f14cf91fa96de9">DEFINE_OPFWV</a>(vfwsub, <a class="code" href="namespacev8_1_1internal.html#a43c891dd413602ff54ee7ac742b577c9">VFWSUB_W_FUNCT6</a>)</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a054b44a5dc7d4b3ab36d1be79957ccdd">DEFINE_OPFWF</a>(vfwsub, <a class="code" href="namespacev8_1_1internal.html#a43c891dd413602ff54ee7ac742b577c9">VFWSUB_W_FUNCT6</a>)</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// Vector Widening Floating-Point Reduction Instructions</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aa51a99f9c1f67d4d3ce98d00809bc3d7">DEFINE_OPFRED</a>(vfwredusum, <a class="code" href="namespacev8_1_1internal.html#afa1feb06c20c01c71397b542fc75868a">VFWREDUSUM_FUNCT6</a>)</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aa51a99f9c1f67d4d3ce98d00809bc3d7">DEFINE_OPFRED</a>(vfwredosum, <a class="code" href="namespacev8_1_1internal.html#aafb768894d2bd514b0eab5c4e20ed97b">VFWREDOSUM_FUNCT6</a>)</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// Vector Widening Floating-Point Multiply</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfwmul, <a class="code" href="namespacev8_1_1internal.html#ae0542f13a580bd6223534f02cd9fbe97">VFWMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfwmul, <a class="code" href="namespacev8_1_1internal.html#ae0542f13a580bd6223534f02cd9fbe97">VFWMUL_FUNCT6</a>)</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aa51a99f9c1f67d4d3ce98d00809bc3d7">DEFINE_OPFRED</a>(vfredmax, <a class="code" href="namespacev8_1_1internal.html#a651c633dde0e37a0e65be6aaf44fe2ad">VFREDMAX_FUNCT6</a>)</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfsngj, <a class="code" href="namespacev8_1_1internal.html#a372004689b9eebb6360888ad6c61e0e7">VFSGNJ_FUNCT6</a>)</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfsngj, <a class="code" href="namespacev8_1_1internal.html#a372004689b9eebb6360888ad6c61e0e7">VFSGNJ_FUNCT6</a>)</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfsngjn, <a class="code" href="namespacev8_1_1internal.html#aceb1e49e55d6eba3eb0daf6e3e44608e">VFSGNJN_FUNCT6</a>)</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfsngjn, <a class="code" href="namespacev8_1_1internal.html#aceb1e49e55d6eba3eb0daf6e3e44608e">VFSGNJN_FUNCT6</a>)</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a>(vfsngjx, <a class="code" href="namespacev8_1_1internal.html#a93c6989fc7b0c1459a55fa45ee0532f1">VFSGNJX_FUNCT6</a>)</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a>(vfsngjx, <a class="code" href="namespacev8_1_1internal.html#a93c6989fc7b0c1459a55fa45ee0532f1">VFSGNJX_FUNCT6</a>)</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">// Vector Single-Width Floating-Point Fused Multiply-Add Instructions</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfmadd, <a class="code" href="namespacev8_1_1internal.html#a15446172bdaef51420dbc935f1d0d6ec">VFMADD_FUNCT6</a>)</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfmadd, <a class="code" href="namespacev8_1_1internal.html#a15446172bdaef51420dbc935f1d0d6ec">VFMADD_FUNCT6</a>)</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfmsub, <a class="code" href="namespacev8_1_1internal.html#a3a77d105232e88e80a6729ad816976e6">VFMSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfmsub, <a class="code" href="namespacev8_1_1internal.html#a3a77d105232e88e80a6729ad816976e6">VFMSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfmacc, <a class="code" href="namespacev8_1_1internal.html#a0c7f4f99d2e3e8a0941a7c14fbed2781">VFMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfmacc, <a class="code" href="namespacev8_1_1internal.html#a0c7f4f99d2e3e8a0941a7c14fbed2781">VFMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfmsac, <a class="code" href="namespacev8_1_1internal.html#a8c3ac4a4504a55c892fe4c28be40702d">VFMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfmsac, <a class="code" href="namespacev8_1_1internal.html#a8c3ac4a4504a55c892fe4c28be40702d">VFMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfnmadd, <a class="code" href="namespacev8_1_1internal.html#a728156c21b4ee9f393d5688973e2ed4a">VFNMADD_FUNCT6</a>)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfnmadd, <a class="code" href="namespacev8_1_1internal.html#a728156c21b4ee9f393d5688973e2ed4a">VFNMADD_FUNCT6</a>)</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfnmsub, <a class="code" href="namespacev8_1_1internal.html#acabf06f4619b7ac5ffe0918acaa9b7f3">VFNMSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfnmsub, <a class="code" href="namespacev8_1_1internal.html#acabf06f4619b7ac5ffe0918acaa9b7f3">VFNMSUB_FUNCT6</a>)</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfnmacc, <a class="code" href="namespacev8_1_1internal.html#ab7812d673770ed6295386d1b91a848cc">VFNMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfnmacc, <a class="code" href="namespacev8_1_1internal.html#ab7812d673770ed6295386d1b91a848cc">VFNMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfnmsac, <a class="code" href="namespacev8_1_1internal.html#ada1ee5458208b570ca1b0c5add57e6a3">VFNMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfnmsac, <a class="code" href="namespacev8_1_1internal.html#ada1ee5458208b570ca1b0c5add57e6a3">VFNMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">// Vector Widening Floating-Point Fused Multiply-Add Instructions</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfwmacc, <a class="code" href="namespacev8_1_1internal.html#a21bdc45b45dd08a55698c337d9887f9c">VFWMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfwmacc, <a class="code" href="namespacev8_1_1internal.html#a21bdc45b45dd08a55698c337d9887f9c">VFWMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfwnmacc, <a class="code" href="namespacev8_1_1internal.html#a5147a91bcc925a0db30664ff04d81a9b">VFWNMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfwnmacc, <a class="code" href="namespacev8_1_1internal.html#a5147a91bcc925a0db30664ff04d81a9b">VFWNMACC_FUNCT6</a>)</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfwmsac, <a class="code" href="namespacev8_1_1internal.html#aed82bae0da8cdfc5f25bdaf43584b3de">VFWMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfwmsac, <a class="code" href="namespacev8_1_1internal.html#aed82bae0da8cdfc5f25bdaf43584b3de">VFWMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a>(vfwnmsac, <a class="code" href="namespacev8_1_1internal.html#a84e1b396b9c2855ee7601c9c3fdefb7d">VFWNMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a>(vfwnmsac, <a class="code" href="namespacev8_1_1internal.html#a84e1b396b9c2855ee7601c9c3fdefb7d">VFWNMSAC_FUNCT6</a>)</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// Vector Narrowing Fixed-Point Clip Instructions</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vnclip, <a class="code" href="namespacev8_1_1internal.html#ade5ceca8d92c5fadead880593d06ed81">VNCLIP_FUNCT6</a>)</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vnclip, <a class="code" href="namespacev8_1_1internal.html#ade5ceca8d92c5fadead880593d06ed81">VNCLIP_FUNCT6</a>)</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vnclip, <a class="code" href="namespacev8_1_1internal.html#ade5ceca8d92c5fadead880593d06ed81">VNCLIP_FUNCT6</a>)</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a>(vnclipu, <a class="code" href="namespacev8_1_1internal.html#ac0d6fcac9ecfa033039f717d9a94af9f">VNCLIPU_FUNCT6</a>)</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a>(vnclipu, <a class="code" href="namespacev8_1_1internal.html#ac0d6fcac9ecfa033039f717d9a94af9f">VNCLIPU_FUNCT6</a>)</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a>(vnclipu, <a class="code" href="namespacev8_1_1internal.html#ac0d6fcac9ecfa033039f717d9a94af9f">VNCLIPU_FUNCT6</a>)</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// Vector Integer Extension</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a>(vzext_vf8, 0b00010)</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a>(vsext_vf8, 0b00011)</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a>(vzext_vf4, 0b00100)</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a>(vsext_vf4, 0b00101)</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a>(vzext_vf2, 0b00110)</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<a class="code" href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a>(vsext_vf2, 0b00111)</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#undef DEFINE_OPIVI</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#undef DEFINE_OPIVV</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#undef DEFINE_OPIVX</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#undef DEFINE_OPFVV</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#undef DEFINE_OPFWV</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#undef DEFINE_OPFVF</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#undef DEFINE_OPFWF</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#undef DEFINE_OPFVV_FMA</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#undef DEFINE_OPFVF_FMA</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#undef DEFINE_OPMVV_VIE</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a7a11864dc4ed047ddc0d7bae67e9f2a2">  419</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a7a11864dc4ed047ddc0d7bae67e9f2a2">AssemblerRISCVV::vsetvli</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a9fd7c19566f4a675fa570d6c6243a32a">Vlmul</a> vlmul,</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#adb0c29fc5dce16ee2d9a2d108e3a3eeb">TailAgnosticType</a> tail, <a class="code" href="namespacev8_1_1internal.html#ac32ecba880a377a7f55cbaac76cdb604">MaskAgnosticType</a> mask) {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> zimm = <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2a38bb8dc1e75ebe5de94878e31c890b">GenZimm</a>(vsew, vlmul, tail, mask);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d">OP_V</a> | ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a5ba0cf756d706e2c4940072d182552f0">kRvvRdShift</a>) | (0x7 &lt;&lt; 12) |</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) |</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                (((uint32_t)zimm &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2708b2f972d2e84cc63f43e1cb0ca117">kRvvZimmShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a6f11c263719b1d6de188f86bf1821704">kRvvZimmMask</a>) | 0x0 &lt;&lt; 31;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8620b4372d0f7cb7e9db34145467487d">  428</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8620b4372d0f7cb7e9db34145467487d">AssemblerRISCVV::vsetivli</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint8_t uimm, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#a9fd7c19566f4a675fa570d6c6243a32a">Vlmul</a> vlmul, <a class="code" href="namespacev8_1_1internal.html#adb0c29fc5dce16ee2d9a2d108e3a3eeb">TailAgnosticType</a> tail,</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                               <a class="code" href="namespacev8_1_1internal.html#ac32ecba880a377a7f55cbaac76cdb604">MaskAgnosticType</a> mask) {</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint5(uimm));</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> zimm = <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2a38bb8dc1e75ebe5de94878e31c890b">GenZimm</a>(vsew, vlmul, tail, mask) &amp; 0x3FF;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d">OP_V</a> | ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a5ba0cf756d706e2c4940072d182552f0">kRvvRdShift</a>) | (0x7 &lt;&lt; 12) |</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                ((uimm &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a1361ff8fee9ec1ee363165bd68cc1024">kRvvUimmShift</a>) |</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                (((uint32_t)zimm &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2708b2f972d2e84cc63f43e1cb0ca117">kRvvZimmShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a6f11c263719b1d6de188f86bf1821704">kRvvZimmMask</a>) | 0x3 &lt;&lt; 30;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;}</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160; </div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa9fa6ca0421bb3c9c107b3a5208b3e07">  439</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab63065fc5116b15c26a872e103fe92dc">AssemblerRISCVV::vsetvl</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2) {</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d">OP_V</a> | ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a5ba0cf756d706e2c4940072d182552f0">kRvvRdShift</a>) | (0x7 &lt;&lt; 12) |</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) |</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                ((rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d7d47a05c4c746fa97d22b522fd7c9c">kRvvRs2Shift</a>) | 0x40 &lt;&lt; 25;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">  446</a></span>&#160;uint8_t <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(<a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew) {</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  uint8_t width;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">switch</span> (vsew) {</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">case</span> E8:</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      width = 0b000;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">case</span> E16:</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      width = 0b101;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">case</span> E32:</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      width = 0b110;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      width = 0b111;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  }</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">return</span> width;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// OPIVV OPFVV OPMVV</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5cfc896e840f13ce4f95dac5ae7bd64a">  466</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#adaac37df7320b7ee291ca11b09bedb89">OP_FVV</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>);</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                ((<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#af696a3f92d879a96fd587a165c377fe0">kRvvVs1Shift</a>) |</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;}</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a70d8749f210ed1bf6b3f46d9cfc452db">  476</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                                int8_t vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#adaac37df7320b7ee291ca11b09bedb89">OP_FVV</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">OP_IVV</a>);</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                ((<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a> &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#af696a3f92d879a96fd587a165c377fe0">kRvvVs1Shift</a>) |</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// OPMVV OPFVV</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a464a346a75b2c88ed63e0b65888e6705">  486</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#adaac37df7320b7ee291ca11b09bedb89">OP_FVV</a>);</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                ((<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#af696a3f92d879a96fd587a165c377fe0">kRvvVs1Shift</a>) |</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;}</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// OPFVV</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ac2826b701bc346f519a07c9a5a54c8bc">  497</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> fd,</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#adaac37df7320b7ee291ca11b09bedb89">OP_FVV</a>);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                ((fd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                ((<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a>.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#af696a3f92d879a96fd587a165c377fe0">kRvvVs1Shift</a>) |</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;}</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// OPIVX OPMVX</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2063b78ff71564b497ba405ffcf83231">  508</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">OP_IVX</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#a4a9199754d2041aef78e05ae6005943e">OP_MVX</a>);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) |</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// OPFVF</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a0d927191bca8cedcbe0c3388b0b3db0b">  519</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> fs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#ae917e05376a63d4659423acfcbe39388">OP_FVF</a>);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                ((fs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) |</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// OPMVX</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#afdb05e781281bb737489fb9808e393fb">  530</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | <a class="code" href="namespacev8_1_1internal.html#a4a9199754d2041aef78e05ae6005943e">OP_MVX</a> | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) |</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// OPIVI</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a0de06b3883509d6306114a5aabd52d3f">  539</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, int8_t imm5,</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(is_uint5(imm5) || is_int5(imm5));</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | <a class="code" href="namespacev8_1_1internal.html#a751ee56243e0ff6afc6046f5ab63f7a6">OP_IVI</a> | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                (((uint32_t)imm5 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a709e29871ebee78b929cc9ff987b3139">kRvvImm5Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aaaa34d601ea1e308b43d882e6764a1b3">kRvvImm5Mask</a>) |</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;}</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">// VL VS</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a0388409446123bfcdb107ef7a5e5edcd">  550</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, uint8_t width, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t umop, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask,</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                uint8_t IsMop, <span class="keywordtype">bool</span> IsMew, uint8_t Nf) {</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>);</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aedb07869d3fd1be1264382bc3140b2c8">kRvvVdMask</a>) |</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                ((width &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a5efd3f3ac930fe113321cbe3a7f79f5e">kRvvWidthShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a814bab9ec186080a01628fc0c5b0e537">kRvvWidthMask</a>) |</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aad5c2ccfe79566bdbc9a43c86d6de69e">kRvvRs1Mask</a>) |</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                ((umop &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d7d47a05c4c746fa97d22b522fd7c9c">kRvvRs2Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#ac0551a7a9d2b6c00560e156ee138ef4c">kRvvRs2Mask</a>) |</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                ((mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aa7858f3e816739514bbe4d0f7475915f">kRvvVmMask</a>) |</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                ((IsMop &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ab7e8ddd965be557b229f3fe485569cd9">kRvvMopShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a416f6b2017bd48071df94d4f218c759b">kRvvMopMask</a>) |</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                ((IsMew &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a803250905e3b6ba6581324ec08ce2942">kRvvMewShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a031bbe0d11bb15ca112bba7efa8462b5">kRvvMewMask</a>) |</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                ((Nf &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ab631a1f83069a91b01cf602000ab02c3">kRvvNfShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a1d32a7061a512bc13ead146019caa993">kRvvNfMask</a>);</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;}</div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a261843eaff9a36bfa8532650fc9b0404">  564</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, uint8_t width, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask,</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                uint8_t IsMop, <span class="keywordtype">bool</span> IsMew, uint8_t Nf) {</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>);</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aedb07869d3fd1be1264382bc3140b2c8">kRvvVdMask</a>) |</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                ((width &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a5efd3f3ac930fe113321cbe3a7f79f5e">kRvvWidthShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a814bab9ec186080a01628fc0c5b0e537">kRvvWidthMask</a>) |</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aad5c2ccfe79566bdbc9a43c86d6de69e">kRvvRs1Mask</a>) |</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                ((rs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d7d47a05c4c746fa97d22b522fd7c9c">kRvvRs2Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#ac0551a7a9d2b6c00560e156ee138ef4c">kRvvRs2Mask</a>) |</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                ((mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aa7858f3e816739514bbe4d0f7475915f">kRvvVmMask</a>) |</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                ((IsMop &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ab7e8ddd965be557b229f3fe485569cd9">kRvvMopShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a416f6b2017bd48071df94d4f218c759b">kRvvMopMask</a>) |</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                ((IsMew &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a803250905e3b6ba6581324ec08ce2942">kRvvMewShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a031bbe0d11bb15ca112bba7efa8462b5">kRvvMewMask</a>) |</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                ((Nf &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ab631a1f83069a91b01cf602000ab02c3">kRvvNfShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a1d32a7061a512bc13ead146019caa993">kRvvNfMask</a>);</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// VL VS AMO</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a04fd250cd2057533c0a744ab62561382">  579</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, uint8_t width, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd,</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                uint8_t IsMop, <span class="keywordtype">bool</span> IsMew, uint8_t Nf) {</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a> || opcode == <a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3">AMO</a>);</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = opcode | ((vd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aedb07869d3fd1be1264382bc3140b2c8">kRvvVdMask</a>) |</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                ((width &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a5efd3f3ac930fe113321cbe3a7f79f5e">kRvvWidthShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a814bab9ec186080a01628fc0c5b0e537">kRvvWidthMask</a>) |</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                ((rs1.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">kRvvRs1Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aad5c2ccfe79566bdbc9a43c86d6de69e">kRvvRs1Mask</a>) |</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a2d7d47a05c4c746fa97d22b522fd7c9c">kRvvRs2Shift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#ac0551a7a9d2b6c00560e156ee138ef4c">kRvvRs2Mask</a>) |</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                ((mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#aa7858f3e816739514bbe4d0f7475915f">kRvvVmMask</a>) |</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                ((IsMop &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ab7e8ddd965be557b229f3fe485569cd9">kRvvMopShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a416f6b2017bd48071df94d4f218c759b">kRvvMopMask</a>) |</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                ((IsMew &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a803250905e3b6ba6581324ec08ce2942">kRvvMewShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a031bbe0d11bb15ca112bba7efa8462b5">kRvvMewMask</a>) |</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                ((Nf &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#ab631a1f83069a91b01cf602000ab02c3">kRvvNfShift</a>) &amp; <a class="code" href="namespacev8_1_1internal.html#a1d32a7061a512bc13ead146019caa993">kRvvNfMask</a>);</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// vmv_xs vcpop_m vfirst_m</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aef182db8864e593755f2ec9cb8b635df">  594</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">AssemblerRISCVV::GenInstrV</a>(uint8_t funct6, <a class="code" href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">Opcode</a> opcode, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                uint8_t vs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">DCHECK</a>(opcode == <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>);</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> instr = (funct6 &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">kRvvFunct6Shift</a>) | opcode | (mask &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">kRvvVmShift</a>) |</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                ((rd.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">kRvvVdShift</a>) |</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                ((<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">vs1</a> &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#af696a3f92d879a96fd587a165c377fe0">kRvvVs1Shift</a>) |</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                ((vs2.<a class="code" href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">code</a>() &amp; 0x1F) &lt;&lt; <a class="code" href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">kRvvVs2Shift</a>);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(instr);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ad919aa6ca2147abba5b465d8a2da9308">  604</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ad919aa6ca2147abba5b465d8a2da9308">AssemblerRISCVV::vl</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t lumop, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                         <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b000);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a109715d25b1869e1612dd0c79054e79a">  609</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a109715d25b1869e1612dd0c79054e79a">AssemblerRISCVV::vls</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                          <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b000);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;}</div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5673f76f5f809c1b95b53d2192df8f08">  614</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5673f76f5f809c1b95b53d2192df8f08">AssemblerRISCVV::vlx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                          <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, vs2, mask, 0b11, 0, 0);</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;}</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#af4eb5aec16fa7bc6c5aadb0a2fdcf5d7">  620</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#af4eb5aec16fa7bc6c5aadb0a2fdcf5d7">AssemblerRISCVV::vs</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t sumop, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                         <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b000);</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;}</div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aed859d3891972e5d023e271a8c789ae0">  625</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#aed859d3891972e5d023e271a8c789ae0">AssemblerRISCVV::vss</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs3, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                          <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vs3, rs1, rs2, mask, 0b10, 0, 0b000);</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;}</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8c2695147eb7cb2f3ceaed01dad6c8bc">  631</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8c2695147eb7cb2f3ceaed01dad6c8bc">AssemblerRISCVV::vsx</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                          <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, vs2, mask, 0b11, 0, 0b000);</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;}</div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a04d1957cdf7c5604a3c0aa240044744d">  636</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a04d1957cdf7c5604a3c0aa240044744d">AssemblerRISCVV::vsu</a>(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew,</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                          <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, vs2, mask, 0b01, 0, 0b000);</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;}</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160; </div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg2(<a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b001);</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;}</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160; </div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg3(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b010);</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;}</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg4(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b011);</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg5(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b100);</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;}</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg6(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b101);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; </div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg7(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b110);</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;}</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlseg8(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t lumop,</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, lumop, mask, 0b00, 0, 0b111);</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;}</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg2(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b001);</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;}</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg3(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b010);</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;}</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg4(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b011);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;}</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg5(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b100);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;}</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg6(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b101);</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;}</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg7(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b110);</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;}</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsseg8(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, uint8_t sumop,</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                             <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, sumop, mask, 0b00, 0, 0b111);</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;}</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg2(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b001);</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;}</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg3(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b010);</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;}</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg4(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b011);</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;}</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg5(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b100);</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;}</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg6(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b101);</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;}</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg7(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b110);</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;}</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlsseg8(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b111);</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg2(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b001);</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;}</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg3(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b010);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg4(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b011);</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg5(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b100);</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;}</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg6(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b101);</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;}</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg7(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b110);</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;}</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vssseg8(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs2,</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b10, 0, 0b111);</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;}</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg2(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b001);</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;}</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg3(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b010);</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;}</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg4(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b011);</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;}</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg5(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b100);</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg6(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b101);</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;}</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg7(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b110);</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;}</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vlxseg8(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">LOAD_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b111);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg2(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b001);</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg3(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b010);</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg4(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b011);</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;}</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg5(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b100);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;}</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg6(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b101);</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;}</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg7(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b110);</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;}</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keywordtype">void</span> AssemblerRISCVV::vsxseg8(VRegister vd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs1, VRegister rs2,</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                              <a class="code" href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">VSew</a> vsew, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  uint8_t width = <a class="code" href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">vsew_switch</a>(vsew);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">STORE_FP</a>, width, vd, rs1, rs2, mask, 0b11, 0, 0b111);</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;}</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160; </div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8cfee81069158eee7a6e65065caa8ea4">  861</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8cfee81069158eee7a6e65065caa8ea4">AssemblerRISCVV::vfirst_m</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#aa94151b9a61e874e2139d1f13d247656">VWXUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, rd, 0b10001, vs2, mask);</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;}</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ae8f035558e0632c089344db81e5f5a96">  865</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ae8f035558e0632c089344db81e5f5a96">AssemblerRISCVV::vcpop_m</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1VRegister.html">VRegister</a> vs2, <a class="code" href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">MaskType</a> mask) {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">GenInstrV</a>(<a class="code" href="namespacev8_1_1internal.html#aa94151b9a61e874e2139d1f13d247656">VWXUNARY0_FUNCT6</a>, <a class="code" href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">OP_MVV</a>, rd, 0b10000, vs2, mask);</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;}</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">  869</a></span>&#160;<a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">LoadStoreLaneParams::LoadStoreLaneParams</a>(<a class="code" href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410">MachineRepresentation</a> rep,</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                                         uint8_t laneidx) {</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#ifdef CAN_USE_RVV_INSTRUCTIONS</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">switch</span> (rep) {</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410a1fba9fff159d7cbedb3b3a6c71f71d8d">MachineRepresentation::kWord8</a>:</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      *<span class="keyword">this</span> = <a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">LoadStoreLaneParams</a>(<a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a010edf7a6819ab373b332a318b932083">laneidx</a>, 8, <a class="code" href="namespacev8_1_1internal.html#aeab9d376b80bb7ee86f5752f90de3953">kRvvVLEN</a> / 16);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410a5f49f2005e9c19fd92d3d401becff7dc">MachineRepresentation::kWord16</a>:</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      *<span class="keyword">this</span> = <a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">LoadStoreLaneParams</a>(<a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a010edf7a6819ab373b332a318b932083">laneidx</a>, 16, <a class="code" href="namespacev8_1_1internal.html#aeab9d376b80bb7ee86f5752f90de3953">kRvvVLEN</a> / 8);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410af30575882aa69e9db7afa3e0a5873fc7">MachineRepresentation::kWord32</a>:</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      *<span class="keyword">this</span> = <a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">LoadStoreLaneParams</a>(<a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a010edf7a6819ab373b332a318b932083">laneidx</a>, 32, <a class="code" href="namespacev8_1_1internal.html#aeab9d376b80bb7ee86f5752f90de3953">kRvvVLEN</a> / 4);</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9">MachineRepresentation::kWord64</a>:</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      *<span class="keyword">this</span> = <a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">LoadStoreLaneParams</a>(<a class="code" href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a010edf7a6819ab373b332a318b932083">laneidx</a>, 64, <a class="code" href="namespacev8_1_1internal.html#aeab9d376b80bb7ee86f5752f90de3953">kRvvVLEN</a> / 2);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <a class="code" href="namespacev8_1_1internal.html#acdec713c25068019f935e35976f5b666">UNREACHABLE</a>();</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  }</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <a class="code" href="namespacev8_1_1internal.html#acdec713c25068019f935e35976f5b666">UNREACHABLE</a>();</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;}</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160; </div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;}  <span class="comment">// namespace internal</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;}  <span class="comment">// namespace v8</span></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a04d1957cdf7c5604a3c0aa240044744d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a04d1957cdf7c5604a3c0aa240044744d">v8::internal::AssemblerRISCVV::vsu</a></div><div class="ttdeci">void vsu(VRegister vd, Register rs1, VRegister vs3, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00636">extension-riscv-v.cc:636</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a063116ac6901ce7e753bde94b1100789"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a063116ac6901ce7e753bde94b1100789">v8::internal::AssemblerRISCVV::vmadc_vv</a></div><div class="ttdeci">void vmadc_vv(VRegister vd, VRegister vs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00081">extension-riscv-v.cc:81</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a101622e844e936830bb8dc317053447c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a101622e844e936830bb8dc317053447c">v8::internal::AssemblerRISCVV::vmerge_vx</a></div><div class="ttdeci">void vmerge_vx(VRegister vd, Register rs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00061">extension-riscv-v.cc:61</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a109715d25b1869e1612dd0c79054e79a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a109715d25b1869e1612dd0c79054e79a">v8::internal::AssemblerRISCVV::vls</a></div><div class="ttdeci">void vls(VRegister vd, Register rs1, Register rs2, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00609">extension-riscv-v.cc:609</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a11f248e698f8f2af36c8053950753be3"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a11f248e698f8f2af36c8053950753be3">v8::internal::AssemblerRISCVV::vredmin_vs</a></div><div class="ttdeci">void vredmin_vs(VRegister vd, VRegister vs2, VRegister vs1, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00027">extension-riscv-v.cc:27</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a1fa4b2f3ff84b6219adcc8e663c78f95"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a1fa4b2f3ff84b6219adcc8e663c78f95">v8::internal::AssemblerRISCVV::vmerge_vv</a></div><div class="ttdeci">void vmerge_vv(VRegister vd, VRegister vs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00057">extension-riscv-v.cc:57</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a217f491fc0a9bc340c86308ae53bd692"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a217f491fc0a9bc340c86308ae53bd692">v8::internal::AssemblerRISCVV::vmv_vi</a></div><div class="ttdeci">void vmv_vi(VRegister vd, uint8_t simm5)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00045">extension-riscv-v.cc:45</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a2a38bb8dc1e75ebe5de94878e31c890b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2a38bb8dc1e75ebe5de94878e31c890b">v8::internal::AssemblerRISCVV::GenZimm</a></div><div class="ttdeci">static int32_t GenZimm(VSew vsew, Vlmul vlmul, TailAgnosticType tail=tu, MaskAgnosticType mask=mu)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8h_source.html#l00020">extension-riscv-v.h:20</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a2b060a1774e4791bcc7ebdb91bf367a8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2b060a1774e4791bcc7ebdb91bf367a8">v8::internal::AssemblerRISCVV::vadc_vv</a></div><div class="ttdeci">void vadc_vv(VRegister vd, VRegister vs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00069">extension-riscv-v.cc:69</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a2b67ab269d2f411098fa45e368993ecb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2b67ab269d2f411098fa45e368993ecb">v8::internal::AssemblerRISCVV::vredmax_vs</a></div><div class="ttdeci">void vredmax_vs(VRegister vd, VRegister vs2, VRegister vs1, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00022">extension-riscv-v.cc:22</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a2c81e19c8b677582937c6047490ceac8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2c81e19c8b677582937c6047490ceac8">v8::internal::AssemblerRISCVV::vmv_xs</a></div><div class="ttdeci">void vmv_xs(Register rd, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00049">extension-riscv-v.cc:49</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a2e0115b582cc8e33bacb7e211d6daea9"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a2e0115b582cc8e33bacb7e211d6daea9">v8::internal::AssemblerRISCVV::vfmerge_vf</a></div><div class="ttdeci">void vfmerge_vf(VRegister vd, FPURegister fs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00214">extension-riscv-v.cc:214</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a34ebffbd148f7e68c5067caabec2c854"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a34ebffbd148f7e68c5067caabec2c854">v8::internal::AssemblerRISCVV::vredminu_vs</a></div><div class="ttdeci">void vredminu_vs(VRegister vd, VRegister vs2, VRegister vs1, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00032">extension-riscv-v.cc:32</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a3f367e62008dbafb5a23a689448114f9"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a3f367e62008dbafb5a23a689448114f9">v8::internal::AssemblerRISCVV::vmadc_vx</a></div><div class="ttdeci">void vmadc_vx(VRegister vd, Register rs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00085">extension-riscv-v.cc:85</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a43aad97b393276d46be2966670328626"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a43aad97b393276d46be2966670328626">v8::internal::AssemblerRISCVV::vredmaxu_vs</a></div><div class="ttdeci">void vredmaxu_vs(VRegister vd, VRegister vs2, VRegister vs1, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00017">extension-riscv-v.cc:17</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a4df57bfc4a495398db678e87f32647f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a4df57bfc4a495398db678e87f32647f5">v8::internal::AssemblerRISCVV::vfmv_vf</a></div><div class="ttdeci">void vfmv_vf(VRegister vd, FPURegister fs1)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00202">extension-riscv-v.cc:202</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a5673f76f5f809c1b95b53d2192df8f08"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5673f76f5f809c1b95b53d2192df8f08">v8::internal::AssemblerRISCVV::vlx</a></div><div class="ttdeci">void vlx(VRegister vd, Register rs1, VRegister vs3, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00614">extension-riscv-v.cc:614</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a5c4bf27a12fa128b88d8f7f147dd82ec"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a5c4bf27a12fa128b88d8f7f147dd82ec">v8::internal::AssemblerRISCVV::vadc_vx</a></div><div class="ttdeci">void vadc_vx(VRegister vd, Register rs1, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00073">extension-riscv-v.cc:73</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a79c02040b23ab764eb790858c6aa6d17"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a79c02040b23ab764eb790858c6aa6d17">v8::internal::AssemblerRISCVV::vmerge_vi</a></div><div class="ttdeci">void vmerge_vi(VRegister vd, uint8_t imm5, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00065">extension-riscv-v.cc:65</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a7a11864dc4ed047ddc0d7bae67e9f2a2"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a7a11864dc4ed047ddc0d7bae67e9f2a2">v8::internal::AssemblerRISCVV::vsetvli</a></div><div class="ttdeci">void vsetvli(Register rd, Register rs1, VSew vsew, Vlmul vlmul, TailAgnosticType tail=tu, MaskAgnosticType mask=mu)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00419">extension-riscv-v.cc:419</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a8620b4372d0f7cb7e9db34145467487d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8620b4372d0f7cb7e9db34145467487d">v8::internal::AssemblerRISCVV::vsetivli</a></div><div class="ttdeci">void vsetivli(Register rd, uint8_t uimm, VSew vsew, Vlmul vlmul, TailAgnosticType tail=tu, MaskAgnosticType mask=mu)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00428">extension-riscv-v.cc:428</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a8c2695147eb7cb2f3ceaed01dad6c8bc"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8c2695147eb7cb2f3ceaed01dad6c8bc">v8::internal::AssemblerRISCVV::vsx</a></div><div class="ttdeci">void vsx(VRegister vd, Register rs1, VRegister vs3, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00631">extension-riscv-v.cc:631</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a8cfee81069158eee7a6e65065caa8ea4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a8cfee81069158eee7a6e65065caa8ea4">v8::internal::AssemblerRISCVV::vfirst_m</a></div><div class="ttdeci">void vfirst_m(Register rd, VRegister vs2, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00861">extension-riscv-v.cc:861</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a99a8433327a3d08d83a97d823803df91"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a99a8433327a3d08d83a97d823803df91">v8::internal::AssemblerRISCVV::vfmv_fs</a></div><div class="ttdeci">void vfmv_fs(FPURegister fd, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00206">extension-riscv-v.cc:206</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_a9f259cfaadeff1a7da2ab82dd569ab4c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#a9f259cfaadeff1a7da2ab82dd569ab4c">v8::internal::AssemblerRISCVV::vmadc_vi</a></div><div class="ttdeci">void vmadc_vi(VRegister vd, uint8_t imm5, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00089">extension-riscv-v.cc:89</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_aa8b5381d990fd51db8c6ec3935cf9be6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#aa8b5381d990fd51db8c6ec3935cf9be6">v8::internal::AssemblerRISCVV::vs1</a></div><div class="ttdeci">VRegister vs1</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8h_source.html#l00071">extension-riscv-v.h:71</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_ab63065fc5116b15c26a872e103fe92dc"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab63065fc5116b15c26a872e103fe92dc">v8::internal::AssemblerRISCVV::vsetvl</a></div><div class="ttdeci">void vsetvl(VSew vsew, Vlmul vlmul, TailAgnosticType tail=tu, MaskAgnosticType mask=mu)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8h_source.html#l00432">extension-riscv-v.h:432</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_ab8a4c1d2b65a47a42926b9e3cc50f38a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#ab8a4c1d2b65a47a42926b9e3cc50f38a">v8::internal::AssemblerRISCVV::GenInstrV</a></div><div class="ttdeci">void GenInstrV(Register rd, Register rs1, Register rs2)</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_ac00b68d2adde66d3778c3a6617d5ac2b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#ac00b68d2adde66d3778c3a6617d5ac2b">v8::internal::AssemblerRISCVV::vwaddu_wx</a></div><div class="ttdeci">void vwaddu_wx(VRegister vd, VRegister vs2, Register rs1, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00112">extension-riscv-v.cc:112</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_ad919aa6ca2147abba5b465d8a2da9308"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#ad919aa6ca2147abba5b465d8a2da9308">v8::internal::AssemblerRISCVV::vl</a></div><div class="ttdeci">void vl(VRegister vd, Register rs1, uint8_t lumop, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00604">extension-riscv-v.cc:604</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_ae8f035558e0632c089344db81e5f5a96"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#ae8f035558e0632c089344db81e5f5a96">v8::internal::AssemblerRISCVV::vcpop_m</a></div><div class="ttdeci">void vcpop_m(Register rd, VRegister vs2, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00865">extension-riscv-v.cc:865</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_aeb7017fe5bc83d7688c89a5f69f22379"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#aeb7017fe5bc83d7688c89a5f69f22379">v8::internal::AssemblerRISCVV::vfmv_sf</a></div><div class="ttdeci">void vfmv_sf(VRegister vd, FPURegister fs)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00210">extension-riscv-v.cc:210</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_aebfb524eb05b137de7c43570a68e9bed"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#aebfb524eb05b137de7c43570a68e9bed">v8::internal::AssemblerRISCVV::vmv_sx</a></div><div class="ttdeci">void vmv_sx(VRegister vd, Register rs1)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00053">extension-riscv-v.cc:53</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_aec79cf67e818d3a295f5c9f185517cd5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#aec79cf67e818d3a295f5c9f185517cd5">v8::internal::AssemblerRISCVV::vmv_vx</a></div><div class="ttdeci">void vmv_vx(VRegister vd, Register rs1)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00041">extension-riscv-v.cc:41</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_aed859d3891972e5d023e271a8c789ae0"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#aed859d3891972e5d023e271a8c789ae0">v8::internal::AssemblerRISCVV::vss</a></div><div class="ttdeci">void vss(VRegister vd, Register rs1, Register rs2, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00625">extension-riscv-v.cc:625</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_af4eb5aec16fa7bc6c5aadb0a2fdcf5d7"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#af4eb5aec16fa7bc6c5aadb0a2fdcf5d7">v8::internal::AssemblerRISCVV::vs</a></div><div class="ttdeci">void vs(VRegister vd, Register rs1, uint8_t sumop, VSew vsew, MaskType mask=NoMask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00620">extension-riscv-v.cc:620</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_af7974d9f6d1e62528b33ccc2afa2031a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#af7974d9f6d1e62528b33ccc2afa2031a">v8::internal::AssemblerRISCVV::vid_v</a></div><div class="ttdeci">void vid_v(VRegister vd, MaskType mask=Mask)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00117">extension-riscv-v.cc:117</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVV_html_af98778da505af1e7618ddfb8d1d3526f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVV.html#af98778da505af1e7618ddfb8d1d3526f">v8::internal::AssemblerRISCVV::vadc_vi</a></div><div class="ttdeci">void vadc_vi(VRegister vd, uint8_t imm5, VRegister vs2)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00077">extension-riscv-v.cc:77</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a26fc099c51302be428ad764d6207fb4c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">v8::internal::AssemblerRiscvBase::emit</a></div><div class="ttdeci">virtual void emit(Instr x)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1FPURegister_html"><div class="ttname"><a href="classv8_1_1internal_1_1FPURegister.html">v8::internal::FPURegister</a></div><div class="ttdef"><b>Definition:</b> <a href="register-loong64_8h_source.html#l00145">register-loong64.h:145</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1LoadStoreLaneParams_html_a010edf7a6819ab373b332a318b932083"><div class="ttname"><a href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a010edf7a6819ab373b332a318b932083">v8::internal::LoadStoreLaneParams::laneidx</a></div><div class="ttdeci">uint8_t laneidx</div><div class="ttdef"><b>Definition:</b> <a href="assembler-arm_8h_source.html#l01494">assembler-arm.h:1494</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1LoadStoreLaneParams_html_a3076f0e8c7c497662e972f603088e16c"><div class="ttname"><a href="classv8_1_1internal_1_1LoadStoreLaneParams.html#a3076f0e8c7c497662e972f603088e16c">v8::internal::LoadStoreLaneParams::LoadStoreLaneParams</a></div><div class="ttdeci">LoadStoreLaneParams(MachineRepresentation rep, uint8_t laneidx)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00869">extension-riscv-v.cc:869</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1RegisterBase_html_ae4f77df87f77114f40f3e8968e1c4a12"><div class="ttname"><a href="classv8_1_1internal_1_1RegisterBase.html#ae4f77df87f77114f40f3e8968e1c4a12">v8::internal::RegisterBase::code</a></div><div class="ttdeci">constexpr int8_t code() const</div><div class="ttdef"><b>Definition:</b> <a href="register-base_8h_source.html#l00043">register-base.h:43</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition:</b> <a href="register-arm_8h_source.html#l00070">register-arm.h:70</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1VRegister_html"><div class="ttname"><a href="classv8_1_1internal_1_1VRegister.html">v8::internal::VRegister</a></div><div class="ttdef"><b>Definition:</b> <a href="register-arm64_8h_source.html#l00346">register-arm64.h:346</a></div></div>
<div class="ttc" id="acodegen_2assembler_8h_html"><div class="ttname"><a href="codegen_2assembler_8h.html">assembler.h</a></div></div>
<div class="ttc" id="aconstant-riscv-v_8h_html"><div class="ttname"><a href="constant-riscv-v_8h.html">constant-riscv-v.h</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a036840b96dc02378841ec29fddee30d3"><div class="ttname"><a href="extension-riscv-v_8cc.html#a036840b96dc02378841ec29fddee30d3">DEFINE_OPFVV</a></div><div class="ttdeci">#define DEFINE_OPFVV(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00127">extension-riscv-v.cc:127</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a054b44a5dc7d4b3ab36d1be79957ccdd"><div class="ttname"><a href="extension-riscv-v_8cc.html#a054b44a5dc7d4b3ab36d1be79957ccdd">DEFINE_OPFWF</a></div><div class="ttdeci">#define DEFINE_OPFWF(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00178">extension-riscv-v.cc:178</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a16a618ad1dd3e937d6f14cf91fa96de9"><div class="ttname"><a href="extension-riscv-v_8cc.html#a16a618ad1dd3e937d6f14cf91fa96de9">DEFINE_OPFWV</a></div><div class="ttdeci">#define DEFINE_OPFWV(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00133">extension-riscv-v.cc:133</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a2d3f1863be02bace749b9bcdef352b3c"><div class="ttname"><a href="extension-riscv-v_8cc.html#a2d3f1863be02bace749b9bcdef352b3c">DEFINE_OPFVV_FMA</a></div><div class="ttdeci">#define DEFINE_OPFVV_FMA(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00184">extension-riscv-v.cc:184</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a46f185c506bc115dc80f330e38991870"><div class="ttname"><a href="extension-riscv-v_8cc.html#a46f185c506bc115dc80f330e38991870">DEFINE_OPIVV</a></div><div class="ttdeci">#define DEFINE_OPIVV(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00121">extension-riscv-v.cc:121</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a793775921a4fac7081becbe7deb5e4a9"><div class="ttname"><a href="extension-riscv-v_8cc.html#a793775921a4fac7081becbe7deb5e4a9">DEFINE_OPMVV</a></div><div class="ttdeci">#define DEFINE_OPMVV(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00157">extension-riscv-v.cc:157</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a7aacb9178c2f784ae60bb4552240151c"><div class="ttname"><a href="extension-riscv-v_8cc.html#a7aacb9178c2f784ae60bb4552240151c">DEFINE_OPMVX</a></div><div class="ttdeci">#define DEFINE_OPMVX(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00166">extension-riscv-v.cc:166</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a7b8d156358a142887e87b35fa831f7ef"><div class="ttname"><a href="extension-riscv-v_8cc.html#a7b8d156358a142887e87b35fa831f7ef">DEFINE_OPFVF</a></div><div class="ttdeci">#define DEFINE_OPFVF(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00172">extension-riscv-v.cc:172</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_a8d32d5dc174ce024a1c3632eacba6e55"><div class="ttname"><a href="extension-riscv-v_8cc.html#a8d32d5dc174ce024a1c3632eacba6e55">DEFINE_OPMVV_VIE</a></div><div class="ttdeci">#define DEFINE_OPMVV_VIE(name, vs1)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00197">extension-riscv-v.cc:197</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_aa51a99f9c1f67d4d3ce98d00809bc3d7"><div class="ttname"><a href="extension-riscv-v_8cc.html#aa51a99f9c1f67d4d3ce98d00809bc3d7">DEFINE_OPFRED</a></div><div class="ttdeci">#define DEFINE_OPFRED(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00139">extension-riscv-v.cc:139</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_aaa12bf34af0480a420bdb5e66d5ba237"><div class="ttname"><a href="extension-riscv-v_8cc.html#aaa12bf34af0480a420bdb5e66d5ba237">DEFINE_OPFVF_FMA</a></div><div class="ttdeci">#define DEFINE_OPFVF_FMA(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00190">extension-riscv-v.cc:190</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_ad1b7a83f99a39aff0a6c6d7d9c0913d6"><div class="ttname"><a href="extension-riscv-v_8cc.html#ad1b7a83f99a39aff0a6c6d7d9c0913d6">DEFINE_OPIVX</a></div><div class="ttdeci">#define DEFINE_OPIVX(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00145">extension-riscv-v.cc:145</a></div></div>
<div class="ttc" id="aextension-riscv-v_8cc_html_af0b63f2933673cc285a34c1b52301c63"><div class="ttname"><a href="extension-riscv-v_8cc.html#af0b63f2933673cc285a34c1b52301c63">DEFINE_OPIVI</a></div><div class="ttdeci">#define DEFINE_OPIVI(name, funct6)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00151">extension-riscv-v.cc:151</a></div></div>
<div class="ttc" id="aextension-riscv-v_8h_html"><div class="ttname"><a href="extension-riscv-v_8h.html">extension-riscv-v.h</a></div></div>
<div class="ttc" id="anamespaceunibrow_html_ab0275d47f9778d486eafe88b18c5851d"><div class="ttname"><a href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">unibrow::int32_t</a></div><div class="ttdeci">int int32_t</div><div class="ttdef"><b>Definition:</b> <a href="unicode_8cc_source.html#l00042">unicode.cc:42</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_1_1ETWJITInterface_html_a6782da00e5166055555c65db3a9ec7eb"><div class="ttname"><a href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">v8::internal::ETWJITInterface::Register</a></div><div class="ttdeci">void Register()</div><div class="ttdef"><b>Definition:</b> <a href="etw-jit-win_8cc_source.html#l00187">etw-jit-win.cc:187</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a004ab9c1676aaeb1bd9fbe384e690e92"><div class="ttname"><a href="namespacev8_1_1internal.html#a004ab9c1676aaeb1bd9fbe384e690e92">v8::internal::VMAXU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMAXU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00228">constant-riscv-v.h:228</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a029d3f99b28738e3a14701a49f72fb3f"><div class="ttname"><a href="namespacev8_1_1internal.html#a029d3f99b28738e3a14701a49f72fb3f">v8::internal::OP_MVV</a></div><div class="ttdeci">constexpr Opcode OP_MVV</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00015">constant-riscv-v.h:15</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a031bbe0d11bb15ca112bba7efa8462b5"><div class="ttname"><a href="namespacev8_1_1internal.html#a031bbe0d11bb15ca112bba7efa8462b5">v8::internal::kRvvMewMask</a></div><div class="ttdeci">const uint32_t kRvvMewMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00401">base-constants-riscv.h:401</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a0c7f4f99d2e3e8a0941a7c14fbed2781"><div class="ttname"><a href="namespacev8_1_1internal.html#a0c7f4f99d2e3e8a0941a7c14fbed2781">v8::internal::VFMACC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMACC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00522">constant-riscv-v.h:522</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a0d2a180dcc50a674177412273b85a5dd"><div class="ttname"><a href="namespacev8_1_1internal.html#a0d2a180dcc50a674177412273b85a5dd">v8::internal::VMUL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMUL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00162">constant-riscv-v.h:162</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a0e280e526643d5c5941a230adf647cef"><div class="ttname"><a href="namespacev8_1_1internal.html#a0e280e526643d5c5941a230adf647cef">v8::internal::VMSGTU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSGTU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00298">constant-riscv-v.h:298</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a1002497bc955122e2b42e86da815507a"><div class="ttname"><a href="namespacev8_1_1internal.html#a1002497bc955122e2b42e86da815507a">v8::internal::VMULHU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMULHU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00158">constant-riscv-v.h:158</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a1361ff8fee9ec1ee363165bd68cc1024"><div class="ttname"><a href="namespacev8_1_1internal.html#a1361ff8fee9ec1ee363165bd68cc1024">v8::internal::kRvvUimmShift</a></div><div class="ttdeci">const int kRvvUimmShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00387">base-constants-riscv.h:387</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a14196c6893e412c4fdaa8ac3d3493ae6"><div class="ttname"><a href="namespacev8_1_1internal.html#a14196c6893e412c4fdaa8ac3d3493ae6">v8::internal::VWADDU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWADDU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00186">constant-riscv-v.h:186</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a1420c2396412444b2681d80adbe67fb8"><div class="ttname"><a href="namespacev8_1_1internal.html#a1420c2396412444b2681d80adbe67fb8">v8::internal::VSMUL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSMUL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00341">constant-riscv-v.h:341</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a15446172bdaef51420dbc935f1d0d6ec"><div class="ttname"><a href="namespacev8_1_1internal.html#a15446172bdaef51420dbc935f1d0d6ec">v8::internal::VFMADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00506">constant-riscv-v.h:506</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a18493cb620236c695915e1be04b7bb1e"><div class="ttname"><a href="namespacev8_1_1internal.html#a18493cb620236c695915e1be04b7bb1e">v8::internal::VFDIV_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFDIV_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00417">constant-riscv-v.h:417</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a1d32a7061a512bc13ead146019caa993"><div class="ttname"><a href="namespacev8_1_1internal.html#a1d32a7061a512bc13ead146019caa993">v8::internal::kRvvNfMask</a></div><div class="ttdeci">const uint32_t kRvvNfMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00405">base-constants-riscv.h:405</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a21bdc45b45dd08a55698c337d9887f9c"><div class="ttname"><a href="namespacev8_1_1internal.html#a21bdc45b45dd08a55698c337d9887f9c">v8::internal::VFWMACC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWMACC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00539">constant-riscv-v.h:539</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a23eb8c685135ecf28ee9402b70be8fb4"><div class="ttname"><a href="namespacev8_1_1internal.html#a23eb8c685135ecf28ee9402b70be8fb4">v8::internal::VREDMAXU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VREDMAXU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00376">constant-riscv-v.h:376</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a2708b2f972d2e84cc63f43e1cb0ca117"><div class="ttname"><a href="namespacev8_1_1internal.html#a2708b2f972d2e84cc63f43e1cb0ca117">v8::internal::kRvvZimmShift</a></div><div class="ttdeci">const int kRvvZimmShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00384">base-constants-riscv.h:384</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a2c6620ad6c2e993b8b710a9556ea9427"><div class="ttname"><a href="namespacev8_1_1internal.html#a2c6620ad6c2e993b8b710a9556ea9427">v8::internal::VMADC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMADC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00350">constant-riscv-v.h:350</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a2d7d47a05c4c746fa97d22b522fd7c9c"><div class="ttname"><a href="namespacev8_1_1internal.html#a2d7d47a05c4c746fa97d22b522fd7c9c">v8::internal::kRvvRs2Shift</a></div><div class="ttdeci">const int kRvvRs2Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00368">base-constants-riscv.h:368</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3324b07f01a8527a75c5c72a4c09d9d9"><div class="ttname"><a href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition:</b> <a href="constants-arm_8h_source.html#l00138">constants-arm.h:138</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a34b025ed67762f38dbb99006a210a4f3"><div class="ttname"><a href="namespacev8_1_1internal.html#a34b025ed67762f38dbb99006a210a4f3">v8::internal::VMSLE_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSLE_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00288">constant-riscv-v.h:288</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a36ccb83ec8bdcf884b2899fd26deaef9"><div class="ttname"><a href="namespacev8_1_1internal.html#a36ccb83ec8bdcf884b2899fd26deaef9">v8::internal::VWADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00182">constant-riscv-v.h:182</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a372004689b9eebb6360888ad6c61e0e7"><div class="ttname"><a href="namespacev8_1_1internal.html#a372004689b9eebb6360888ad6c61e0e7">v8::internal::VFSGNJ_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFSGNJ_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00494">constant-riscv-v.h:494</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3818629b6d9709e5229533bcabf173ec"><div class="ttname"><a href="namespacev8_1_1internal.html#a3818629b6d9709e5229533bcabf173ec">v8::internal::VRSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VRSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00216">constant-riscv-v.h:216</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a38d22a15db5ca51d4512833062a41dc4"><div class="ttname"><a href="namespacev8_1_1internal.html#a38d22a15db5ca51d4512833062a41dc4">v8::internal::OP_IVX</a></div><div class="ttdeci">constexpr Opcode OP_IVX</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00017">constant-riscv-v.h:17</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3a77d105232e88e80a6729ad816976e6"><div class="ttname"><a href="namespacev8_1_1internal.html#a3a77d105232e88e80a6729ad816976e6">v8::internal::VFMSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00514">constant-riscv-v.h:514</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3cfacbd76f52271fa8a1727c5f46eed0"><div class="ttname"><a href="namespacev8_1_1internal.html#a3cfacbd76f52271fa8a1727c5f46eed0">v8::internal::VFSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00413">constant-riscv-v.h:413</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3d672d65696d84f95a91cb05d02775cb"><div class="ttname"><a href="namespacev8_1_1internal.html#a3d672d65696d84f95a91cb05d02775cb">v8::internal::VMULH_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMULH_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00178">constant-riscv-v.h:178</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a416f6b2017bd48071df94d4f218c759b"><div class="ttname"><a href="namespacev8_1_1internal.html#a416f6b2017bd48071df94d4f218c759b">v8::internal::kRvvMopMask</a></div><div class="ttdeci">const uint32_t kRvvMopMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00397">base-constants-riscv.h:397</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a43c891dd413602ff54ee7ac742b577c9"><div class="ttname"><a href="namespacev8_1_1internal.html#a43c891dd413602ff54ee7ac742b577c9">v8::internal::VFWSUB_W_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWSUB_W_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00440">constant-riscv-v.h:440</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a462f4a8438e41c7b7c40b8499a513b0b"><div class="ttname"><a href="namespacev8_1_1internal.html#a462f4a8438e41c7b7c40b8499a513b0b">v8::internal::VID_V</a></div><div class="ttdeci">constexpr Opcode VID_V</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00365">constant-riscv-v.h:365</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a4a9199754d2041aef78e05ae6005943e"><div class="ttname"><a href="namespacev8_1_1internal.html#a4a9199754d2041aef78e05ae6005943e">v8::internal::OP_MVX</a></div><div class="ttdeci">constexpr Opcode OP_MVX</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00019">constant-riscv-v.h:19</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a4d722a0a59385d17b2795c2a602b015f"><div class="ttname"><a href="namespacev8_1_1internal.html#a4d722a0a59385d17b2795c2a602b015f">v8::internal::kRvvRs1Shift</a></div><div class="ttdeci">const int kRvvRs1Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00364">base-constants-riscv.h:364</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition:</b> <a href="wasm-objects-inl_8h_source.html#l00453">wasm-objects-inl.h:453</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5081f192f6ab6ab7482a7eba7047dbfc"><div class="ttname"><a href="namespacev8_1_1internal.html#a5081f192f6ab6ab7482a7eba7047dbfc">v8::internal::VWMULU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWMULU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00170">constant-riscv-v.h:170</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5147a91bcc925a0db30664ff04d81a9b"><div class="ttname"><a href="namespacev8_1_1internal.html#a5147a91bcc925a0db30664ff04d81a9b">v8::internal::VFWNMACC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWNMACC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00543">constant-riscv-v.h:543</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5181069806fb0ba08802f77715ff8164"><div class="ttname"><a href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164">v8::internal::MaskType</a></div><div class="ttdeci">MaskType</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00614">base-constants-riscv.h:614</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27"><div class="ttname"><a href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a324cb3ca31fff83b5bda0727ace1da27">v8::internal::Mask</a></div><div class="ttdeci">@ Mask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00615">base-constants-riscv.h:615</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303"><div class="ttname"><a href="namespacev8_1_1internal.html#a5181069806fb0ba08802f77715ff8164a6d6fced427df47cb407a64d26cb95303">v8::internal::NoMask</a></div><div class="ttdeci">@ NoMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00616">base-constants-riscv.h:616</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a51841d7a90af55b7da3d08342de6480c"><div class="ttname"><a href="namespacev8_1_1internal.html#a51841d7a90af55b7da3d08342de6480c">v8::internal::VSLL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSLL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00336">constant-riscv-v.h:336</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5523f7fca3ef81304b5340e4398bd52e"><div class="ttname"><a href="namespacev8_1_1internal.html#a5523f7fca3ef81304b5340e4398bd52e">v8::internal::VSSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00208">constant-riscv-v.h:208</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a56cf338855d74192ccffea7fea6c8db4"><div class="ttname"><a href="namespacev8_1_1internal.html#a56cf338855d74192ccffea7fea6c8db4">v8::internal::VMV_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMV_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00259">constant-riscv-v.h:259</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a56e55bbb53c41bfc9819b9bafe7bcd8d"><div class="ttname"><a href="namespacev8_1_1internal.html#a56e55bbb53c41bfc9819b9bafe7bcd8d">v8::internal::VXOR_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VXOR_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00246">constant-riscv-v.h:246</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5ba0cf756d706e2c4940072d182552f0"><div class="ttname"><a href="namespacev8_1_1internal.html#a5ba0cf756d706e2c4940072d182552f0">v8::internal::kRvvRdShift</a></div><div class="ttdeci">const int kRvvRdShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00380">base-constants-riscv.h:380</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5d923ec88643d2a34a6079c22fd8fdac"><div class="ttname"><a href="namespacev8_1_1internal.html#a5d923ec88643d2a34a6079c22fd8fdac">v8::internal::Opcode</a></div><div class="ttdeci">Opcode</div><div class="ttdef"><b>Definition:</b> <a href="constants-loong64_8h_source.html#l00234">constants-loong64.h:234</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5efd3f3ac930fe113321cbe3a7f79f5e"><div class="ttname"><a href="namespacev8_1_1internal.html#a5efd3f3ac930fe113321cbe3a7f79f5e">v8::internal::kRvvWidthShift</a></div><div class="ttdeci">const int kRvvWidthShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00392">base-constants-riscv.h:392</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5fe68476154b0f02f6428b858f877c60"><div class="ttname"><a href="namespacev8_1_1internal.html#a5fe68476154b0f02f6428b858f877c60">v8::internal::VWMUL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWMUL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00166">constant-riscv-v.h:166</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a617d92d6f1e9136c0c453999ed6e2c24"><div class="ttname"><a href="namespacev8_1_1internal.html#a617d92d6f1e9136c0c453999ed6e2c24">v8::internal::VDIV_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VDIV_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00146">constant-riscv-v.h:146</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a651c633dde0e37a0e65be6aaf44fe2ad"><div class="ttname"><a href="namespacev8_1_1internal.html#a651c633dde0e37a0e65be6aaf44fe2ad">v8::internal::VFREDMAX_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFREDMAX_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00486">constant-riscv-v.h:486</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a66ea1588dfa5f2d6a6fe953778f4e745"><div class="ttname"><a href="namespacev8_1_1internal.html#a66ea1588dfa5f2d6a6fe953778f4e745">v8::internal::VMSLT_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSLT_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00284">constant-riscv-v.h:284</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a6f11c263719b1d6de188f86bf1821704"><div class="ttname"><a href="namespacev8_1_1internal.html#a6f11c263719b1d6de188f86bf1821704">v8::internal::kRvvZimmMask</a></div><div class="ttdeci">const uint32_t kRvvZimmMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00385">base-constants-riscv.h:385</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a709e29871ebee78b929cc9ff987b3139"><div class="ttname"><a href="namespacev8_1_1internal.html#a709e29871ebee78b929cc9ff987b3139">v8::internal::kRvvImm5Shift</a></div><div class="ttdeci">const int kRvvImm5Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00372">base-constants-riscv.h:372</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a7189450e7e416d0eb5455a0ab8eb07fc"><div class="ttname"><a href="namespacev8_1_1internal.html#a7189450e7e416d0eb5455a0ab8eb07fc">v8::internal::VMSNE_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSNE_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00275">constant-riscv-v.h:275</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a728156c21b4ee9f393d5688973e2ed4a"><div class="ttname"><a href="namespacev8_1_1internal.html#a728156c21b4ee9f393d5688973e2ed4a">v8::internal::VFNMADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFNMADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00510">constant-riscv-v.h:510</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a74d5432808b205aa6e8349951fd2e4f5"><div class="ttname"><a href="namespacev8_1_1internal.html#a74d5432808b205aa6e8349951fd2e4f5">v8::internal::VSADDU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSADDU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00198">constant-riscv-v.h:198</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a751ee56243e0ff6afc6046f5ab63f7a6"><div class="ttname"><a href="namespacev8_1_1internal.html#a751ee56243e0ff6afc6046f5ab63f7a6">v8::internal::OP_IVI</a></div><div class="ttdeci">constexpr Opcode OP_IVI</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00016">constant-riscv-v.h:16</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a7840e634b378617b2385797d879e9f25"><div class="ttname"><a href="namespacev8_1_1internal.html#a7840e634b378617b2385797d879e9f25">v8::internal::VMAX_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMAX_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00232">constant-riscv-v.h:232</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a7bb24273e475d17d9070c8504e4a74bd"><div class="ttname"><a href="namespacev8_1_1internal.html#a7bb24273e475d17d9070c8504e4a74bd">v8::internal::VOR_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VOR_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00241">constant-riscv-v.h:241</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a803250905e3b6ba6581324ec08ce2942"><div class="ttname"><a href="namespacev8_1_1internal.html#a803250905e3b6ba6581324ec08ce2942">v8::internal::kRvvMewShift</a></div><div class="ttdeci">const int kRvvMewShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00400">base-constants-riscv.h:400</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a805de3aac1f4cca4e4e6543f85db30dc"><div class="ttname"><a href="namespacev8_1_1internal.html#a805de3aac1f4cca4e4e6543f85db30dc">v8::internal::VAND_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VAND_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00236">constant-riscv-v.h:236</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a80c29de0567bd2fd4ab95e538d309eb2"><div class="ttname"><a href="namespacev8_1_1internal.html#a80c29de0567bd2fd4ab95e538d309eb2">v8::internal::VMSLTU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSLTU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00280">constant-riscv-v.h:280</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a812263205a749dff5f14cf2ef1196e22"><div class="ttname"><a href="namespacev8_1_1internal.html#a812263205a749dff5f14cf2ef1196e22">v8::internal::kRvvVdShift</a></div><div class="ttdeci">const int kRvvVdShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00376">base-constants-riscv.h:376</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a814bab9ec186080a01628fc0c5b0e537"><div class="ttname"><a href="namespacev8_1_1internal.html#a814bab9ec186080a01628fc0c5b0e537">v8::internal::kRvvWidthMask</a></div><div class="ttdeci">const uint32_t kRvvWidthMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00393">base-constants-riscv.h:393</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a84e1b396b9c2855ee7601c9c3fdefb7d"><div class="ttname"><a href="namespacev8_1_1internal.html#a84e1b396b9c2855ee7601c9c3fdefb7d">v8::internal::VFWNMSAC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWNMSAC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00553">constant-riscv-v.h:553</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a85f344ded8ec0b779bbe5fae9178f827"><div class="ttname"><a href="namespacev8_1_1internal.html#a85f344ded8ec0b779bbe5fae9178f827">v8::internal::VMFEQ_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMFEQ_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00460">constant-riscv-v.h:460</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8af7e4d6aa031a483136c4860322c073"><div class="ttname"><a href="namespacev8_1_1internal.html#a8af7e4d6aa031a483136c4860322c073">v8::internal::VREDMAX_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VREDMAX_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00378">constant-riscv-v.h:378</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8c3ac4a4504a55c892fe4c28be40702d"><div class="ttname"><a href="namespacev8_1_1internal.html#a8c3ac4a4504a55c892fe4c28be40702d">v8::internal::VFMSAC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMSAC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00530">constant-riscv-v.h:530</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8d165f4ddb2b638a0391502501ff6f00"><div class="ttname"><a href="namespacev8_1_1internal.html#a8d165f4ddb2b638a0391502501ff6f00">v8::internal::VFADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00409">constant-riscv-v.h:409</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8d4bedb9c91cc56c6729a8d54f3fc789"><div class="ttname"><a href="namespacev8_1_1internal.html#a8d4bedb9c91cc56c6729a8d54f3fc789">v8::internal::VCOMPRESS_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VCOMPRESS_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00194">constant-riscv-v.h:194</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a8f0b9e4f8f1f88a8eedda2d4d71d1891"><div class="ttname"><a href="namespacev8_1_1internal.html#a8f0b9e4f8f1f88a8eedda2d4d71d1891">v8::internal::VADC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VADC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00345">constant-riscv-v.h:345</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a9007916e211c0a18eb3735f3de0ca042"><div class="ttname"><a href="namespacev8_1_1internal.html#a9007916e211c0a18eb3735f3de0ca042">v8::internal::VSew</a></div><div class="ttdeci">VSew</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00088">base-constants-riscv.h:88</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a90c8bf34c69b7b74ec654ea5c2125de7"><div class="ttname"><a href="namespacev8_1_1internal.html#a90c8bf34c69b7b74ec654ea5c2125de7">v8::internal::VREDMINU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VREDMINU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00381">constant-riscv-v.h:381</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a929aac4c1b9ad0d2cda9b224708c959a"><div class="ttname"><a href="namespacev8_1_1internal.html#a929aac4c1b9ad0d2cda9b224708c959a">v8::internal::VSLIDEDOWN_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSLIDEDOWN_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00316">constant-riscv-v.h:316</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a93c6989fc7b0c1459a55fa45ee0532f1"><div class="ttname"><a href="namespacev8_1_1internal.html#a93c6989fc7b0c1459a55fa45ee0532f1">v8::internal::VFSGNJX_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFSGNJX_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00502">constant-riscv-v.h:502</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a946220056a734d272a0ea4aa5fed297b"><div class="ttname"><a href="namespacev8_1_1internal.html#a946220056a734d272a0ea4aa5fed297b">v8::internal::kRvvVs2Shift</a></div><div class="ttdeci">const int kRvvVs2Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00356">base-constants-riscv.h:356</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a94eae2b29c2d005892c2e80506bb8c60"><div class="ttname"><a href="namespacev8_1_1internal.html#a94eae2b29c2d005892c2e80506bb8c60">v8::internal::VMINU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMINU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00220">constant-riscv-v.h:220</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a980d02dfd210346d5d27c8b6c504a5ff"><div class="ttname"><a href="namespacev8_1_1internal.html#a980d02dfd210346d5d27c8b6c504a5ff">v8::internal::VRXUNARY0_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VRXUNARY0_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00356">constant-riscv-v.h:356</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a99450f031703681ad59ca7291f80fc5f"><div class="ttname"><a href="namespacev8_1_1internal.html#a99450f031703681ad59ca7291f80fc5f">v8::internal::vsew_switch</a></div><div class="ttdeci">uint8_t vsew_switch(VSew vsew)</div><div class="ttdef"><b>Definition:</b> <a href="extension-riscv-v_8cc_source.html#l00446">extension-riscv-v.cc:446</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a9d2a9301c29247276961f733efc46e77"><div class="ttname"><a href="namespacev8_1_1internal.html#a9d2a9301c29247276961f733efc46e77">v8::internal::VFMAX_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMAX_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00482">constant-riscv-v.h:482</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a9fd7c19566f4a675fa570d6c6243a32a"><div class="ttname"><a href="namespacev8_1_1internal.html#a9fd7c19566f4a675fa570d6c6243a32a">v8::internal::Vlmul</a></div><div class="ttdeci">Vlmul</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00074">base-constants-riscv.h:74</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa6b3743bd5d773c552654f2a6c3efa4a"><div class="ttname"><a href="namespacev8_1_1internal.html#aa6b3743bd5d773c552654f2a6c3efa4a">v8::internal::DCHECK</a></div><div class="ttdeci">DCHECK(IsNull(value)||IsNativeContext(value)||value==Smi::uninitialized_deserialization_value())</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa7858f3e816739514bbe4d0f7475915f"><div class="ttname"><a href="namespacev8_1_1internal.html#aa7858f3e816739514bbe4d0f7475915f">v8::internal::kRvvVmMask</a></div><div class="ttdeci">const uint32_t kRvvVmMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00353">base-constants-riscv.h:353</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa7ed9be4e0c9f86623a7946de6eb843c"><div class="ttname"><a href="namespacev8_1_1internal.html#aa7ed9be4e0c9f86623a7946de6eb843c">v8::internal::VSRL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSRL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00326">constant-riscv-v.h:326</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aa94151b9a61e874e2139d1f13d247656"><div class="ttname"><a href="namespacev8_1_1internal.html#aa94151b9a61e874e2139d1f13d247656">v8::internal::VWXUNARY0_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWXUNARY0_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00355">constant-riscv-v.h:355</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aaaa34d601ea1e308b43d882e6764a1b3"><div class="ttname"><a href="namespacev8_1_1internal.html#aaaa34d601ea1e308b43d882e6764a1b3">v8::internal::kRvvImm5Mask</a></div><div class="ttdeci">const uint32_t kRvvImm5Mask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00373">base-constants-riscv.h:373</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aab304428adf80801aa0bfe2b98e50694"><div class="ttname"><a href="namespacev8_1_1internal.html#aab304428adf80801aa0bfe2b98e50694">v8::internal::kRvvFunct6Shift</a></div><div class="ttdeci">const int kRvvFunct6Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00346">base-constants-riscv.h:346</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aac1bfd8d61ef5f6a99b47e1bdea257b4"><div class="ttname"><a href="namespacev8_1_1internal.html#aac1bfd8d61ef5f6a99b47e1bdea257b4">v8::internal::kRvvVmShift</a></div><div class="ttdeci">const int kRvvVmShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00352">base-constants-riscv.h:352</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aac27cb98b3f9cb3ec49e07d63a33d39a"><div class="ttname"><a href="namespacev8_1_1internal.html#aac27cb98b3f9cb3ec49e07d63a33d39a">v8::internal::VWFUNARY0_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWFUNARY0_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00370">constant-riscv-v.h:370</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aad5c2ccfe79566bdbc9a43c86d6de69e"><div class="ttname"><a href="namespacev8_1_1internal.html#aad5c2ccfe79566bdbc9a43c86d6de69e">v8::internal::kRvvRs1Mask</a></div><div class="ttdeci">const uint32_t kRvvRs1Mask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00365">base-constants-riscv.h:365</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aad80a86824350ad3fc11fe5512796630"><div class="ttname"><a href="namespacev8_1_1internal.html#aad80a86824350ad3fc11fe5512796630">v8::internal::VMFLT_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMFLT_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00468">constant-riscv-v.h:468</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aafb768894d2bd514b0eab5c4e20ed97b"><div class="ttname"><a href="namespacev8_1_1internal.html#aafb768894d2bd514b0eab5c4e20ed97b">v8::internal::VFWREDOSUM_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWREDOSUM_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00451">constant-riscv-v.h:451</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ab2c72676ab473fcaec76aa405c41bdf7"><div class="ttname"><a href="namespacev8_1_1internal.html#ab2c72676ab473fcaec76aa405c41bdf7">v8::internal::VFMIN_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMIN_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00490">constant-riscv-v.h:490</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ab631a1f83069a91b01cf602000ab02c3"><div class="ttname"><a href="namespacev8_1_1internal.html#ab631a1f83069a91b01cf602000ab02c3">v8::internal::kRvvNfShift</a></div><div class="ttdeci">const int kRvvNfShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00404">base-constants-riscv.h:404</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ab7812d673770ed6295386d1b91a848cc"><div class="ttname"><a href="namespacev8_1_1internal.html#ab7812d673770ed6295386d1b91a848cc">v8::internal::VFNMACC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFNMACC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00526">constant-riscv-v.h:526</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ab7e8ddd965be557b229f3fe485569cd9"><div class="ttname"><a href="namespacev8_1_1internal.html#ab7e8ddd965be557b229f3fe485569cd9">v8::internal::kRvvMopShift</a></div><div class="ttdeci">const int kRvvMopShift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00396">base-constants-riscv.h:396</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abb69b8539c3a705147e3116a7d955075"><div class="ttname"><a href="namespacev8_1_1internal.html#abb69b8539c3a705147e3116a7d955075">v8::internal::VFMUL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFMUL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00421">constant-riscv-v.h:421</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abcf1b21c8de1d4abab4a941755e87e35"><div class="ttname"><a href="namespacev8_1_1internal.html#abcf1b21c8de1d4abab4a941755e87e35">v8::internal::VMUNARY0_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMUNARY0_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00357">constant-riscv-v.h:357</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abe5419355372f787c28119c509343410"><div class="ttname"><a href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410">v8::internal::MachineRepresentation</a></div><div class="ttdeci">MachineRepresentation</div><div class="ttdef"><b>Definition:</b> <a href="machine-type_8h_source.html#l00019">machine-type.h:19</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abe5419355372f787c28119c509343410a1fba9fff159d7cbedb3b3a6c71f71d8d"><div class="ttname"><a href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410a1fba9fff159d7cbedb3b3a6c71f71d8d">v8::internal::MachineRepresentation::kWord8</a></div><div class="ttdeci">@ kWord8</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abe5419355372f787c28119c509343410a5f49f2005e9c19fd92d3d401becff7dc"><div class="ttname"><a href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410a5f49f2005e9c19fd92d3d401becff7dc">v8::internal::MachineRepresentation::kWord16</a></div><div class="ttdeci">@ kWord16</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9"><div class="ttname"><a href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9">v8::internal::MachineRepresentation::kWord64</a></div><div class="ttdeci">@ kWord64</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abe5419355372f787c28119c509343410af30575882aa69e9db7afa3e0a5873fc7"><div class="ttname"><a href="namespacev8_1_1internal.html#abe5419355372f787c28119c509343410af30575882aa69e9db7afa3e0a5873fc7">v8::internal::MachineRepresentation::kWord32</a></div><div class="ttdeci">@ kWord32</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_abf3a00c0e254cc8a8cb8dc718305db01"><div class="ttname"><a href="namespacev8_1_1internal.html#abf3a00c0e254cc8a8cb8dc718305db01">v8::internal::VDIVU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VDIVU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00142">constant-riscv-v.h:142</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac0551a7a9d2b6c00560e156ee138ef4c"><div class="ttname"><a href="namespacev8_1_1internal.html#ac0551a7a9d2b6c00560e156ee138ef4c">v8::internal::kRvvRs2Mask</a></div><div class="ttdeci">const uint32_t kRvvRs2Mask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00369">base-constants-riscv.h:369</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac0d6fcac9ecfa033039f717d9a94af9f"><div class="ttname"><a href="namespacev8_1_1internal.html#ac0d6fcac9ecfa033039f717d9a94af9f">v8::internal::VNCLIPU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VNCLIPU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00564">constant-riscv-v.h:564</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac2d2c923f71325d44ee82773fd99d6e7"><div class="ttname"><a href="namespacev8_1_1internal.html#ac2d2c923f71325d44ee82773fd99d6e7">v8::internal::VMIN_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMIN_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00224">constant-riscv-v.h:224</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac3275b4fad3bdacb83e8ddab1c7d55dd"><div class="ttname"><a href="namespacev8_1_1internal.html#ac3275b4fad3bdacb83e8ddab1c7d55dd">v8::internal::VMSLEU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSLEU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00293">constant-riscv-v.h:293</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac328cb12a3b0e62313bcf93ba4f5f26b"><div class="ttname"><a href="namespacev8_1_1internal.html#ac328cb12a3b0e62313bcf93ba4f5f26b">v8::internal::VSLIDEUP_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSLIDEUP_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00306">constant-riscv-v.h:306</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac32ecba880a377a7f55cbaac76cdb604"><div class="ttname"><a href="namespacev8_1_1internal.html#ac32ecba880a377a7f55cbaac76cdb604">v8::internal::MaskAgnosticType</a></div><div class="ttdeci">MaskAgnosticType</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00610">base-constants-riscv.h:610</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac4d1484eef540fd6bf9ae464a88ad2e9"><div class="ttname"><a href="namespacev8_1_1internal.html#ac4d1484eef540fd6bf9ae464a88ad2e9">v8::internal::VFWSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00430">constant-riscv-v.h:430</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac73b3ec57c9aab7e3fd94d7c396b91cb"><div class="ttname"><a href="namespacev8_1_1internal.html#ac73b3ec57c9aab7e3fd94d7c396b91cb">v8::internal::VMSGT_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSGT_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00302">constant-riscv-v.h:302</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ac930ae730ce970b5b4352fd8c988fb26"><div class="ttname"><a href="namespacev8_1_1internal.html#ac930ae730ce970b5b4352fd8c988fb26">v8::internal::VSSUBU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSSUBU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00212">constant-riscv-v.h:212</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_acab1b6deeab31fc4530c2aae3c7cfde5"><div class="ttname"><a href="namespacev8_1_1internal.html#acab1b6deeab31fc4530c2aae3c7cfde5">v8::internal::VADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00133">constant-riscv-v.h:133</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_acabf06f4619b7ac5ffe0918acaa9b7f3"><div class="ttname"><a href="namespacev8_1_1internal.html#acabf06f4619b7ac5ffe0918acaa9b7f3">v8::internal::VFNMSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFNMSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00518">constant-riscv-v.h:518</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_acdec713c25068019f935e35976f5b666"><div class="ttname"><a href="namespacev8_1_1internal.html#acdec713c25068019f935e35976f5b666">v8::internal::UNREACHABLE</a></div><div class="ttdeci">UNREACHABLE()</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aceb1e49e55d6eba3eb0daf6e3e44608e"><div class="ttname"><a href="namespacev8_1_1internal.html#aceb1e49e55d6eba3eb0daf6e3e44608e">v8::internal::VFSGNJN_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFSGNJN_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00498">constant-riscv-v.h:498</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ad0db88c1ac6d3271feb55c975c5a4a7a"><div class="ttname"><a href="namespacev8_1_1internal.html#ad0db88c1ac6d3271feb55c975c5a4a7a">v8::internal::VMFLE_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMFLE_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00472">constant-riscv-v.h:472</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ad695fabb5a205735f1edb482e2dd264f"><div class="ttname"><a href="namespacev8_1_1internal.html#ad695fabb5a205735f1edb482e2dd264f">v8::internal::VMULHSU_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMULHSU_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00174">constant-riscv-v.h:174</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ad92791597bbd2d3e1f857e5c1e303a6c"><div class="ttname"><a href="namespacev8_1_1internal.html#ad92791597bbd2d3e1f857e5c1e303a6c">v8::internal::VSUB_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSUB_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00138">constant-riscv-v.h:138</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ad92aa804cae43afc84c97a9cfa9b458c"><div class="ttname"><a href="namespacev8_1_1internal.html#ad92aa804cae43afc84c97a9cfa9b458c">v8::internal::OP_IVV</a></div><div class="ttdeci">constexpr Opcode OP_IVV</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00013">constant-riscv-v.h:13</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ada1ee5458208b570ca1b0c5add57e6a3"><div class="ttname"><a href="namespacev8_1_1internal.html#ada1ee5458208b570ca1b0c5add57e6a3">v8::internal::VFNMSAC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFNMSAC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00534">constant-riscv-v.h:534</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_adaac37df7320b7ee291ca11b09bedb89"><div class="ttname"><a href="namespacev8_1_1internal.html#adaac37df7320b7ee291ca11b09bedb89">v8::internal::OP_FVV</a></div><div class="ttdeci">constexpr Opcode OP_FVV</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00014">constant-riscv-v.h:14</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_adb0c29fc5dce16ee2d9a2d108e3a3eeb"><div class="ttname"><a href="namespacev8_1_1internal.html#adb0c29fc5dce16ee2d9a2d108e3a3eeb">v8::internal::TailAgnosticType</a></div><div class="ttdeci">TailAgnosticType</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00605">base-constants-riscv.h:605</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_adb9892969555a8941e051026d94d405a"><div class="ttname"><a href="namespacev8_1_1internal.html#adb9892969555a8941e051026d94d405a">v8::internal::VMFNE_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMFNE_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00464">constant-riscv-v.h:464</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ade5ceca8d92c5fadead880593d06ed81"><div class="ttname"><a href="namespacev8_1_1internal.html#ade5ceca8d92c5fadead880593d06ed81">v8::internal::VNCLIP_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VNCLIP_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00559">constant-riscv-v.h:559</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ade9cbd3b68bdaa509844eb2dd8f7daac"><div class="ttname"><a href="namespacev8_1_1internal.html#ade9cbd3b68bdaa509844eb2dd8f7daac">v8::internal::VMSEQ_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VMSEQ_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00270">constant-riscv-v.h:270</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_adfb2a195c3b19d576dea958ea3fb361e"><div class="ttname"><a href="namespacev8_1_1internal.html#adfb2a195c3b19d576dea958ea3fb361e">v8::internal::VFWADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00426">constant-riscv-v.h:426</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae0542f13a580bd6223534f02cd9fbe97"><div class="ttname"><a href="namespacev8_1_1internal.html#ae0542f13a580bd6223534f02cd9fbe97">v8::internal::VFWMUL_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWMUL_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00456">constant-riscv-v.h:456</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae2d6a7422e1f963819bd4dcaa3ee6b87"><div class="ttname"><a href="namespacev8_1_1internal.html#ae2d6a7422e1f963819bd4dcaa3ee6b87">v8::internal::VREDMIN_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VREDMIN_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00383">constant-riscv-v.h:383</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae917e05376a63d4659423acfcbe39388"><div class="ttname"><a href="namespacev8_1_1internal.html#ae917e05376a63d4659423acfcbe39388">v8::internal::OP_FVF</a></div><div class="ttdeci">constexpr Opcode OP_FVF</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00018">constant-riscv-v.h:18</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aeab9d376b80bb7ee86f5752f90de3953"><div class="ttname"><a href="namespacev8_1_1internal.html#aeab9d376b80bb7ee86f5752f90de3953">v8::internal::kRvvVLEN</a></div><div class="ttdeci">constexpr int kRvvVLEN</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00342">base-constants-riscv.h:342</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aeb3f595402bb866ff12cbe43d2688603"><div class="ttname"><a href="namespacev8_1_1internal.html#aeb3f595402bb866ff12cbe43d2688603">v8::internal::VFWADD_W_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWADD_W_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00434">constant-riscv-v.h:434</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aed82bae0da8cdfc5f25bdaf43584b3de"><div class="ttname"><a href="namespacev8_1_1internal.html#aed82bae0da8cdfc5f25bdaf43584b3de">v8::internal::VFWMSAC_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWMSAC_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00549">constant-riscv-v.h:549</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aedb07869d3fd1be1264382bc3140b2c8"><div class="ttname"><a href="namespacev8_1_1internal.html#aedb07869d3fd1be1264382bc3140b2c8">v8::internal::kRvvVdMask</a></div><div class="ttdeci">const uint32_t kRvvVdMask</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00377">base-constants-riscv.h:377</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_aef6797880c7ebec0aac15c7b00bfad09"><div class="ttname"><a href="namespacev8_1_1internal.html#aef6797880c7ebec0aac15c7b00bfad09">v8::internal::VRFUNARY0_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VRFUNARY0_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00373">constant-riscv-v.h:373</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">v8::internal::BaseOpcode</a></div><div class="ttdeci">BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00629">base-constants-riscv.h:629</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a14a54308c456c76cb319a0fcd3da7b5d">v8::internal::OP_V</a></div><div class="ttdeci">@ OP_V</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00653">base-constants-riscv.h:653</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97a6b27c3ef5c580e93a48e40d0cbd0c61a">v8::internal::LOAD_FP</a></div><div class="ttdeci">@ LOAD_FP</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00631">base-constants-riscv.h:631</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97aad848a9af658359cb47fd5d733a180d8">v8::internal::STORE_FP</a></div><div class="ttdeci">@ STORE_FP</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00639">base-constants-riscv.h:639</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97ac6571fa77a67a363ed2cad91a5b8d0c3">v8::internal::AMO</a></div><div class="ttdeci">@ AMO</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00640">base-constants-riscv.h:640</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af696a3f92d879a96fd587a165c377fe0"><div class="ttname"><a href="namespacev8_1_1internal.html#af696a3f92d879a96fd587a165c377fe0">v8::internal::kRvvVs1Shift</a></div><div class="ttdeci">const int kRvvVs1Shift</div><div class="ttdef"><b>Definition:</b> <a href="base-constants-riscv_8h_source.html#l00360">base-constants-riscv.h:360</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af77d1ebdc32d852ec93afa9821ea3f1e"><div class="ttname"><a href="namespacev8_1_1internal.html#af77d1ebdc32d852ec93afa9821ea3f1e">v8::internal::VWADDUW_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VWADDUW_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00190">constant-riscv-v.h:190</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af9808326595e8f72da334367611e67f9"><div class="ttname"><a href="namespacev8_1_1internal.html#af9808326595e8f72da334367611e67f9">v8::internal::VSRA_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSRA_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00331">constant-riscv-v.h:331</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_afa1feb06c20c01c71397b542fc75868a"><div class="ttname"><a href="namespacev8_1_1internal.html#afa1feb06c20c01c71397b542fc75868a">v8::internal::VFWREDUSUM_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VFWREDUSUM_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00447">constant-riscv-v.h:447</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_afe739363fa74ad81f4ef83210969d28a"><div class="ttname"><a href="namespacev8_1_1internal.html#afe739363fa74ad81f4ef83210969d28a">v8::internal::VRGATHER_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VRGATHER_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00251">constant-riscv-v.h:251</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_afe904b9f8084a46acb6ef5c5920d21df"><div class="ttname"><a href="namespacev8_1_1internal.html#afe904b9f8084a46acb6ef5c5920d21df">v8::internal::VSADD_FUNCT6</a></div><div class="ttdeci">constexpr Opcode VSADD_FUNCT6</div><div class="ttdef"><b>Definition:</b> <a href="constant-riscv-v_8h_source.html#l00203">constant-riscv-v.h:203</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdoc">This file provides additional API on top of the default one for making API calls, which come from emb...</div><div class="ttdef"><b>Definition:</b> <a href="api-arguments-inl_8h_source.html#l00019">api-arguments-inl.h:19</a></div></div>
<div class="ttc" id="aregister-riscv_8h_html"><div class="ttname"><a href="register-riscv_8h.html">register-riscv.h</a></div></div>
<div class="ttc" id="asrc_2base_2logging_8h_html_a986dc8f4ec6dcd0644efe205c13f8eb7"><div class="ttname"><a href="src_2base_2logging_8h.html#a986dc8f4ec6dcd0644efe205c13f8eb7">DCHECK_NE</a></div><div class="ttdeci">#define DCHECK_NE(v1, v2)</div><div class="ttdef"><b>Definition:</b> <a href="src_2base_2logging_8h_source.html#l00485">logging.h:485</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19225156eb7ba052e31d1a736469917a.html">mnt</a></li><li class="navelem"><a class="el" href="dir_3536f6d353061322e9ef91134b76e9ed.html">V8SourceCode</a></li><li class="navelem"><a class="el" href="dir_fbd53c45610d490c9fb8d0716db4e3a3.html">src</a></li><li class="navelem"><a class="el" href="dir_313fec8840c8aa07b688695bcdb7b436.html">codegen</a></li><li class="navelem"><a class="el" href="dir_a3d39f0345b5385cefd161658c3b000f.html">riscv</a></li><li class="navelem"><a class="el" href="extension-riscv-v_8cc.html">extension-riscv-v.cc</a></li>
    <li class="footer">Generated on Thu Jun 12 2025 15:54:22 for V8 Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
