[1] H. David, C. Fallin, E. Gorbatov, U. R. Hanebutte, and O. Mutlu,
“Memory power management via dynamic voltage/frequency scaling,”
in ICAC, 2011.
[2] Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini,
“CoScale: Coordinating CPU and memory system DVFS in server
systems,” in MICRO, 2012.
[3] Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini,
“Memscale: active low-power modes for main memory,” in ASPLOS,
2011.
[4] Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini,
“MultiScale: memory system DVFS with multiple memory controllers,”
in ISLPED, 2012.
[5] V. Aslot, M. J. Domeika, R. Eigenmann, G. Gaertner, W. B. Jones, and
B. Parady, “Specomp: A new benchmark suite for measuring parallel
computer performance,” in Proceedings of the International Workshop
on OpenMP Applications and Tools: OpenMP Shared Memory Parallel
Programming, ser. WOMPAT ’01, 2001.
[6] “http://www.spec.org/jbb2005/.”
[7] V. Cuppu, B. Jacob, B. Davis, and T. Mudge, “A performance comparison of contemporary DRAM architectures,” in ISCA, 1999.
[8] B. T. Davis, “Modern DRAM architectures,” Ph.D. dissertation, 2001.
[9] O. Mutlu and T. Moscibroda, “Stall-time fair memory access scheduling
for chip multiprocessors,” in MICRO, 2007.
[10] M. Kandemir, H. Zhao, X. Tang, and M. Karakoy, “Memory Row
Reuse Distance and Its Role in Optimizing Application Performance,”
in SIGMETRICS, 2015.
[11] X. Tang, M. Kandemir, P. Yedlapalli, and J. Kotra, “Improving BankLevel Parallelism for Irregular Applications,” in MICRO, 2016.
[12] O. Kislal, J. Kotra, X. Tang, M. Taylan Kandemir, and M. Jung,
“POSTER: Location-Aware Computation Mapping for Manycore Processors.” in PACT, 2017.
[13] J. B. Kotra, N. Shahidi, Z. A. Chishti, and M. T. Kandemir, “HardwareSoftware Co-design to Mitigate DRAM Refresh Overheads: A Case for
Refresh-Aware Process Scheduling,” in ASPLOS, 2017.
[14] J. B. Kotra, M. Arjomand, D. Guttman, M. T. Kandemir, and C. R.
Das, “Re-NUCA: A Practical NUCA Architecture for ReRAM Based
Last-Level Caches,” in IPDPS, 2016.
[15] M. Awasthi, D. W. Nellans, K. Sudan, R. Balasubramonian, and
A. Davis, “Handling the problems and opportunities posed by multiple
on-chip memory controllers,” in PACT, 2010.
[16] A. Pattnaik, X. Tang, A. Jog, O. Kayiran, A. K. Mishra, M. T. Kandemir,
O. Mutlu, and C. R. Das, “Scheduling Techniques for GPU Architectures
with Processing-In-Memory Capabilities,” in PACT, 2016.
[17] O. Kayiran, A. Jog, A. Pattnaik, R. Ausavarungnirun, X. Tang, M. T.
Kandemir, G. H. Loh, O. Mutlu, and C. R. Das, “uC-States: Fine-grained
GPU Datapath Power Management,” in PACT, 2016.
[18] V. Adhinarayanan, I. Paul, J. L. Greathouse, W. Huang, A. Pattnaik, and
W. c. Feng, “Measuring and modeling on-chip interconnect power on
real hardware,” in IISWC, 2016.
[19] A. Jog, O. Kayiran, A. Pattnaik, M. T. Kandemir, O. Mutlu, R. Iyer,
and C. R. Das, “Exploiting Core Criticality for Enhanced Performance
in GPUs,” in SIGMETRICS, 2016.
[20] “JEDEC. DDR3 SDRAM Standard, 2009.”
[21] S. P. Muralidhara, L. Subramanian, O. Mutlu, M. Kandemir, and
T. Moscibroda, “Reducing memory interference in multicore systems
via application-aware memory channel partitioning,” in MICRO, 2011.
[22] M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty,
M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A.
Wood, “Multifacet’s general execution-driven multiprocessor simulator
(GEMS) toolset,” SIGARCH Comput. Archit. News, 2005.
[23] “Micron, calculating memory system power for DDR3, july 2007.”
[24] “http://www.micron.com/products/dram/ddr3-sdram.”
[25] A. Shariﬁ, A. K. Mishra, S. Srikantaiah, M. Kandemir, and C. R. Das,
“Pepon: performance-aware hierarchical power budgeting for noc based
multicores,” in PACT, 2012.
[26] C. Lefurgy, K. Rajamani, F. L. R. III, W. M. Felter, M. Kistler, and T. W.
Keller, “Energy management for commercial servers,” IEEE Computer,
2003.
[27] J. L. Henning, “SPEC CPU2006 benchmark descriptions,” SIGARCH
Comput. Archit. News, 2006.
[28] Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, “ATLAS: A scalable and high-performance scheduling algorithm for multiple memory
controllers,” in HPCA, 2010.
[29] D. Meisner, B. T. Gold, and T. F. Wenisch, “Powernap: eliminating
server idle power,” in ASPLOS, 2009.
[30] V. Delaluz, M. T. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and
M. J. Irwin, “Hardware and software techniques for controlling DRAM
power modes,” IEEE Trans. Computers, 2001.
[31] I. Hur and C. Lin, “A comprehensive approach to DRAM power
management,” in HPCA, 2008.
[32] M. S. Ware, K. Rajamani, M. S. Floyd, B. Brock, J. C. Rubio, F. L. R.
III, and J. B. Carter, “Architecting for power management: The IBM
POWER7T M approach,” in HPCA, 2010.
[33] G. Liu, H. An, W. Han, X. Li, T. Sun, W. Zhou, X. Wei, and X. Tang,
“FlexBFS: A Parallelism-aware Implementation of Breadth-ﬁrst Search
on GPU,” in PPoPP, 2012.
[34] S. Liu, B. Leung, A. Neckar, S. O. Memik, G. Memik, and N. Hardavellas, “Hardware/software techniques for DRAM thermal management,”
in HPCA, 2011.
[35] S. Liu, Y. Zhang, S. O. Memik, and G. Memik, “An approach for
adaptive DRAM temperature and power management,” IEEE Trans.
VLSI Syst.
[36] M. Bi, R. Duan, and C. Gniady, “Delay-hiding energy management
mechanisms for DRAM,” in HPCA, 2010.
[37] K. T. Malladi, I. Shaeffer, L. Gopalakrishnan, D. Lo, B. C. Lee, and
M. Horowitz, “Rethinking DRAM power modes for energy proportionality,” in MICRO, 2012.
[38] X. Li, Z. Li, Y. Zhou, and S. Adve, “Performance directed energy
management for main memory and disks,” Trans. Storage, 2005.
[39] G. Yan, Y. Li, Y. Han, X. Li, M. Guo, and X. Liang, “Agileregulator:
A hybrid voltage regulator scheme redeeming dark silicon for power
efﬁciency in a multicore architecture,” in HPCA, 2012.
[40] W. Ding, X. Tang, M. Kandemir, Y. Zhang, and E. Kultursay, “Optimizing Off-chip Accesses in Multicores,” in PLDI, 2015.
[41] X. Tang, A. Pattnaik, H. Jiang, O. Kayiran, A. Jog, S. Pai, M. Ibrahim,
M. T. Kandemir, and C. R. Das, “Controlled Kernel Launch for Dynamic
Parallelism in GPUs,” in HPCA, 2017.
[42] X. Li, R. Gupta, S. V. Adve, and Y. Zhou, “Cross-component energy
management: Joint adaptation of processor and memory,” ACM Transactions on Architecture and Code Optimization.
[43] M. Chen, X. Wang, and X. Li, “Coordinating processor and main
memory for efﬁcient server power control,” in Proceedings of the
international conference on Supercomputing, 2011.
[44] A. N. Udipi, N. Muralimanohar, N. Chatterjee, R. Balasubramonian,
A. Davis, and N. P. Jouppi, “Rethinking DRAM design and organization
for energy-constrained multi-cores,” in ISCA, 2010.
[45] H. Zheng, J. Lin, Z. Zhang, E. Gorbatov, H. David, and Z. Zhu,
“Mini-rank: Adaptive DRAM architecture for improving memory power
efﬁciency,” in MICRO, 2008.
[46] D. Chasapis, M. Casas, M. Moretó, M. Schulz, E. Ayguadé, J. Labarta,
and M. Valero, “Runtime-guided mitigation of manufacturing variability
in power-constrained multi-socket numa nodes,” in ICS, 2016.
[47] H. H. 0002, K. G. Shin, C. Lefurgy, and T. W. Keller, “Improving energy
efﬁciency by making DRAM less randomly accessed,” in ISLPED, 2005.
[48] A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis, “Power aware page
allocation,” in ASPLOS, 2000.