Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec  9 18:21:48 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.116        0.000                      0                   29        0.164        0.000                      0                   29        3.410        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 3.910}        7.820           127.877         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.116        0.000                      0                   29        0.164        0.000                      0                   29        3.410        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 4.674ns (60.353%)  route 3.070ns (39.647%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 11.848 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.487     5.226    Xn_reg_n_0_[5][1]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.105     5.331 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.253     5.584    Y[3]_i_63_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     5.911 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.911    Y_reg[3]_i_58_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.089 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.500     6.589    Y_reg[7]_i_119_n_7
    SLICE_X3Y118         LUT5 (Prop_lut5_I2_O)        0.238     6.827 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.827    Y[7]_i_115_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.308 r  Y_reg[7]_i_96/O[2]
                         net (fo=2, routed)           0.387     7.695    Y1[5]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.253     7.948 r  Y[7]_i_99/O
                         net (fo=1, routed)           0.000     7.948    Y[7]_i_99_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.429 r  Y_reg[7]_i_92/O[2]
                         net (fo=1, routed)           0.375     8.804    Y_reg[7]_i_92_n_5
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.253     9.057 r  Y[7]_i_73/O
                         net (fo=1, routed)           0.000     9.057    Y[7]_i_73_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     9.352 r  Y_reg[7]_i_67/O[3]
                         net (fo=1, routed)           0.359     9.711    Y_reg[7]_i_67_n_4
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.257     9.968 r  Y[7]_i_47/O
                         net (fo=1, routed)           0.000     9.968    Y[7]_i_47_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.300 r  Y_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    10.300    Y_reg[7]_i_42_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.480 r  Y_reg[8]_i_6/O[0]
                         net (fo=1, routed)           0.376    10.856    Y_reg[8]_i_6_n_7
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.249    11.105 r  Y[8]_i_5/O
                         net (fo=1, routed)           0.000    11.105    Y[8]_i_5_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    11.312 r  Y_reg[8]_i_4/O[0]
                         net (fo=1, routed)           0.334    11.646    Y_reg[8]_i_4_n_7
    SLICE_X2Y116         LUT2 (Prop_lut2_I1_O)        0.249    11.895 r  Y[8]_i_3/O
                         net (fo=1, routed)           0.000    11.895    Y[8]_i_3_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    12.105 r  Y_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.105    Y0[8]
    SLICE_X2Y116         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.455    11.848    CLK_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.308    12.155    
                         clock uncertainty           -0.035    12.120    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)        0.101    12.221    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 4.384ns (58.875%)  route 3.062ns (41.125%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 11.848 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.487     5.226    Xn_reg_n_0_[5][1]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.105     5.331 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.253     5.584    Y[3]_i_63_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     5.911 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.911    Y_reg[3]_i_58_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.089 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.500     6.589    Y_reg[7]_i_119_n_7
    SLICE_X3Y118         LUT5 (Prop_lut5_I2_O)        0.238     6.827 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.827    Y[7]_i_115_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.308 r  Y_reg[7]_i_96/O[2]
                         net (fo=2, routed)           0.387     7.695    Y1[5]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.253     7.948 r  Y[7]_i_99/O
                         net (fo=1, routed)           0.000     7.948    Y[7]_i_99_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.429 r  Y_reg[7]_i_92/O[2]
                         net (fo=1, routed)           0.375     8.804    Y_reg[7]_i_92_n_5
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.253     9.057 r  Y[7]_i_73/O
                         net (fo=1, routed)           0.000     9.057    Y[7]_i_73_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295     9.352 r  Y_reg[7]_i_67/O[3]
                         net (fo=1, routed)           0.359     9.711    Y_reg[7]_i_67_n_4
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.257     9.968 r  Y[7]_i_47/O
                         net (fo=1, routed)           0.000     9.968    Y[7]_i_47_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.174 r  Y_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.367    10.541    Y_reg[7]_i_42_n_4
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.257    10.798 r  Y[7]_i_22/O
                         net (fo=1, routed)           0.000    10.798    Y[7]_i_22_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    11.004 r  Y_reg[7]_i_18/O[3]
                         net (fo=1, routed)           0.334    11.339    Y_reg[7]_i_18_n_4
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.257    11.596 r  Y[7]_i_4/O
                         net (fo=1, routed)           0.000    11.596    Y[7]_i_4_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    11.807 r  Y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.807    Y0[7]
    SLICE_X2Y115         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.455    11.848    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.308    12.155    
                         clock uncertainty           -0.035    12.120    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)        0.101    12.221    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 4.282ns (58.981%)  route 2.978ns (41.019%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 11.848 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.487     5.226    Xn_reg_n_0_[5][1]
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.105     5.331 r  Y[3]_i_63/O
                         net (fo=1, routed)           0.253     5.584    Y[3]_i_63_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327     5.911 r  Y_reg[3]_i_58/CO[3]
                         net (fo=1, routed)           0.000     5.911    Y_reg[3]_i_58_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.089 r  Y_reg[7]_i_119/O[0]
                         net (fo=3, routed)           0.500     6.589    Y_reg[7]_i_119_n_7
    SLICE_X3Y118         LUT5 (Prop_lut5_I2_O)        0.238     6.827 r  Y[7]_i_115/O
                         net (fo=1, routed)           0.000     6.827    Y[7]_i_115_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     7.308 r  Y_reg[7]_i_96/O[2]
                         net (fo=2, routed)           0.387     7.695    Y1[5]
    SLICE_X5Y118         LUT2 (Prop_lut2_I0_O)        0.253     7.948 r  Y[7]_i_99/O
                         net (fo=1, routed)           0.000     7.948    Y[7]_i_99_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.429 r  Y_reg[7]_i_92/O[2]
                         net (fo=1, routed)           0.375     8.804    Y_reg[7]_i_92_n_5
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.253     9.057 r  Y[7]_i_73/O
                         net (fo=1, routed)           0.000     9.057    Y[7]_i_73_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.264 r  Y_reg[7]_i_67/O[2]
                         net (fo=1, routed)           0.355     9.619    Y_reg[7]_i_67_n_5
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.253     9.872 r  Y[7]_i_48/O
                         net (fo=1, routed)           0.000     9.872    Y[7]_i_48_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.079 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.244    10.323    Y_reg[7]_i_42_n_5
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.253    10.576 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    10.576    Y[7]_i_23_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.783 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.160    Y_reg[7]_i_18_n_5
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.253    11.413 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    11.413    Y[7]_i_5_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.620 r  Y_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.620    Y0[6]
    SLICE_X2Y115         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.455    11.848    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.308    12.155    
                         clock uncertainty           -0.035    12.120    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)        0.101    12.221    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -11.620    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 4.212ns (60.775%)  route 2.718ns (39.225%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 11.848 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.560     5.299    Xn_reg_n_0_[5][1]
    SLICE_X2Y117         LUT4 (Prop_lut4_I1_O)        0.105     5.404 r  Y[3]_i_68/O
                         net (fo=1, routed)           0.000     5.404    Y[3]_i_68_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.938 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.398     6.336    Y_reg[3]_i_58_n_4
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.250     6.586 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.586    Y[7]_i_116_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.793 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.367     7.160    Y1[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.409 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.409    Y[3]_i_59_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     7.615 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.325     7.940    Y_reg[3]_i_56_n_4
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.257     8.197 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.197    Y[3]_i_45_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.403 r  Y_reg[3]_i_42/O[3]
                         net (fo=1, routed)           0.359     8.762    Y_reg[3]_i_42_n_4
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.019 r  Y[3]_i_31/O
                         net (fo=1, routed)           0.000     9.019    Y[3]_i_31_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.351 r  Y_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.351    Y_reg[3]_i_28_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.531 r  Y_reg[7]_i_42/O[0]
                         net (fo=1, routed)           0.376     9.907    Y_reg[7]_i_42_n_7
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.249    10.156 r  Y[7]_i_25/O
                         net (fo=1, routed)           0.000    10.156    Y[7]_i_25_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.363 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.334    10.697    Y_reg[7]_i_18_n_7
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.249    10.946 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    10.946    Y[7]_i_7_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345    11.291 r  Y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.291    Y0[5]
    SLICE_X2Y115         FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.455    11.848    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Y_reg[5]/C
                         clock pessimism              0.308    12.155    
                         clock uncertainty           -0.035    12.120    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)        0.101    12.221    Y_reg[5]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 4.077ns (59.996%)  route 2.718ns (40.004%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 11.848 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.560     5.299    Xn_reg_n_0_[5][1]
    SLICE_X2Y117         LUT4 (Prop_lut4_I1_O)        0.105     5.404 r  Y[3]_i_68/O
                         net (fo=1, routed)           0.000     5.404    Y[3]_i_68_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.938 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.398     6.336    Y_reg[3]_i_58_n_4
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.250     6.586 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.586    Y[7]_i_116_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.793 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.367     7.160    Y1[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.409 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.409    Y[3]_i_59_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     7.615 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.325     7.940    Y_reg[3]_i_56_n_4
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.257     8.197 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.197    Y[3]_i_45_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.403 r  Y_reg[3]_i_42/O[3]
                         net (fo=1, routed)           0.359     8.762    Y_reg[3]_i_42_n_4
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.019 r  Y[3]_i_31/O
                         net (fo=1, routed)           0.000     9.019    Y[3]_i_31_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.351 r  Y_reg[3]_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.351    Y_reg[3]_i_28_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.531 r  Y_reg[7]_i_42/O[0]
                         net (fo=1, routed)           0.376     9.907    Y_reg[7]_i_42_n_7
    SLICE_X3Y115         LUT2 (Prop_lut2_I1_O)        0.249    10.156 r  Y[7]_i_25/O
                         net (fo=1, routed)           0.000    10.156    Y[7]_i_25_n_0
    SLICE_X3Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.363 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.334    10.697    Y_reg[7]_i_18_n_7
    SLICE_X2Y115         LUT2 (Prop_lut2_I1_O)        0.249    10.946 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    10.946    Y[7]_i_7_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    11.156 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.156    Y0[4]
    SLICE_X2Y115         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.455    11.848    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308    12.155    
                         clock uncertainty           -0.035    12.120    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)        0.101    12.221    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 3.787ns (58.286%)  route 2.710ns (41.714%))
  Logic Levels:           14  (CARRY4=7 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 11.849 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.560     5.299    Xn_reg_n_0_[5][1]
    SLICE_X2Y117         LUT4 (Prop_lut4_I1_O)        0.105     5.404 r  Y[3]_i_68/O
                         net (fo=1, routed)           0.000     5.404    Y[3]_i_68_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.938 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.398     6.336    Y_reg[3]_i_58_n_4
    SLICE_X3Y118         LUT3 (Prop_lut3_I2_O)        0.250     6.586 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.586    Y[7]_i_116_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.793 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.367     7.160    Y1[3]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.409 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.409    Y[3]_i_59_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     7.615 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.325     7.940    Y_reg[3]_i_56_n_4
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.257     8.197 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.197    Y[3]_i_45_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.403 r  Y_reg[3]_i_42/O[3]
                         net (fo=1, routed)           0.359     8.762    Y_reg[3]_i_42_n_4
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.019 r  Y[3]_i_31/O
                         net (fo=1, routed)           0.000     9.019    Y[3]_i_31_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.225 r  Y_reg[3]_i_28/O[3]
                         net (fo=1, routed)           0.367     9.592    Y_reg[3]_i_28_n_4
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.849 r  Y[3]_i_17/O
                         net (fo=1, routed)           0.000     9.849    Y[3]_i_17_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.055 r  Y_reg[3]_i_14/O[3]
                         net (fo=1, routed)           0.334    10.390    Y_reg[3]_i_14_n_4
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.257    10.647 r  Y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.647    Y[3]_i_3_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    10.858 r  Y_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.858    Y0[3]
    SLICE_X2Y114         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    11.849    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308    12.156    
                         clock uncertainty           -0.035    12.121    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    12.222    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 3.382ns (59.003%)  route 2.350ns (40.997%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 11.849 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.364     5.103    Xn_reg_n_0_[5][0]
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.105     5.208 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.208    Y[3]_i_69_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     5.418 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.458     5.876    Y1[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.238     6.114 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.114    Y[3]_i_62_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.321 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.332     6.652    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     6.901 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     6.901    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.244 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.576     7.820    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.070 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.070    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.551 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.244     8.795    Y_reg[3]_i_28_n_5
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.253     9.048 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000     9.048    Y[3]_i_18_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     9.255 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.377     9.632    Y_reg[3]_i_14_n_5
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.253     9.885 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000     9.885    Y[3]_i_4_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.092 r  Y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.092    Y0[2]
    SLICE_X2Y114         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    11.849    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308    12.156    
                         clock uncertainty           -0.035    12.121    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    12.222    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 3.101ns (57.265%)  route 2.314ns (42.735%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 11.849 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.364     5.103    Xn_reg_n_0_[5][0]
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.105     5.208 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.208    Y[3]_i_69_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     5.418 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.458     5.876    Y1[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.238     6.114 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.114    Y[3]_i_62_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.321 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.332     6.652    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     6.901 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     6.901    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.108 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.353     7.461    Y_reg[3]_i_42_n_7
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.249     7.710 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     7.710    Y[3]_i_34_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.917 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.474     8.392    Y_reg[3]_i_28_n_7
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.249     8.641 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     8.641    Y[3]_i_20_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.848 r  Y_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.334     9.182    Y_reg[3]_i_14_n_7
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.249     9.431 r  Y[3]_i_6/O
                         net (fo=1, routed)           0.000     9.431    Y[3]_i_6_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345     9.776 r  Y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.776    Y0[1]
    SLICE_X2Y114         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    11.849    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308    12.156    
                         clock uncertainty           -0.035    12.121    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    12.222    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 2.966ns (56.173%)  route 2.314ns (43.827%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 11.849 - 7.820 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     4.360    CLK_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.379     4.739 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.364     5.103    Xn_reg_n_0_[5][0]
    SLICE_X2Y117         LUT2 (Prop_lut2_I0_O)        0.105     5.208 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.208    Y[3]_i_69_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     5.418 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.458     5.876    Y1[0]
    SLICE_X5Y117         LUT2 (Prop_lut2_I0_O)        0.238     6.114 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.114    Y[3]_i_62_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.321 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.332     6.652    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     6.901 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     6.901    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.108 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.353     7.461    Y_reg[3]_i_42_n_7
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.249     7.710 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     7.710    Y[3]_i_34_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.917 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.474     8.392    Y_reg[3]_i_28_n_7
    SLICE_X3Y114         LUT2 (Prop_lut2_I1_O)        0.249     8.641 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     8.641    Y[3]_i_20_n_0
    SLICE_X3Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.848 r  Y_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.334     9.182    Y_reg[3]_i_14_n_7
    SLICE_X2Y114         LUT2 (Prop_lut2_I1_O)        0.249     9.431 r  Y[3]_i_6/O
                         net (fo=1, routed)           0.000     9.431    Y[3]_i_6_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210     9.641 r  Y_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.641    Y0[0]
    SLICE_X2Y114         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    11.849    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308    12.156    
                         clock uncertainty           -0.035    12.121    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    12.222    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 Xn_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.820ns  (CLK rise@7.820ns - CLK rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.379ns (26.764%)  route 1.037ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 11.848 - 7.820 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.556     4.356    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Xn_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.379     4.735 r  Xn_reg[4][0]/Q
                         net (fo=9, routed)           1.037     5.772    Xn_reg[4]__0[0]
    SLICE_X3Y116         FDRE                                         r  Xn_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        7.820     7.820 r  
    L22                                               0.000     7.820 r  CLK (IN)
                         net (fo=0)                   0.000     7.820    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762     8.582 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    10.316    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.393 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.455    11.848    CLK_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  Xn_reg[5][0]/C
                         clock pessimism              0.308    12.155    
                         clock uncertainty           -0.035    12.120    
    SLICE_X3Y116         FDRE (Setup_fdre_C_D)       -0.070    12.050    Xn_reg[5][0]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[2][1]/Q
                         net (fo=11, routed)          0.108     1.806    Xn_reg[2]__0[1]
    SLICE_X3Y113         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.924     2.081    CLK_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.509     1.571    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.070     1.641    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Xn_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.649%)  route 0.198ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[2][4]/Q
                         net (fo=8, routed)           0.198     1.896    Xn_reg[2]__0[4]
    SLICE_X4Y113         FDRE                                         r  Xn_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X4Y113         FDRE                                         r  Xn_reg[3][4]/C
                         clock pessimism             -0.485     1.594    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.070     1.664    Xn_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Xn_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.621%)  route 0.190ns (57.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][3]/Q
                         net (fo=12, routed)          0.190     1.889    Xn_reg[2]__0[3]
    SLICE_X3Y112         FDRE                                         r  Xn_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.082    CLK_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  Xn_reg[3][3]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.070     1.642    Xn_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.021%)  route 0.203ns (58.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][1]/Q
                         net (fo=11, routed)          0.203     1.901    Xn_reg[1]__0[1]
    SLICE_X1Y113         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.924     2.081    CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.571    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.066     1.637    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Xn_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.199%)  route 0.219ns (60.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  Xn_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[1][4]/Q
                         net (fo=8, routed)           0.219     1.916    Xn_reg[1]__0[4]
    SLICE_X1Y112         FDRE                                         r  Xn_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.082    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[2][4]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.070     1.642    Xn_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Xn_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.489%)  route 0.216ns (60.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Xn_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[2][2]/Q
                         net (fo=11, routed)          0.216     1.913    Xn_reg[2]__0[2]
    SLICE_X3Y113         FDRE                                         r  Xn_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.924     2.081    CLK_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  Xn_reg[3][2]/C
                         clock pessimism             -0.509     1.571    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.066     1.637    Xn_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.886%)  route 0.231ns (62.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[3][1]/Q
                         net (fo=11, routed)          0.231     1.929    Xn_reg[3]__0[1]
    SLICE_X3Y120         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.918     2.075    CLK_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.509     1.565    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.072     1.637    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.215%)  route 0.238ns (62.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[3][0]/Q
                         net (fo=9, routed)           0.238     1.936    Xn_reg[3]__0[0]
    SLICE_X1Y120         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.918     2.075    CLK_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.565    
    SLICE_X1Y120         FDRE (Hold_fdre_C_D)         0.070     1.635    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.288%)  route 0.248ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[1][0]/Q
                         net (fo=9, routed)           0.248     1.945    Xn_reg[1]__0[0]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@3.910ns period=7.820ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.897%)  route 0.252ns (64.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][0]/Q
                         net (fo=9, routed)           0.252     1.951    Xn_reg[2]__0[0]
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.925     2.082    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.509     1.572    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.062     1.634    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 3.910 }
Period(ns):         7.820
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         7.820       6.228      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X1Y113   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X0Y112   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X0Y112   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X0Y114   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X3Y116   Xn_reg[5][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X3Y117   Xn_reg[5][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X2Y115   Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X2Y115   Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.820       6.820      SLICE_X2Y115   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y113   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X0Y112   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X0Y112   Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y111   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y113   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y113   Xn_reg[2][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y111   Xn_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y112   Xn_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y112   Xn_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X3Y113   Xn_reg[3][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X1Y113   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X0Y112   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X0Y112   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X0Y114   Xn_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X3Y116   Xn_reg[5][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X3Y117   Xn_reg[5][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X2Y115   Y_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X2Y115   Y_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X2Y115   Y_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.910       3.410      SLICE_X2Y115   Y_reg[7]/C



