# Exploring Classical Limits of Quantum Circuit Verification using SAT and SMT
Explores classical verification of quantum circuit equivalence using SMT (Z3), prototype SAT encodings, and stabilizer methods, with empirical scaling analysis.
