{"Source Block": ["hdl/library/common/ad_edge_detect.v@63:83@HdlStmProcess", "      ff_m1 <= in;\n      ff_m2 <= ff_m1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if (rst == 1) begin\n      out <= 1'b0;\n    end else begin\n      if (EDGE == POS_EDGE) begin\n        out <= ff_m1 & ~ff_m2;\n      end else if (EDGE == NEG_EDGE) begin\n        out <= ~ff_m1 & ff_m2;\n      end else begin\n        out <= ff_m1 ^ ff_m2;\n      end\n    end\n  end\n\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[70, "      out <= 1'b0;\n"], [73, "        out <= ff_m1 & ~ff_m2;\n"], [75, "        out <= ~ff_m1 & ff_m2;\n"], [77, "        out <= ff_m1 ^ ff_m2;\n"]], "Add": [[70, "      signal_out <= 1'b0;\n"], [73, "        signal_out <= ff_m1 & ~ff_m2;\n"], [75, "        signal_out <= ~ff_m1 & ff_m2;\n"], [77, "        signal_out <= ff_m1 ^ ff_m2;\n"]]}}