// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 57'd1;
parameter    ap_ST_fsm_state2 = 57'd2;
parameter    ap_ST_fsm_state3 = 57'd4;
parameter    ap_ST_fsm_state4 = 57'd8;
parameter    ap_ST_fsm_state5 = 57'd16;
parameter    ap_ST_fsm_state6 = 57'd32;
parameter    ap_ST_fsm_state7 = 57'd64;
parameter    ap_ST_fsm_state8 = 57'd128;
parameter    ap_ST_fsm_state9 = 57'd256;
parameter    ap_ST_fsm_state10 = 57'd512;
parameter    ap_ST_fsm_state11 = 57'd1024;
parameter    ap_ST_fsm_state12 = 57'd2048;
parameter    ap_ST_fsm_state13 = 57'd4096;
parameter    ap_ST_fsm_state14 = 57'd8192;
parameter    ap_ST_fsm_state15 = 57'd16384;
parameter    ap_ST_fsm_state16 = 57'd32768;
parameter    ap_ST_fsm_state17 = 57'd65536;
parameter    ap_ST_fsm_state18 = 57'd131072;
parameter    ap_ST_fsm_state19 = 57'd262144;
parameter    ap_ST_fsm_state20 = 57'd524288;
parameter    ap_ST_fsm_state21 = 57'd1048576;
parameter    ap_ST_fsm_state22 = 57'd2097152;
parameter    ap_ST_fsm_state23 = 57'd4194304;
parameter    ap_ST_fsm_state24 = 57'd8388608;
parameter    ap_ST_fsm_state25 = 57'd16777216;
parameter    ap_ST_fsm_state26 = 57'd33554432;
parameter    ap_ST_fsm_state27 = 57'd67108864;
parameter    ap_ST_fsm_state28 = 57'd134217728;
parameter    ap_ST_fsm_state29 = 57'd268435456;
parameter    ap_ST_fsm_state30 = 57'd536870912;
parameter    ap_ST_fsm_state31 = 57'd1073741824;
parameter    ap_ST_fsm_state32 = 57'd2147483648;
parameter    ap_ST_fsm_state33 = 57'd4294967296;
parameter    ap_ST_fsm_state34 = 57'd8589934592;
parameter    ap_ST_fsm_state35 = 57'd17179869184;
parameter    ap_ST_fsm_state36 = 57'd34359738368;
parameter    ap_ST_fsm_state37 = 57'd68719476736;
parameter    ap_ST_fsm_state38 = 57'd137438953472;
parameter    ap_ST_fsm_state39 = 57'd274877906944;
parameter    ap_ST_fsm_state40 = 57'd549755813888;
parameter    ap_ST_fsm_state41 = 57'd1099511627776;
parameter    ap_ST_fsm_state42 = 57'd2199023255552;
parameter    ap_ST_fsm_state43 = 57'd4398046511104;
parameter    ap_ST_fsm_state44 = 57'd8796093022208;
parameter    ap_ST_fsm_state45 = 57'd17592186044416;
parameter    ap_ST_fsm_state46 = 57'd35184372088832;
parameter    ap_ST_fsm_state47 = 57'd70368744177664;
parameter    ap_ST_fsm_state48 = 57'd140737488355328;
parameter    ap_ST_fsm_state49 = 57'd281474976710656;
parameter    ap_ST_fsm_state50 = 57'd562949953421312;
parameter    ap_ST_fsm_state51 = 57'd1125899906842624;
parameter    ap_ST_fsm_state52 = 57'd2251799813685248;
parameter    ap_ST_fsm_state53 = 57'd4503599627370496;
parameter    ap_ST_fsm_state54 = 57'd9007199254740992;
parameter    ap_ST_fsm_state55 = 57'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage0 = 57'd36028797018963968;
parameter    ap_ST_fsm_state109 = 57'd72057594037927936;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_src_rows_V_read;
input  [31:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
input  [31:0] p_dst_rows_V_read;
input  [31:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [56:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter42;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_31_reg_2851;
reg   [0:0] tmp_31_reg_2851_pp0_iter41_reg;
reg   [0:0] col_rd_2_reg_3006;
reg   [0:0] row_rd_5_reg_3002;
reg   [0:0] tmp_53_reg_3065;
reg   [0:0] tmp_55_reg_3069;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter52;
reg   [0:0] brmerge_demorgan_reg_3077;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter51_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [14:0] p_Val2_17_reg_546;
wire   [15:0] dcols_fu_650_p1;
reg   [15:0] dcols_reg_2655;
wire   [15:0] drows_fu_654_p1;
reg   [15:0] drows_reg_2661;
wire  signed [15:0] srows_fu_658_p1;
reg  signed [15:0] srows_reg_2667;
wire  signed [15:0] scols_fu_662_p1;
reg  signed [15:0] scols_reg_2675;
wire  signed [31:0] row_rate_V_fu_739_p1;
reg  signed [31:0] row_rate_V_reg_2703;
wire    ap_CS_fsm_state52;
wire  signed [31:0] col_rate_V_fu_743_p1;
reg  signed [31:0] col_rate_V_reg_2711;
reg   [0:0] tmp_54_reg_2719;
reg   [30:0] p_lshr_f_reg_2724;
reg   [0:0] tmp_68_reg_2729;
reg   [30:0] p_lshr_f1_reg_2734;
wire  signed [31:0] tmp_10_fu_811_p3;
reg  signed [31:0] tmp_10_reg_2739;
wire    ap_CS_fsm_state53;
wire   [25:0] tmp_65_fu_818_p1;
reg   [25:0] tmp_65_reg_2744;
wire  signed [31:0] tmp_14_fu_850_p3;
reg  signed [31:0] tmp_14_reg_2749;
wire   [25:0] tmp_69_fu_857_p1;
reg   [25:0] tmp_69_reg_2754;
wire   [15:0] rows_fu_960_p3;
reg   [15:0] rows_reg_2759;
wire    ap_CS_fsm_state54;
wire   [15:0] cols_fu_976_p3;
reg   [15:0] cols_reg_2764;
wire   [16:0] tmp_21_fu_983_p2;
reg   [16:0] tmp_21_reg_2769;
wire   [15:0] sx_fu_989_p2;
reg   [15:0] sx_reg_2776;
wire   [16:0] tmp_22_fu_994_p2;
reg   [16:0] tmp_22_reg_2781;
wire   [15:0] sy_fu_1000_p2;
reg   [15:0] sy_reg_2787;
wire   [0:0] tmp_23_fu_1005_p2;
reg   [0:0] tmp_23_reg_2792;
wire   [0:0] tmp_24_fu_1010_p2;
reg   [0:0] tmp_24_reg_2797;
wire  signed [31:0] tmp_59_cast_fu_1023_p1;
reg  signed [31:0] tmp_59_cast_reg_2804;
wire  signed [31:0] tmp_61_cast_fu_1035_p1;
reg  signed [31:0] tmp_61_cast_reg_2809;
wire   [0:0] tmp_27_fu_1043_p2;
wire    ap_CS_fsm_state55;
wire   [14:0] i_fu_1048_p2;
reg   [14:0] i_reg_2818;
wire   [15:0] tmp_28_fu_1054_p2;
reg   [15:0] tmp_28_reg_2823;
wire   [0:0] tmp_29_fu_1060_p2;
reg   [0:0] tmp_29_reg_2829;
wire   [0:0] row_wr_2_fu_1066_p2;
reg   [0:0] row_wr_2_reg_2835;
wire   [31:0] tmp_49_cast_fu_1080_p1;
reg   [31:0] tmp_49_cast_reg_2840;
wire   [15:0] i_op_assign_cast_fu_1084_p1;
reg   [15:0] i_op_assign_cast_reg_2845;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state56_pp0_stage0_iter0;
wire    ap_block_state57_pp0_stage0_iter1;
wire    ap_block_state58_pp0_stage0_iter2;
wire    ap_block_state59_pp0_stage0_iter3;
wire    ap_block_state60_pp0_stage0_iter4;
wire    ap_block_state61_pp0_stage0_iter5;
wire    ap_block_state62_pp0_stage0_iter6;
wire    ap_block_state63_pp0_stage0_iter7;
wire    ap_block_state64_pp0_stage0_iter8;
wire    ap_block_state65_pp0_stage0_iter9;
wire    ap_block_state66_pp0_stage0_iter10;
wire    ap_block_state67_pp0_stage0_iter11;
wire    ap_block_state68_pp0_stage0_iter12;
wire    ap_block_state69_pp0_stage0_iter13;
wire    ap_block_state70_pp0_stage0_iter14;
wire    ap_block_state71_pp0_stage0_iter15;
wire    ap_block_state72_pp0_stage0_iter16;
wire    ap_block_state73_pp0_stage0_iter17;
wire    ap_block_state74_pp0_stage0_iter18;
wire    ap_block_state75_pp0_stage0_iter19;
wire    ap_block_state76_pp0_stage0_iter20;
wire    ap_block_state77_pp0_stage0_iter21;
wire    ap_block_state78_pp0_stage0_iter22;
wire    ap_block_state79_pp0_stage0_iter23;
wire    ap_block_state80_pp0_stage0_iter24;
wire    ap_block_state81_pp0_stage0_iter25;
wire    ap_block_state82_pp0_stage0_iter26;
wire    ap_block_state83_pp0_stage0_iter27;
wire    ap_block_state84_pp0_stage0_iter28;
wire    ap_block_state85_pp0_stage0_iter29;
wire    ap_block_state86_pp0_stage0_iter30;
wire    ap_block_state87_pp0_stage0_iter31;
wire    ap_block_state88_pp0_stage0_iter32;
wire    ap_block_state89_pp0_stage0_iter33;
wire    ap_block_state90_pp0_stage0_iter34;
wire    ap_block_state91_pp0_stage0_iter35;
wire    ap_block_state92_pp0_stage0_iter36;
wire    ap_block_state93_pp0_stage0_iter37;
wire    ap_block_state94_pp0_stage0_iter38;
wire    ap_block_state95_pp0_stage0_iter39;
wire    ap_block_state96_pp0_stage0_iter40;
wire    ap_block_state97_pp0_stage0_iter41;
reg    ap_predicate_op564_read_state98;
reg    ap_block_state98_pp0_stage0_iter42;
wire    ap_block_state99_pp0_stage0_iter43;
wire    ap_block_state100_pp0_stage0_iter44;
wire    ap_block_state101_pp0_stage0_iter45;
wire    ap_block_state102_pp0_stage0_iter46;
wire    ap_block_state103_pp0_stage0_iter47;
wire    ap_block_state104_pp0_stage0_iter48;
wire    ap_block_state105_pp0_stage0_iter49;
wire    ap_block_state106_pp0_stage0_iter50;
wire    ap_block_state107_pp0_stage0_iter51;
reg    ap_block_state108_pp0_stage0_iter52;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter1_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter2_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter3_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter4_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter5_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter6_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter7_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter8_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter9_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter10_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter11_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter12_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter13_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter14_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter15_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter16_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter17_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter18_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter19_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter20_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter21_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter22_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter23_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter24_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter25_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter26_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter27_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter28_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter29_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter30_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter31_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter32_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter33_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter34_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter35_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter36_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter37_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter38_reg;
reg   [15:0] i_op_assign_cast_reg_2845_pp0_iter39_reg;
wire   [0:0] tmp_31_fu_1088_p2;
reg   [0:0] tmp_31_reg_2851_pp0_iter1_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter2_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter3_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter4_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter5_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter6_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter7_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter8_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter9_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter10_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter11_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter12_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter13_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter14_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter15_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter16_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter17_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter18_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter19_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter20_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter21_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter22_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter23_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter24_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter25_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter26_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter27_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter28_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter29_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter30_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter31_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter32_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter33_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter34_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter35_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter36_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter37_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter38_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter39_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter40_reg;
reg   [0:0] tmp_31_reg_2851_pp0_iter42_reg;
wire   [14:0] j_fu_1093_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_50_fu_1120_p2;
reg   [0:0] tmp_50_reg_2865;
reg   [0:0] tmp_50_reg_2865_pp0_iter1_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter2_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter3_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter4_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter5_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter6_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter7_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter8_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter9_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter10_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter11_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter12_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter13_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter14_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter15_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter16_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter17_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter18_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter19_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter20_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter21_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter22_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter23_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter24_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter25_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter26_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter27_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter28_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter29_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter30_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter31_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter32_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter33_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter34_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter35_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter36_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter37_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter38_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter39_reg;
reg   [0:0] tmp_50_reg_2865_pp0_iter40_reg;
wire   [0:0] col_wr_1_fu_1126_p2;
reg   [0:0] col_wr_1_reg_2877;
reg   [0:0] col_wr_1_reg_2877_pp0_iter1_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter2_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter3_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter4_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter5_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter6_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter7_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter8_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter9_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter10_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter11_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter12_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter13_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter14_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter15_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter16_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter17_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter18_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter19_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter20_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter21_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter22_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter23_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter24_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter25_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter26_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter27_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter28_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter29_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter30_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter31_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter32_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter33_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter34_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter35_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter36_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter37_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter38_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter39_reg;
reg   [0:0] col_wr_1_reg_2877_pp0_iter40_reg;
wire   [15:0] grp_fu_1099_p2;
reg   [15:0] tmp_33_reg_2882;
wire   [15:0] grp_fu_1115_p2;
reg   [15:0] tmp_35_reg_2887;
wire   [15:0] tmp_71_fu_1132_p1;
wire   [15:0] tmp_36_fu_1135_p2;
wire   [15:0] tmp_72_fu_1140_p1;
wire   [31:0] grp_fu_1147_p2;
reg   [31:0] p_Val2_s_reg_2917;
wire   [31:0] grp_fu_1156_p2;
reg   [31:0] p_Val2_1_reg_2922;
wire  signed [31:0] p_Val2_3_fu_1161_p2;
reg  signed [31:0] p_Val2_3_reg_2927;
wire  signed [31:0] p_Val2_2_fu_1165_p2;
reg  signed [31:0] p_Val2_2_reg_2932;
wire  signed [15:0] sx_2_fu_1211_p3;
reg  signed [15:0] sx_2_reg_2937;
wire  signed [15:0] sy_3_fu_1261_p3;
reg  signed [15:0] sy_3_reg_2944;
wire   [0:0] tmp_41_fu_1289_p2;
reg   [0:0] tmp_41_reg_2951;
reg   [0:0] tmp_41_reg_2951_pp0_iter41_reg;
wire   [17:0] tmp_77_fu_1295_p1;
reg   [17:0] tmp_77_reg_2956;
reg   [17:0] tmp_77_reg_2956_pp0_iter41_reg;
wire   [0:0] tmp_46_fu_1319_p2;
reg   [0:0] tmp_46_reg_2961;
reg   [0:0] tmp_46_reg_2961_pp0_iter41_reg;
reg   [0:0] tmp_46_reg_2961_pp0_iter42_reg;
wire   [17:0] tmp_78_fu_1325_p1;
reg   [17:0] tmp_78_reg_2966;
reg   [17:0] tmp_78_reg_2966_pp0_iter41_reg;
reg   [17:0] tmp_78_reg_2966_pp0_iter42_reg;
wire   [0:0] tmp_48_fu_1332_p2;
reg   [0:0] tmp_48_reg_2971;
reg   [0:0] tmp_48_reg_2971_pp0_iter41_reg;
wire  signed [15:0] pre_fx_1_fu_1337_p3;
reg  signed [15:0] pre_fx_1_reg_2976;
wire   [0:0] tmp_49_fu_1346_p2;
reg   [0:0] tmp_49_reg_2984;
reg   [0:0] tmp_49_reg_2984_pp0_iter41_reg;
reg   [0:0] tmp_49_reg_2984_pp0_iter42_reg;
wire  signed [15:0] sy_4_fu_1351_p3;
reg  signed [15:0] sy_4_reg_2989;
wire   [0:0] col_wr_fu_1362_p2;
reg   [0:0] col_wr_reg_2997;
wire   [0:0] row_rd_5_fu_1442_p3;
reg   [0:0] row_rd_5_reg_3002_pp0_iter42_reg;
wire   [0:0] col_rd_2_fu_1486_p2;
reg   [0:0] col_rd_2_reg_3006_pp0_iter42_reg;
wire  signed [63:0] tmp_52_fu_1501_p1;
reg  signed [63:0] tmp_52_reg_3010;
reg  signed [63:0] tmp_52_reg_3010_pp0_iter42_reg;
wire   [12:0] k_buf_val_val_0_0_ad_gep_fu_469_p3;
reg   [12:0] k_buf_val_val_0_0_ad_reg_3047;
reg   [12:0] k_buf_val_val_0_0_ad_reg_3047_pp0_iter42_reg;
wire   [12:0] k_buf_val_val_0_1_ad_gep_fu_476_p3;
reg   [12:0] k_buf_val_val_0_1_ad_reg_3053;
reg   [12:0] k_buf_val_val_0_1_ad_reg_3053_pp0_iter42_reg;
wire   [12:0] k_buf_val_val_0_2_ad_gep_fu_483_p3;
reg   [12:0] k_buf_val_val_0_2_ad_reg_3059;
reg   [12:0] k_buf_val_val_0_2_ad_reg_3059_pp0_iter42_reg;
wire   [0:0] tmp_53_fu_1517_p2;
reg   [0:0] tmp_53_reg_3065_pp0_iter42_reg;
wire   [0:0] tmp_55_fu_1525_p2;
reg   [0:0] tmp_55_reg_3069_pp0_iter42_reg;
wire   [0:0] tmp_56_fu_1533_p2;
reg   [0:0] tmp_56_reg_3073;
reg   [0:0] tmp_56_reg_3073_pp0_iter42_reg;
wire   [0:0] brmerge_demorgan_fu_1549_p2;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter42_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter43_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter44_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter45_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter46_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter47_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter48_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter49_reg;
reg   [0:0] brmerge_demorgan_reg_3077_pp0_iter50_reg;
wire   [19:0] u1_V_fu_1598_p2;
reg   [19:0] u1_V_reg_3081;
wire  signed [19:0] p_u_V_fu_1604_p3;
reg  signed [19:0] p_u_V_reg_3086;
reg  signed [19:0] p_u_V_reg_3086_pp0_iter43_reg;
reg  signed [19:0] p_u_V_reg_3086_pp0_iter44_reg;
wire   [7:0] k_buf_val_val_0_0_q0;
reg   [7:0] win_val_1_val_0_0_reg_3092;
wire   [7:0] k_buf_val_val_0_1_q0;
reg   [7:0] win_val_1_val_0_1_reg_3097;
wire   [7:0] k_buf_val_val_0_2_q0;
reg   [7:0] win_val_1_val_0_2_reg_3102;
reg   [7:0] tmp_97_reg_3107;
reg   [7:0] tmp_98_reg_3112;
reg   [7:0] tmp_99_reg_3117;
wire  signed [19:0] v1_V_fu_1709_p2;
reg  signed [19:0] v1_V_reg_3122;
wire   [19:0] v_V_fu_1715_p3;
reg   [19:0] v_V_reg_3128;
reg   [7:0] win_val_0_val_1_0_4_reg_3133;
reg   [7:0] win_val_0_val_1_1_4_reg_3138;
reg   [7:0] win_val_0_val_1_2_4_reg_3143;
reg   [7:0] win_val_1_val_1_0_3_reg_3148;
reg   [7:0] win_val_1_val_1_1_3_reg_3153;
reg   [7:0] win_val_1_val_1_2_3_reg_3158;
wire  signed [27:0] OP2_V_fu_1770_p1;
reg  signed [27:0] OP2_V_reg_3163;
wire  signed [27:0] r_V_fu_2451_p2;
reg  signed [27:0] r_V_reg_3170;
wire  signed [27:0] r_V_3_fu_2457_p2;
reg  signed [27:0] r_V_3_reg_3175;
wire  signed [27:0] r_V_s_fu_2463_p2;
reg  signed [27:0] r_V_s_reg_3180;
wire  signed [27:0] r_V_3_1_fu_2469_p2;
reg  signed [27:0] r_V_3_1_reg_3185;
wire  signed [27:0] r_V_4_fu_2475_p2;
reg  signed [27:0] r_V_4_reg_3190;
wire  signed [27:0] r_V_3_2_fu_2481_p2;
reg  signed [27:0] r_V_3_2_reg_3195;
wire  signed [47:0] OP2_V_1_fu_1800_p1;
wire  signed [27:0] r_V_1_fu_2487_p2;
reg  signed [27:0] r_V_1_reg_3212;
wire  signed [27:0] r_V_2_fu_2493_p2;
reg  signed [27:0] r_V_2_reg_3217;
wire  signed [47:0] OP2_V_6_fu_1821_p1;
reg  signed [47:0] OP2_V_6_reg_3222;
wire  signed [27:0] r_V_1_1_fu_2498_p2;
reg  signed [27:0] r_V_1_1_reg_3242;
wire  signed [27:0] r_V_2_1_fu_2504_p2;
reg  signed [27:0] r_V_2_1_reg_3247;
wire  signed [27:0] r_V_1_2_fu_2509_p2;
reg  signed [27:0] r_V_1_2_reg_3262;
wire  signed [27:0] r_V_2_2_fu_2515_p2;
reg  signed [27:0] r_V_2_2_reg_3267;
wire  signed [47:0] OP2_V_5_fu_1884_p1;
wire   [47:0] grp_fu_1809_p2;
reg   [47:0] p_Val2_21_reg_3314;
wire   [47:0] grp_fu_1827_p2;
reg   [47:0] p_Val2_29_reg_3319;
wire   [47:0] grp_fu_1836_p2;
reg   [47:0] p_Val2_40_1_reg_3324;
wire   [47:0] grp_fu_1851_p2;
reg   [47:0] p_Val2_42_1_reg_3329;
wire   [47:0] grp_fu_1860_p2;
reg   [47:0] p_Val2_40_2_reg_3334;
wire   [47:0] grp_fu_1875_p2;
reg   [47:0] p_Val2_42_2_reg_3339;
wire   [47:0] grp_fu_1887_p2;
reg   [47:0] p_Val2_24_reg_3344;
wire   [47:0] grp_fu_1896_p2;
reg   [47:0] p_Val2_28_reg_3349;
wire   [47:0] tmp69_fu_1935_p2;
reg   [47:0] tmp69_reg_3354;
wire   [47:0] grp_fu_1904_p2;
reg   [47:0] p_Val2_30_1_reg_3359;
wire   [47:0] grp_fu_1913_p2;
reg   [47:0] p_Val2_33_1_reg_3364;
wire   [47:0] tmp71_fu_1939_p2;
reg   [47:0] tmp71_reg_3369;
wire   [47:0] grp_fu_1921_p2;
reg   [47:0] p_Val2_30_2_reg_3374;
wire   [47:0] grp_fu_1930_p2;
reg   [47:0] p_Val2_33_2_reg_3379;
wire   [47:0] tmp73_fu_1943_p2;
reg   [47:0] tmp73_reg_3384;
wire   [47:0] p_Val2_30_fu_1951_p2;
reg   [47:0] p_Val2_30_reg_3389;
reg   [0:0] signbit_reg_3394;
reg   [0:0] signbit_reg_3394_pp0_iter51_reg;
reg   [7:0] p_Val2_31_reg_3401;
reg   [0:0] tmp_83_reg_3406;
reg   [3:0] p_Result_6_i_i_reg_3411;
wire   [47:0] p_Val2_44_1_fu_1996_p2;
reg   [47:0] p_Val2_44_1_reg_3417;
reg   [0:0] signbit_1_reg_3422;
reg   [0:0] signbit_1_reg_3422_pp0_iter51_reg;
reg   [7:0] p_Val2_s_72_reg_3429;
reg   [0:0] tmp_87_reg_3434;
reg   [3:0] p_Result_6_i_i1_reg_3439;
wire   [47:0] p_Val2_44_2_fu_2041_p2;
reg   [47:0] p_Val2_44_2_reg_3445;
reg   [0:0] signbit_2_reg_3450;
reg   [0:0] signbit_2_reg_3450_pp0_iter51_reg;
reg   [7:0] p_Val2_35_reg_3457;
reg   [0:0] tmp_91_reg_3462;
reg   [3:0] p_Result_6_i_i2_reg_3467;
wire   [7:0] p_Val2_32_fu_2092_p2;
reg   [7:0] p_Val2_32_reg_3473;
wire   [0:0] p_38_i_i_i_fu_2135_p2;
reg   [0:0] p_38_i_i_i_reg_3479;
wire   [0:0] p_39_demorgan_i_i_i_fu_2141_p2;
reg   [0:0] p_39_demorgan_i_i_i_reg_3485;
wire   [7:0] p_Val2_33_fu_2156_p2;
reg   [7:0] p_Val2_33_reg_3491;
wire   [0:0] p_38_i_i_i1_fu_2199_p2;
reg   [0:0] p_38_i_i_i1_reg_3497;
wire   [0:0] p_39_demorgan_i_i_i1_fu_2205_p2;
reg   [0:0] p_39_demorgan_i_i_i1_reg_3503;
wire   [7:0] p_Val2_36_fu_2220_p2;
reg   [7:0] p_Val2_36_reg_3509;
wire   [0:0] p_38_i_i_i2_fu_2263_p2;
reg   [0:0] p_38_i_i_i2_reg_3515;
wire   [0:0] p_39_demorgan_i_i_i2_fu_2269_p2;
reg   [0:0] p_39_demorgan_i_i_i2_reg_3521;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter43;
reg    ap_condition_pp0_exit_iter42_state98;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg   [12:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
reg   [7:0] k_buf_val_val_0_0_d1;
reg   [12:0] k_buf_val_val_0_1_address0;
reg    k_buf_val_val_0_1_ce0;
reg    k_buf_val_val_0_1_ce1;
reg    k_buf_val_val_0_1_we1;
reg   [7:0] k_buf_val_val_0_1_d1;
reg   [12:0] k_buf_val_val_0_2_address0;
reg    k_buf_val_val_0_2_ce0;
reg    k_buf_val_val_0_2_ce1;
reg    k_buf_val_val_0_2_we1;
reg   [7:0] k_buf_val_val_0_2_d1;
wire   [12:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [12:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
wire   [12:0] k_buf_val_val_1_1_address0;
reg    k_buf_val_val_1_1_ce0;
wire   [7:0] k_buf_val_val_1_1_q0;
wire   [12:0] k_buf_val_val_1_1_address1;
reg    k_buf_val_val_1_1_ce1;
reg    k_buf_val_val_1_1_we1;
wire   [12:0] k_buf_val_val_1_2_address0;
reg    k_buf_val_val_1_2_ce0;
wire   [7:0] k_buf_val_val_1_2_q0;
wire   [12:0] k_buf_val_val_1_2_address1;
reg    k_buf_val_val_1_2_ce1;
reg    k_buf_val_val_1_2_we1;
reg   [14:0] p_Val2_16_reg_535;
wire    ap_CS_fsm_state109;
wire   [15:0] ap_phi_reg_pp0_iter0_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter1_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter2_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter3_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter4_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter5_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter6_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter7_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter8_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter9_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter10_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter11_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter12_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter13_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter14_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter15_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter16_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter17_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter18_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter19_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter20_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter21_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter22_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter23_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter24_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter25_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter26_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter27_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter28_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter29_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter30_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter31_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter32_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter33_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter34_dy_reg_557;
reg   [15:0] ap_phi_reg_pp0_iter35_dy_reg_557;
reg  signed [15:0] ap_phi_reg_pp0_iter36_dy_reg_557;
wire   [15:0] ap_phi_reg_pp0_iter0_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter1_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter2_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter3_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter4_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter5_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter6_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter7_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter8_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter9_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter10_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter11_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter12_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter13_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter14_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter15_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter16_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter17_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter18_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter19_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter20_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter21_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter22_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter23_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter24_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter25_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter26_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter27_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter28_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter29_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter30_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter31_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter32_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter33_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter34_dx_reg_566;
reg   [15:0] ap_phi_reg_pp0_iter35_dx_reg_566;
reg  signed [15:0] ap_phi_reg_pp0_iter36_dx_reg_566;
reg   [7:0] ap_phi_mux_win_val_val_1_0_2_2_phi_fu_578_p10;
wire   [7:0] ap_phi_reg_pp0_iter42_win_val_val_1_0_2_2_reg_575;
reg   [7:0] ap_phi_mux_win_val_val_1_0_1_2_phi_fu_598_p10;
wire   [7:0] ap_phi_reg_pp0_iter42_win_val_val_1_0_1_2_reg_595;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_618_p10;
wire   [7:0] ap_phi_reg_pp0_iter42_win_val_val_1_0_0_2_reg_615;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] row_wr_fu_230;
wire   [0:0] row_wr_3_fu_1456_p3;
reg   [0:0] row_rd_fu_234;
reg   [15:0] pre_fx_fu_238;
wire   [15:0] pre_fx_5_fu_1474_p3;
reg   [15:0] pre_fy_fu_242;
wire   [15:0] pre_fy_5_fu_1417_p3;
reg   [15:0] x_fu_246;
wire  signed [15:0] x_2_fu_1398_p3;
wire   [15:0] x_1_fu_1538_p2;
reg   [7:0] tmp_fu_250;
reg   [7:0] tmp_1_fu_254;
reg   [7:0] win_val_0_val_1_0_fu_258;
reg   [7:0] win_val_0_val_1_1_fu_262;
reg   [7:0] win_val_0_val_1_2_fu_266;
reg   [7:0] win_val_0_val_1_0_1_fu_270;
reg   [7:0] win_val_0_val_1_1_1_fu_274;
reg   [7:0] win_val_0_val_1_2_1_fu_278;
reg   [7:0] win_val_1_val_1_0_fu_282;
reg   [7:0] win_val_1_val_1_1_fu_286;
reg   [7:0] win_val_1_val_1_2_fu_290;
reg   [7:0] win_val_1_val_1_0_1_fu_294;
reg   [7:0] win_val_1_val_1_1_1_fu_298;
reg   [7:0] win_val_1_val_1_2_1_fu_302;
reg   [7:0] tmp_2_fu_306;
wire  signed [31:0] tmp_16_fu_666_p2;
wire   [47:0] grp_fu_684_p0;
wire  signed [31:0] tmp_42_fu_690_p2;
wire   [47:0] grp_fu_708_p0;
wire   [47:0] grp_fu_684_p2;
wire   [47:0] grp_fu_708_p2;
wire   [31:0] p_neg_fu_783_p2;
wire   [30:0] p_lshr_fu_788_p4;
wire   [31:0] tmp_5_fu_798_p1;
wire   [31:0] p_neg_t_fu_802_p2;
wire   [31:0] tmp_9_fu_808_p1;
wire   [31:0] p_neg1_fu_822_p2;
wire   [30:0] p_lshr1_fu_827_p4;
wire   [31:0] tmp_12_fu_837_p1;
wire   [31:0] p_neg_t1_fu_841_p2;
wire   [31:0] tmp_13_fu_847_p1;
wire  signed [32:0] tmp_28_cast_fu_867_p1;
wire   [25:0] p_Val2_10_cast_fu_876_p2;
wire   [32:0] p_Val2_9_fu_870_p2;
wire   [0:0] tmp_67_fu_891_p3;
wire   [19:0] p_Val2_10_fu_881_p4;
wire   [19:0] tmp_11_fu_899_p1;
wire  signed [32:0] tmp_32_cast_fu_909_p1;
wire   [25:0] p_Val2_14_cast_fu_918_p2;
wire   [32:0] p_Val2_13_fu_912_p2;
wire   [0:0] tmp_70_fu_933_p3;
wire   [19:0] p_Val2_14_fu_923_p4;
wire   [19:0] tmp_15_fu_941_p1;
wire   [0:0] tmp_17_fu_951_p2;
wire   [15:0] tmp_18_fu_955_p2;
wire   [0:0] tmp_19_fu_967_p2;
wire   [15:0] tmp_20_fu_971_p2;
wire  signed [16:0] tmp_20_cast_fu_864_p1;
wire  signed [16:0] tmp_13_cast_fu_861_p1;
wire   [19:0] p_Val2_18_fu_903_p2;
wire   [25:0] tmp_25_fu_1015_p3;
wire   [19:0] p_Val2_19_fu_945_p2;
wire   [25:0] tmp_26_fu_1027_p3;
wire   [15:0] i_op_assign_15_cast_fu_1039_p1;
wire   [30:0] tmp_30_fu_1072_p3;
wire   [30:0] grp_fu_1099_p0;
wire   [30:0] tmp_34_fu_1103_p3;
wire   [30:0] grp_fu_1115_p0;
wire   [15:0] tmp_74_fu_1187_p1;
wire   [15:0] ret_V_fu_1169_p4;
wire   [0:0] tmp_37_fu_1191_p2;
wire   [15:0] ret_V_1_fu_1197_p2;
wire   [0:0] tmp_73_fu_1179_p3;
wire   [15:0] p_6_fu_1203_p3;
wire   [15:0] tmp_76_fu_1237_p1;
wire   [15:0] ret_V_2_fu_1219_p4;
wire   [0:0] tmp_38_fu_1241_p2;
wire   [15:0] ret_V_3_fu_1247_p2;
wire   [0:0] tmp_75_fu_1229_p3;
wire   [15:0] p_7_fu_1253_p3;
wire   [31:0] tmp_40_fu_1272_p3;
wire  signed [32:0] tmp_39_fu_1269_p1;
wire  signed [32:0] tmp_66_cast_fu_1279_p1;
wire   [32:0] r_V_7_fu_1283_p2;
wire   [31:0] tmp_45_fu_1302_p3;
wire  signed [32:0] tmp_44_fu_1299_p1;
wire  signed [32:0] tmp_72_cast_fu_1309_p1;
wire   [32:0] r_V_8_fu_1313_p2;
wire  signed [16:0] tmp_76_cast_fu_1329_p1;
wire  signed [16:0] tmp_78_cast_fu_1343_p1;
wire   [15:0] tmp_51_fu_1357_p2;
wire   [0:0] sel_tmp4_fu_1405_p2;
wire   [15:0] pre_fy_1_sy_fu_1392_p3;
wire   [15:0] sel_tmp5_fu_1409_p3;
wire   [0:0] not_1_fu_1387_p2;
wire   [0:0] tmp66_fu_1431_p2;
wire   [0:0] sel_tmp_fu_1437_p2;
wire   [0:0] row_wr_1_fu_1383_p2;
wire   [0:0] row_wr_4_fu_1449_p3;
wire   [15:0] pre_fx_2_fu_1424_p3;
wire   [15:0] pre_fx_2_sx_fu_1468_p3;
wire   [0:0] not_s_fu_1463_p2;
wire   [0:0] tmp67_fu_1481_p2;
wire  signed [16:0] tmp_86_cast_fu_1514_p1;
wire  signed [16:0] tmp_88_cast_fu_1522_p1;
wire  signed [16:0] tmp_90_cast_fu_1530_p1;
wire   [0:0] col_wr_2_fu_1491_p3;
wire   [19:0] tmp_43_fu_1584_p3;
wire   [19:0] u_V_fu_1591_p3;
wire   [19:0] tmp_47_fu_1695_p3;
wire   [19:0] v_V_2_fu_1702_p3;
wire  signed [19:0] grp_fu_1809_p1;
wire  signed [19:0] grp_fu_1827_p1;
wire  signed [19:0] grp_fu_1836_p1;
wire  signed [19:0] grp_fu_1851_p1;
wire  signed [19:0] grp_fu_1860_p1;
wire  signed [19:0] grp_fu_1875_p1;
wire  signed [19:0] grp_fu_1887_p1;
wire  signed [19:0] grp_fu_1896_p1;
wire  signed [19:0] grp_fu_1904_p1;
wire  signed [19:0] grp_fu_1913_p1;
wire  signed [19:0] grp_fu_1921_p1;
wire  signed [19:0] grp_fu_1930_p1;
wire   [47:0] tmp68_fu_1947_p2;
wire   [47:0] tmp70_fu_1992_p2;
wire   [47:0] tmp72_fu_2037_p2;
wire   [7:0] tmp_i_i_fu_2082_p1;
wire   [0:0] tmp_85_fu_2097_p3;
wire   [0:0] tmp_84_fu_2085_p3;
wire   [0:0] tmp_4_i_i_fu_2105_p2;
wire   [0:0] carry_fu_2111_p2;
wire   [0:0] Range1_all_ones_fu_2117_p2;
wire   [0:0] Range1_all_zeros_fu_2122_p2;
wire   [0:0] deleted_zeros_fu_2127_p3;
wire   [7:0] tmp_i_i1_fu_2146_p1;
wire   [0:0] tmp_89_fu_2161_p3;
wire   [0:0] tmp_88_fu_2149_p3;
wire   [0:0] tmp_4_i_i1_fu_2169_p2;
wire   [0:0] carry_1_fu_2175_p2;
wire   [0:0] Range1_all_ones_1_fu_2181_p2;
wire   [0:0] Range1_all_zeros_1_fu_2186_p2;
wire   [0:0] deleted_zeros_1_fu_2191_p3;
wire   [7:0] tmp_i_i2_fu_2210_p1;
wire   [0:0] tmp_93_fu_2225_p3;
wire   [0:0] tmp_92_fu_2213_p3;
wire   [0:0] tmp_4_i_i2_fu_2233_p2;
wire   [0:0] carry_2_fu_2239_p2;
wire   [0:0] Range1_all_ones_2_fu_2245_p2;
wire   [0:0] Range1_all_zeros_2_fu_2250_p2;
wire   [0:0] deleted_zeros_2_fu_2255_p3;
wire   [0:0] tmp_5_i_i_fu_2274_p2;
wire   [0:0] signbit_not_i_fu_2284_p2;
wire   [0:0] neg_src_not_i_i_fu_2289_p2;
wire   [0:0] p_39_demorgan_i_not_i_fu_2299_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2294_p2;
wire   [0:0] neg_src_5_fu_2279_p2;
wire   [0:0] brmerge_i_i_fu_2304_p2;
wire   [7:0] p_mux_i_i_fu_2310_p3;
wire   [7:0] p_i_i_fu_2317_p3;
wire   [0:0] tmp_5_i_i1_fu_2333_p2;
wire   [0:0] signbit_not_i1_fu_2343_p2;
wire   [0:0] neg_src_not_i_i1_fu_2348_p2;
wire   [0:0] p_39_demorgan_i_not_i_1_fu_2358_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2353_p2;
wire   [0:0] neg_src_6_fu_2338_p2;
wire   [0:0] brmerge_i_i1_fu_2363_p2;
wire   [7:0] p_mux_i_i1_fu_2369_p3;
wire   [7:0] p_i_i1_fu_2376_p3;
wire   [0:0] tmp_5_i_i2_fu_2392_p2;
wire   [0:0] signbit_not_i2_fu_2402_p2;
wire   [0:0] neg_src_not_i_i2_fu_2407_p2;
wire   [0:0] p_39_demorgan_i_not_i_2_fu_2417_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2412_p2;
wire   [0:0] neg_src_fu_2397_p2;
wire   [0:0] brmerge_i_i2_fu_2422_p2;
wire   [7:0] p_mux_i_i2_fu_2428_p3;
wire   [7:0] p_i_i2_fu_2435_p3;
wire  signed [19:0] r_V_fu_2451_p0;
wire   [7:0] r_V_fu_2451_p1;
wire  signed [19:0] r_V_3_fu_2457_p0;
wire  signed [27:0] OP2_V_7_fu_1781_p1;
wire   [7:0] r_V_3_fu_2457_p1;
wire  signed [19:0] r_V_s_fu_2463_p0;
wire   [7:0] r_V_s_fu_2463_p1;
wire  signed [19:0] r_V_3_1_fu_2469_p0;
wire   [7:0] r_V_3_1_fu_2469_p1;
wire  signed [19:0] r_V_4_fu_2475_p0;
wire   [7:0] r_V_4_fu_2475_p1;
wire  signed [19:0] r_V_3_2_fu_2481_p0;
wire   [7:0] r_V_3_2_fu_2481_p1;
wire  signed [19:0] r_V_1_fu_2487_p0;
wire  signed [27:0] OP2_V_2_fu_1803_p1;
wire   [7:0] r_V_1_fu_2487_p1;
wire  signed [19:0] r_V_2_fu_2493_p0;
wire   [7:0] r_V_2_fu_2493_p1;
wire  signed [19:0] r_V_1_1_fu_2498_p0;
wire   [7:0] r_V_1_1_fu_2498_p1;
wire  signed [19:0] r_V_2_1_fu_2504_p0;
wire   [7:0] r_V_2_1_fu_2504_p1;
wire  signed [19:0] r_V_1_2_fu_2509_p0;
wire   [7:0] r_V_1_2_fu_2509_p1;
wire  signed [19:0] r_V_2_2_fu_2515_p0;
wire   [7:0] r_V_2_2_fu_2515_p1;
reg    grp_fu_684_ap_start;
wire    grp_fu_684_ap_done;
reg    grp_fu_708_ap_start;
wire    grp_fu_708_ap_done;
reg    grp_fu_1099_ce;
reg    grp_fu_1115_ce;
reg    grp_fu_1147_ce;
reg    grp_fu_1156_ce;
reg    grp_fu_1809_ce;
reg    grp_fu_1827_ce;
reg    grp_fu_1836_ce;
reg    grp_fu_1851_ce;
reg    grp_fu_1860_ce;
reg    grp_fu_1875_ce;
reg    grp_fu_1887_ce;
reg    grp_fu_1896_ce;
reg    grp_fu_1904_ce;
reg    grp_fu_1913_ce;
reg    grp_fu_1921_ce;
reg    grp_fu_1930_ce;
reg   [56:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_1115_p00;
wire   [27:0] r_V_1_1_fu_2498_p10;
wire   [27:0] r_V_1_2_fu_2509_p10;
wire   [27:0] r_V_1_fu_2487_p10;
wire   [27:0] r_V_2_1_fu_2504_p10;
wire   [27:0] r_V_2_2_fu_2515_p10;
wire   [27:0] r_V_2_fu_2493_p10;
wire   [27:0] r_V_3_1_fu_2469_p10;
wire   [27:0] r_V_3_2_fu_2481_p10;
wire   [27:0] r_V_3_fu_2457_p10;
wire   [27:0] r_V_4_fu_2475_p10;
wire   [27:0] r_V_fu_2451_p10;
wire   [27:0] r_V_s_fu_2463_p10;
reg    ap_condition_428;
reg    ap_condition_3380;
reg    ap_condition_3386;

// power-on initialization
initial begin
#0 ap_CS_fsm = 57'd1;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
end

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 4097 ),
    .AddressWidth( 13 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_ad_reg_3047_pp0_iter42_reg),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(k_buf_val_val_0_0_d1)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 4097 ),
    .AddressWidth( 13 ))
k_buf_val_val_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_1_address0),
    .ce0(k_buf_val_val_0_1_ce0),
    .q0(k_buf_val_val_0_1_q0),
    .address1(k_buf_val_val_0_1_ad_reg_3053_pp0_iter42_reg),
    .ce1(k_buf_val_val_0_1_ce1),
    .we1(k_buf_val_val_0_1_we1),
    .d1(k_buf_val_val_0_1_d1)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 4097 ),
    .AddressWidth( 13 ))
k_buf_val_val_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_2_address0),
    .ce0(k_buf_val_val_0_2_ce0),
    .q0(k_buf_val_val_0_2_q0),
    .address1(k_buf_val_val_0_2_ad_reg_3059_pp0_iter42_reg),
    .ce1(k_buf_val_val_0_2_ce1),
    .we1(k_buf_val_val_0_2_we1),
    .d1(k_buf_val_val_0_2_d1)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 4097 ),
    .AddressWidth( 13 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(win_val_1_val_0_0_reg_3092)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 4097 ),
    .AddressWidth( 13 ))
k_buf_val_val_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_1_address0),
    .ce0(k_buf_val_val_1_1_ce0),
    .q0(k_buf_val_val_1_1_q0),
    .address1(k_buf_val_val_1_1_address1),
    .ce1(k_buf_val_val_1_1_ce1),
    .we1(k_buf_val_val_1_1_we1),
    .d1(win_val_1_val_0_1_reg_3097)
);

Resize_opr_linearbkb #(
    .DataWidth( 8 ),
    .AddressRange( 4097 ),
    .AddressWidth( 13 ))
k_buf_val_val_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_2_address0),
    .ce0(k_buf_val_val_1_2_ce0),
    .q0(k_buf_val_val_1_2_q0),
    .address1(k_buf_val_val_1_2_address1),
    .ce1(k_buf_val_val_1_2_ce1),
    .we1(k_buf_val_val_1_2_we1),
    .d1(win_val_1_val_0_2_reg_3102)
);

video_scaler_sdivhbi #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
video_scaler_sdivhbi_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_684_ap_start),
    .done(grp_fu_684_ap_done),
    .din0(grp_fu_684_p0),
    .din1(tmp_16_fu_666_p2),
    .ce(1'b1),
    .dout(grp_fu_684_p2)
);

video_scaler_sdivhbi #(
    .ID( 1 ),
    .NUM_STAGE( 52 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
video_scaler_sdivhbi_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_708_ap_start),
    .done(grp_fu_708_ap_done),
    .din0(grp_fu_708_p0),
    .din1(tmp_42_fu_690_p2),
    .ce(1'b1),
    .dout(grp_fu_708_p2)
);

video_scaler_udivibs #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
video_scaler_udivibs_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1099_p0),
    .din1(row_rate_V_reg_2703),
    .ce(grp_fu_1099_ce),
    .dout(grp_fu_1099_p2)
);

video_scaler_udivibs #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 16 ))
video_scaler_udivibs_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1115_p0),
    .din1(col_rate_V_reg_2711),
    .ce(grp_fu_1115_ce),
    .dout(grp_fu_1115_p2)
);

video_scaler_mul_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
video_scaler_mul_jbC_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(row_rate_V_reg_2703),
    .din1(ap_phi_reg_pp0_iter36_dy_reg_557),
    .ce(grp_fu_1147_ce),
    .dout(grp_fu_1147_p2)
);

video_scaler_mul_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
video_scaler_mul_jbC_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(col_rate_V_reg_2711),
    .din1(ap_phi_reg_pp0_iter36_dx_reg_566),
    .ce(grp_fu_1156_ce),
    .dout(grp_fu_1156_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_reg_3170),
    .din1(grp_fu_1809_p1),
    .ce(grp_fu_1809_ce),
    .dout(grp_fu_1809_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_3_reg_3175),
    .din1(grp_fu_1827_p1),
    .ce(grp_fu_1827_ce),
    .dout(grp_fu_1827_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_s_reg_3180),
    .din1(grp_fu_1836_p1),
    .ce(grp_fu_1836_ce),
    .dout(grp_fu_1836_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_3_1_reg_3185),
    .din1(grp_fu_1851_p1),
    .ce(grp_fu_1851_ce),
    .dout(grp_fu_1851_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_4_reg_3190),
    .din1(grp_fu_1860_p1),
    .ce(grp_fu_1860_ce),
    .dout(grp_fu_1860_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_3_2_reg_3195),
    .din1(grp_fu_1875_p1),
    .ce(grp_fu_1875_ce),
    .dout(grp_fu_1875_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_1_reg_3212),
    .din1(grp_fu_1887_p1),
    .ce(grp_fu_1887_ce),
    .dout(grp_fu_1887_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_2_reg_3217),
    .din1(grp_fu_1896_p1),
    .ce(grp_fu_1896_ce),
    .dout(grp_fu_1896_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_1_1_reg_3242),
    .din1(grp_fu_1904_p1),
    .ce(grp_fu_1904_ce),
    .dout(grp_fu_1904_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_2_1_reg_3247),
    .din1(grp_fu_1913_p1),
    .ce(grp_fu_1913_ce),
    .dout(grp_fu_1913_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_1_2_reg_3262),
    .din1(grp_fu_1921_p1),
    .ce(grp_fu_1921_ce),
    .dout(grp_fu_1921_p2)
);

video_scaler_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 48 ))
video_scaler_mul_kbM_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_2_2_reg_3267),
    .din1(grp_fu_1930_p1),
    .ce(grp_fu_1930_ce),
    .dout(grp_fu_1930_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U41(
    .din0(r_V_fu_2451_p0),
    .din1(r_V_fu_2451_p1),
    .dout(r_V_fu_2451_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U42(
    .din0(r_V_3_fu_2457_p0),
    .din1(r_V_3_fu_2457_p1),
    .dout(r_V_3_fu_2457_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U43(
    .din0(r_V_s_fu_2463_p0),
    .din1(r_V_s_fu_2463_p1),
    .dout(r_V_s_fu_2463_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U44(
    .din0(r_V_3_1_fu_2469_p0),
    .din1(r_V_3_1_fu_2469_p1),
    .dout(r_V_3_1_fu_2469_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U45(
    .din0(r_V_4_fu_2475_p0),
    .din1(r_V_4_fu_2475_p1),
    .dout(r_V_4_fu_2475_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U46(
    .din0(r_V_3_2_fu_2481_p0),
    .din1(r_V_3_2_fu_2481_p1),
    .dout(r_V_3_2_fu_2481_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U47(
    .din0(r_V_1_fu_2487_p0),
    .din1(r_V_1_fu_2487_p1),
    .dout(r_V_1_fu_2487_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U48(
    .din0(r_V_2_fu_2493_p0),
    .din1(r_V_2_fu_2493_p1),
    .dout(r_V_2_fu_2493_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U49(
    .din0(r_V_1_1_fu_2498_p0),
    .din1(r_V_1_1_fu_2498_p1),
    .dout(r_V_1_1_fu_2498_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U50(
    .din0(r_V_2_1_fu_2504_p0),
    .din1(r_V_2_1_fu_2504_p1),
    .dout(r_V_2_1_fu_2504_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U51(
    .din0(r_V_1_2_fu_2509_p0),
    .din1(r_V_1_2_fu_2509_p1),
    .dout(r_V_1_2_fu_2509_p2)
);

video_scaler_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
video_scaler_mul_lbW_U52(
    .din0(r_V_2_2_fu_2515_p0),
    .din1(r_V_2_2_fu_2515_p1),
    .dout(r_V_2_2_fu_2515_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((tmp_31_fu_1088_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state55) & (tmp_27_fu_1043_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter42_state98)) begin
                ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter41;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end else if (((1'b1 == ap_CS_fsm_state55) & (tmp_27_fu_1043_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter52 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_428)) begin
        if (((tmp_23_reg_2792 == 1'd0) & (tmp_31_fu_1088_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_dy_reg_557 <= tmp_28_reg_2823;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_557 <= ap_phi_reg_pp0_iter0_dy_reg_557;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        if (((tmp_24_reg_2797 == 1'd0) & (tmp_31_reg_2851_pp0_iter34_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter36_dx_reg_566 <= tmp_36_fu_1135_p2;
        end else if (((tmp_31_reg_2851_pp0_iter34_reg == 1'd1) & (tmp_24_reg_2797 == 1'd1))) begin
            ap_phi_reg_pp0_iter36_dx_reg_566 <= tmp_72_fu_1140_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter36_dx_reg_566 <= ap_phi_reg_pp0_iter35_dx_reg_566;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        if (((tmp_31_reg_2851_pp0_iter34_reg == 1'd1) & (tmp_23_reg_2792 == 1'd1))) begin
            ap_phi_reg_pp0_iter36_dy_reg_557 <= tmp_71_fu_1132_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter36_dy_reg_557 <= ap_phi_reg_pp0_iter35_dy_reg_557;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        p_Val2_16_reg_535 <= i_reg_2818;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        p_Val2_16_reg_535 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_fu_1088_p2 == 1'd1))) begin
        p_Val2_17_reg_546 <= j_fu_1093_p2;
    end else if (((1'b1 == ap_CS_fsm_state55) & (tmp_27_fu_1043_p2 == 1'd1))) begin
        p_Val2_17_reg_546 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        pre_fx_fu_238 <= pre_fx_5_fu_1474_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_fu_238 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        pre_fy_fu_242 <= pre_fy_5_fu_1417_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_fu_242 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        row_rd_fu_234 <= row_rd_5_fu_1442_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_fu_234 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        row_wr_fu_230 <= row_wr_3_fu_1456_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_fu_230 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        win_val_0_val_1_0_fu_258 <= p_src_data_stream_0_V_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd0) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_53_reg_3065 == 1'd0) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1)))) begin
        win_val_0_val_1_0_fu_258 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        win_val_0_val_1_1_fu_262 <= p_src_data_stream_1_V_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd0) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_53_reg_3065 == 1'd0) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1)))) begin
        win_val_0_val_1_1_fu_262 <= k_buf_val_val_0_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        win_val_0_val_1_2_fu_266 <= p_src_data_stream_2_V_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd0) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_53_reg_3065 == 1'd0) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1)))) begin
        win_val_0_val_1_2_fu_266 <= k_buf_val_val_0_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        x_fu_246 <= x_1_fu_1538_p2;
    end else if (((col_rd_2_fu_1486_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        x_fu_246 <= x_2_fu_1398_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_fu_246 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_3077_pp0_iter43_reg == 1'd1))) begin
        OP2_V_6_reg_3222[47 : 2] <= OP2_V_6_fu_1821_p1[47 : 2];
        r_V_1_1_reg_3242 <= r_V_1_1_fu_2498_p2;
        r_V_1_2_reg_3262 <= r_V_1_2_fu_2509_p2;
        r_V_1_reg_3212 <= r_V_1_fu_2487_p2;
        r_V_2_1_reg_3247 <= r_V_2_1_fu_2504_p2;
        r_V_2_2_reg_3267 <= r_V_2_2_fu_2515_p2;
        r_V_2_reg_3217 <= r_V_2_fu_2493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_3077_pp0_iter42_reg == 1'd1))) begin
        OP2_V_reg_3163[27 : 2] <= OP2_V_fu_1770_p1[27 : 2];
        r_V_3_1_reg_3185 <= r_V_3_1_fu_2469_p2;
        r_V_3_2_reg_3195 <= r_V_3_2_fu_2481_p2;
        r_V_3_reg_3175 <= r_V_3_fu_2457_p2;
        r_V_4_reg_3190 <= r_V_4_fu_2475_p2;
        r_V_reg_3170 <= r_V_fu_2451_p2;
        r_V_s_reg_3180 <= r_V_s_fu_2463_p2;
        win_val_0_val_1_0_4_reg_3133 <= win_val_0_val_1_0_1_fu_270;
        win_val_0_val_1_1_4_reg_3138 <= win_val_0_val_1_1_1_fu_274;
        win_val_0_val_1_2_4_reg_3143 <= win_val_0_val_1_2_1_fu_278;
        win_val_1_val_1_0_3_reg_3148 <= win_val_1_val_1_0_fu_282;
        win_val_1_val_1_1_3_reg_3153 <= win_val_1_val_1_1_fu_286;
        win_val_1_val_1_2_3_reg_3158 <= win_val_1_val_1_2_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_dx_reg_566 <= ap_phi_reg_pp0_iter9_dx_reg_566;
        ap_phi_reg_pp0_iter10_dy_reg_557 <= ap_phi_reg_pp0_iter9_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_dx_reg_566 <= ap_phi_reg_pp0_iter10_dx_reg_566;
        ap_phi_reg_pp0_iter11_dy_reg_557 <= ap_phi_reg_pp0_iter10_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_dx_reg_566 <= ap_phi_reg_pp0_iter11_dx_reg_566;
        ap_phi_reg_pp0_iter12_dy_reg_557 <= ap_phi_reg_pp0_iter11_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_dx_reg_566 <= ap_phi_reg_pp0_iter12_dx_reg_566;
        ap_phi_reg_pp0_iter13_dy_reg_557 <= ap_phi_reg_pp0_iter12_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_dx_reg_566 <= ap_phi_reg_pp0_iter13_dx_reg_566;
        ap_phi_reg_pp0_iter14_dy_reg_557 <= ap_phi_reg_pp0_iter13_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_dx_reg_566 <= ap_phi_reg_pp0_iter14_dx_reg_566;
        ap_phi_reg_pp0_iter15_dy_reg_557 <= ap_phi_reg_pp0_iter14_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_dx_reg_566 <= ap_phi_reg_pp0_iter15_dx_reg_566;
        ap_phi_reg_pp0_iter16_dy_reg_557 <= ap_phi_reg_pp0_iter15_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_dx_reg_566 <= ap_phi_reg_pp0_iter16_dx_reg_566;
        ap_phi_reg_pp0_iter17_dy_reg_557 <= ap_phi_reg_pp0_iter16_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_dx_reg_566 <= ap_phi_reg_pp0_iter17_dx_reg_566;
        ap_phi_reg_pp0_iter18_dy_reg_557 <= ap_phi_reg_pp0_iter17_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_dx_reg_566 <= ap_phi_reg_pp0_iter18_dx_reg_566;
        ap_phi_reg_pp0_iter19_dy_reg_557 <= ap_phi_reg_pp0_iter18_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_dx_reg_566 <= ap_phi_reg_pp0_iter0_dx_reg_566;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_dx_reg_566 <= ap_phi_reg_pp0_iter19_dx_reg_566;
        ap_phi_reg_pp0_iter20_dy_reg_557 <= ap_phi_reg_pp0_iter19_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_phi_reg_pp0_iter21_dx_reg_566 <= ap_phi_reg_pp0_iter20_dx_reg_566;
        ap_phi_reg_pp0_iter21_dy_reg_557 <= ap_phi_reg_pp0_iter20_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        ap_phi_reg_pp0_iter22_dx_reg_566 <= ap_phi_reg_pp0_iter21_dx_reg_566;
        ap_phi_reg_pp0_iter22_dy_reg_557 <= ap_phi_reg_pp0_iter21_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter22 == 1'b1))) begin
        ap_phi_reg_pp0_iter23_dx_reg_566 <= ap_phi_reg_pp0_iter22_dx_reg_566;
        ap_phi_reg_pp0_iter23_dy_reg_557 <= ap_phi_reg_pp0_iter22_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter23 == 1'b1))) begin
        ap_phi_reg_pp0_iter24_dx_reg_566 <= ap_phi_reg_pp0_iter23_dx_reg_566;
        ap_phi_reg_pp0_iter24_dy_reg_557 <= ap_phi_reg_pp0_iter23_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        ap_phi_reg_pp0_iter25_dx_reg_566 <= ap_phi_reg_pp0_iter24_dx_reg_566;
        ap_phi_reg_pp0_iter25_dy_reg_557 <= ap_phi_reg_pp0_iter24_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_dx_reg_566 <= ap_phi_reg_pp0_iter25_dx_reg_566;
        ap_phi_reg_pp0_iter26_dy_reg_557 <= ap_phi_reg_pp0_iter25_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_dx_reg_566 <= ap_phi_reg_pp0_iter26_dx_reg_566;
        ap_phi_reg_pp0_iter27_dy_reg_557 <= ap_phi_reg_pp0_iter26_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_dx_reg_566 <= ap_phi_reg_pp0_iter27_dx_reg_566;
        ap_phi_reg_pp0_iter28_dy_reg_557 <= ap_phi_reg_pp0_iter27_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_dx_reg_566 <= ap_phi_reg_pp0_iter28_dx_reg_566;
        ap_phi_reg_pp0_iter29_dy_reg_557 <= ap_phi_reg_pp0_iter28_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_dx_reg_566 <= ap_phi_reg_pp0_iter1_dx_reg_566;
        ap_phi_reg_pp0_iter2_dy_reg_557 <= ap_phi_reg_pp0_iter1_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_dx_reg_566 <= ap_phi_reg_pp0_iter29_dx_reg_566;
        ap_phi_reg_pp0_iter30_dy_reg_557 <= ap_phi_reg_pp0_iter29_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_dx_reg_566 <= ap_phi_reg_pp0_iter30_dx_reg_566;
        ap_phi_reg_pp0_iter31_dy_reg_557 <= ap_phi_reg_pp0_iter30_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_dx_reg_566 <= ap_phi_reg_pp0_iter31_dx_reg_566;
        ap_phi_reg_pp0_iter32_dy_reg_557 <= ap_phi_reg_pp0_iter31_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_dx_reg_566 <= ap_phi_reg_pp0_iter32_dx_reg_566;
        ap_phi_reg_pp0_iter33_dy_reg_557 <= ap_phi_reg_pp0_iter32_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_dx_reg_566 <= ap_phi_reg_pp0_iter33_dx_reg_566;
        ap_phi_reg_pp0_iter34_dy_reg_557 <= ap_phi_reg_pp0_iter33_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_dx_reg_566 <= ap_phi_reg_pp0_iter34_dx_reg_566;
        ap_phi_reg_pp0_iter35_dy_reg_557 <= ap_phi_reg_pp0_iter34_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_dx_reg_566 <= ap_phi_reg_pp0_iter2_dx_reg_566;
        ap_phi_reg_pp0_iter3_dy_reg_557 <= ap_phi_reg_pp0_iter2_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_dx_reg_566 <= ap_phi_reg_pp0_iter3_dx_reg_566;
        ap_phi_reg_pp0_iter4_dy_reg_557 <= ap_phi_reg_pp0_iter3_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_dx_reg_566 <= ap_phi_reg_pp0_iter4_dx_reg_566;
        ap_phi_reg_pp0_iter5_dy_reg_557 <= ap_phi_reg_pp0_iter4_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_dx_reg_566 <= ap_phi_reg_pp0_iter5_dx_reg_566;
        ap_phi_reg_pp0_iter6_dy_reg_557 <= ap_phi_reg_pp0_iter5_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_dx_reg_566 <= ap_phi_reg_pp0_iter6_dx_reg_566;
        ap_phi_reg_pp0_iter7_dy_reg_557 <= ap_phi_reg_pp0_iter6_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_dx_reg_566 <= ap_phi_reg_pp0_iter7_dx_reg_566;
        ap_phi_reg_pp0_iter8_dy_reg_557 <= ap_phi_reg_pp0_iter7_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_dx_reg_566 <= ap_phi_reg_pp0_iter8_dx_reg_566;
        ap_phi_reg_pp0_iter9_dy_reg_557 <= ap_phi_reg_pp0_iter8_dy_reg_557;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        brmerge_demorgan_reg_3077 <= brmerge_demorgan_fu_1549_p2;
        col_rd_2_reg_3006 <= col_rd_2_fu_1486_p2;
        row_rd_5_reg_3002 <= row_rd_5_fu_1442_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_demorgan_reg_3077_pp0_iter42_reg <= brmerge_demorgan_reg_3077;
        brmerge_demorgan_reg_3077_pp0_iter43_reg <= brmerge_demorgan_reg_3077_pp0_iter42_reg;
        brmerge_demorgan_reg_3077_pp0_iter44_reg <= brmerge_demorgan_reg_3077_pp0_iter43_reg;
        brmerge_demorgan_reg_3077_pp0_iter45_reg <= brmerge_demorgan_reg_3077_pp0_iter44_reg;
        brmerge_demorgan_reg_3077_pp0_iter46_reg <= brmerge_demorgan_reg_3077_pp0_iter45_reg;
        brmerge_demorgan_reg_3077_pp0_iter47_reg <= brmerge_demorgan_reg_3077_pp0_iter46_reg;
        brmerge_demorgan_reg_3077_pp0_iter48_reg <= brmerge_demorgan_reg_3077_pp0_iter47_reg;
        brmerge_demorgan_reg_3077_pp0_iter49_reg <= brmerge_demorgan_reg_3077_pp0_iter48_reg;
        brmerge_demorgan_reg_3077_pp0_iter50_reg <= brmerge_demorgan_reg_3077_pp0_iter49_reg;
        brmerge_demorgan_reg_3077_pp0_iter51_reg <= brmerge_demorgan_reg_3077_pp0_iter50_reg;
        col_rd_2_reg_3006_pp0_iter42_reg <= col_rd_2_reg_3006;
        col_wr_1_reg_2877_pp0_iter10_reg <= col_wr_1_reg_2877_pp0_iter9_reg;
        col_wr_1_reg_2877_pp0_iter11_reg <= col_wr_1_reg_2877_pp0_iter10_reg;
        col_wr_1_reg_2877_pp0_iter12_reg <= col_wr_1_reg_2877_pp0_iter11_reg;
        col_wr_1_reg_2877_pp0_iter13_reg <= col_wr_1_reg_2877_pp0_iter12_reg;
        col_wr_1_reg_2877_pp0_iter14_reg <= col_wr_1_reg_2877_pp0_iter13_reg;
        col_wr_1_reg_2877_pp0_iter15_reg <= col_wr_1_reg_2877_pp0_iter14_reg;
        col_wr_1_reg_2877_pp0_iter16_reg <= col_wr_1_reg_2877_pp0_iter15_reg;
        col_wr_1_reg_2877_pp0_iter17_reg <= col_wr_1_reg_2877_pp0_iter16_reg;
        col_wr_1_reg_2877_pp0_iter18_reg <= col_wr_1_reg_2877_pp0_iter17_reg;
        col_wr_1_reg_2877_pp0_iter19_reg <= col_wr_1_reg_2877_pp0_iter18_reg;
        col_wr_1_reg_2877_pp0_iter20_reg <= col_wr_1_reg_2877_pp0_iter19_reg;
        col_wr_1_reg_2877_pp0_iter21_reg <= col_wr_1_reg_2877_pp0_iter20_reg;
        col_wr_1_reg_2877_pp0_iter22_reg <= col_wr_1_reg_2877_pp0_iter21_reg;
        col_wr_1_reg_2877_pp0_iter23_reg <= col_wr_1_reg_2877_pp0_iter22_reg;
        col_wr_1_reg_2877_pp0_iter24_reg <= col_wr_1_reg_2877_pp0_iter23_reg;
        col_wr_1_reg_2877_pp0_iter25_reg <= col_wr_1_reg_2877_pp0_iter24_reg;
        col_wr_1_reg_2877_pp0_iter26_reg <= col_wr_1_reg_2877_pp0_iter25_reg;
        col_wr_1_reg_2877_pp0_iter27_reg <= col_wr_1_reg_2877_pp0_iter26_reg;
        col_wr_1_reg_2877_pp0_iter28_reg <= col_wr_1_reg_2877_pp0_iter27_reg;
        col_wr_1_reg_2877_pp0_iter29_reg <= col_wr_1_reg_2877_pp0_iter28_reg;
        col_wr_1_reg_2877_pp0_iter2_reg <= col_wr_1_reg_2877_pp0_iter1_reg;
        col_wr_1_reg_2877_pp0_iter30_reg <= col_wr_1_reg_2877_pp0_iter29_reg;
        col_wr_1_reg_2877_pp0_iter31_reg <= col_wr_1_reg_2877_pp0_iter30_reg;
        col_wr_1_reg_2877_pp0_iter32_reg <= col_wr_1_reg_2877_pp0_iter31_reg;
        col_wr_1_reg_2877_pp0_iter33_reg <= col_wr_1_reg_2877_pp0_iter32_reg;
        col_wr_1_reg_2877_pp0_iter34_reg <= col_wr_1_reg_2877_pp0_iter33_reg;
        col_wr_1_reg_2877_pp0_iter35_reg <= col_wr_1_reg_2877_pp0_iter34_reg;
        col_wr_1_reg_2877_pp0_iter36_reg <= col_wr_1_reg_2877_pp0_iter35_reg;
        col_wr_1_reg_2877_pp0_iter37_reg <= col_wr_1_reg_2877_pp0_iter36_reg;
        col_wr_1_reg_2877_pp0_iter38_reg <= col_wr_1_reg_2877_pp0_iter37_reg;
        col_wr_1_reg_2877_pp0_iter39_reg <= col_wr_1_reg_2877_pp0_iter38_reg;
        col_wr_1_reg_2877_pp0_iter3_reg <= col_wr_1_reg_2877_pp0_iter2_reg;
        col_wr_1_reg_2877_pp0_iter40_reg <= col_wr_1_reg_2877_pp0_iter39_reg;
        col_wr_1_reg_2877_pp0_iter4_reg <= col_wr_1_reg_2877_pp0_iter3_reg;
        col_wr_1_reg_2877_pp0_iter5_reg <= col_wr_1_reg_2877_pp0_iter4_reg;
        col_wr_1_reg_2877_pp0_iter6_reg <= col_wr_1_reg_2877_pp0_iter5_reg;
        col_wr_1_reg_2877_pp0_iter7_reg <= col_wr_1_reg_2877_pp0_iter6_reg;
        col_wr_1_reg_2877_pp0_iter8_reg <= col_wr_1_reg_2877_pp0_iter7_reg;
        col_wr_1_reg_2877_pp0_iter9_reg <= col_wr_1_reg_2877_pp0_iter8_reg;
        i_op_assign_cast_reg_2845_pp0_iter10_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter9_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter11_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter10_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter12_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter11_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter13_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter12_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter14_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter13_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter15_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter14_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter16_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter15_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter17_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter16_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter18_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter17_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter19_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter18_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter20_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter19_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter21_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter20_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter22_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter21_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter23_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter22_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter24_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter23_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter25_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter24_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter26_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter25_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter27_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter26_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter28_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter27_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter29_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter28_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter2_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter1_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter30_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter29_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter31_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter30_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter32_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter31_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter33_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter32_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter34_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter33_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter35_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter34_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter36_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter35_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter37_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter36_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter38_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter37_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter39_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter38_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter3_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter2_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter4_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter3_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter5_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter4_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter6_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter5_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter7_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter6_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter8_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter7_reg[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter9_reg[14 : 0] <= i_op_assign_cast_reg_2845_pp0_iter8_reg[14 : 0];
        k_buf_val_val_0_0_ad_reg_3047_pp0_iter42_reg <= k_buf_val_val_0_0_ad_reg_3047;
        k_buf_val_val_0_1_ad_reg_3053_pp0_iter42_reg <= k_buf_val_val_0_1_ad_reg_3053;
        k_buf_val_val_0_2_ad_reg_3059_pp0_iter42_reg <= k_buf_val_val_0_2_ad_reg_3059;
        p_u_V_reg_3086_pp0_iter43_reg[19 : 2] <= p_u_V_reg_3086[19 : 2];
        p_u_V_reg_3086_pp0_iter44_reg[19 : 2] <= p_u_V_reg_3086_pp0_iter43_reg[19 : 2];
        row_rd_5_reg_3002_pp0_iter42_reg <= row_rd_5_reg_3002;
        signbit_1_reg_3422_pp0_iter51_reg <= signbit_1_reg_3422;
        signbit_2_reg_3450_pp0_iter51_reg <= signbit_2_reg_3450;
        signbit_reg_3394_pp0_iter51_reg <= signbit_reg_3394;
        tmp_31_reg_2851_pp0_iter10_reg <= tmp_31_reg_2851_pp0_iter9_reg;
        tmp_31_reg_2851_pp0_iter11_reg <= tmp_31_reg_2851_pp0_iter10_reg;
        tmp_31_reg_2851_pp0_iter12_reg <= tmp_31_reg_2851_pp0_iter11_reg;
        tmp_31_reg_2851_pp0_iter13_reg <= tmp_31_reg_2851_pp0_iter12_reg;
        tmp_31_reg_2851_pp0_iter14_reg <= tmp_31_reg_2851_pp0_iter13_reg;
        tmp_31_reg_2851_pp0_iter15_reg <= tmp_31_reg_2851_pp0_iter14_reg;
        tmp_31_reg_2851_pp0_iter16_reg <= tmp_31_reg_2851_pp0_iter15_reg;
        tmp_31_reg_2851_pp0_iter17_reg <= tmp_31_reg_2851_pp0_iter16_reg;
        tmp_31_reg_2851_pp0_iter18_reg <= tmp_31_reg_2851_pp0_iter17_reg;
        tmp_31_reg_2851_pp0_iter19_reg <= tmp_31_reg_2851_pp0_iter18_reg;
        tmp_31_reg_2851_pp0_iter20_reg <= tmp_31_reg_2851_pp0_iter19_reg;
        tmp_31_reg_2851_pp0_iter21_reg <= tmp_31_reg_2851_pp0_iter20_reg;
        tmp_31_reg_2851_pp0_iter22_reg <= tmp_31_reg_2851_pp0_iter21_reg;
        tmp_31_reg_2851_pp0_iter23_reg <= tmp_31_reg_2851_pp0_iter22_reg;
        tmp_31_reg_2851_pp0_iter24_reg <= tmp_31_reg_2851_pp0_iter23_reg;
        tmp_31_reg_2851_pp0_iter25_reg <= tmp_31_reg_2851_pp0_iter24_reg;
        tmp_31_reg_2851_pp0_iter26_reg <= tmp_31_reg_2851_pp0_iter25_reg;
        tmp_31_reg_2851_pp0_iter27_reg <= tmp_31_reg_2851_pp0_iter26_reg;
        tmp_31_reg_2851_pp0_iter28_reg <= tmp_31_reg_2851_pp0_iter27_reg;
        tmp_31_reg_2851_pp0_iter29_reg <= tmp_31_reg_2851_pp0_iter28_reg;
        tmp_31_reg_2851_pp0_iter2_reg <= tmp_31_reg_2851_pp0_iter1_reg;
        tmp_31_reg_2851_pp0_iter30_reg <= tmp_31_reg_2851_pp0_iter29_reg;
        tmp_31_reg_2851_pp0_iter31_reg <= tmp_31_reg_2851_pp0_iter30_reg;
        tmp_31_reg_2851_pp0_iter32_reg <= tmp_31_reg_2851_pp0_iter31_reg;
        tmp_31_reg_2851_pp0_iter33_reg <= tmp_31_reg_2851_pp0_iter32_reg;
        tmp_31_reg_2851_pp0_iter34_reg <= tmp_31_reg_2851_pp0_iter33_reg;
        tmp_31_reg_2851_pp0_iter35_reg <= tmp_31_reg_2851_pp0_iter34_reg;
        tmp_31_reg_2851_pp0_iter36_reg <= tmp_31_reg_2851_pp0_iter35_reg;
        tmp_31_reg_2851_pp0_iter37_reg <= tmp_31_reg_2851_pp0_iter36_reg;
        tmp_31_reg_2851_pp0_iter38_reg <= tmp_31_reg_2851_pp0_iter37_reg;
        tmp_31_reg_2851_pp0_iter39_reg <= tmp_31_reg_2851_pp0_iter38_reg;
        tmp_31_reg_2851_pp0_iter3_reg <= tmp_31_reg_2851_pp0_iter2_reg;
        tmp_31_reg_2851_pp0_iter40_reg <= tmp_31_reg_2851_pp0_iter39_reg;
        tmp_31_reg_2851_pp0_iter41_reg <= tmp_31_reg_2851_pp0_iter40_reg;
        tmp_31_reg_2851_pp0_iter42_reg <= tmp_31_reg_2851_pp0_iter41_reg;
        tmp_31_reg_2851_pp0_iter4_reg <= tmp_31_reg_2851_pp0_iter3_reg;
        tmp_31_reg_2851_pp0_iter5_reg <= tmp_31_reg_2851_pp0_iter4_reg;
        tmp_31_reg_2851_pp0_iter6_reg <= tmp_31_reg_2851_pp0_iter5_reg;
        tmp_31_reg_2851_pp0_iter7_reg <= tmp_31_reg_2851_pp0_iter6_reg;
        tmp_31_reg_2851_pp0_iter8_reg <= tmp_31_reg_2851_pp0_iter7_reg;
        tmp_31_reg_2851_pp0_iter9_reg <= tmp_31_reg_2851_pp0_iter8_reg;
        tmp_41_reg_2951_pp0_iter41_reg <= tmp_41_reg_2951;
        tmp_46_reg_2961_pp0_iter41_reg <= tmp_46_reg_2961;
        tmp_46_reg_2961_pp0_iter42_reg <= tmp_46_reg_2961_pp0_iter41_reg;
        tmp_48_reg_2971_pp0_iter41_reg <= tmp_48_reg_2971;
        tmp_49_reg_2984_pp0_iter41_reg <= tmp_49_reg_2984;
        tmp_49_reg_2984_pp0_iter42_reg <= tmp_49_reg_2984_pp0_iter41_reg;
        tmp_50_reg_2865_pp0_iter10_reg <= tmp_50_reg_2865_pp0_iter9_reg;
        tmp_50_reg_2865_pp0_iter11_reg <= tmp_50_reg_2865_pp0_iter10_reg;
        tmp_50_reg_2865_pp0_iter12_reg <= tmp_50_reg_2865_pp0_iter11_reg;
        tmp_50_reg_2865_pp0_iter13_reg <= tmp_50_reg_2865_pp0_iter12_reg;
        tmp_50_reg_2865_pp0_iter14_reg <= tmp_50_reg_2865_pp0_iter13_reg;
        tmp_50_reg_2865_pp0_iter15_reg <= tmp_50_reg_2865_pp0_iter14_reg;
        tmp_50_reg_2865_pp0_iter16_reg <= tmp_50_reg_2865_pp0_iter15_reg;
        tmp_50_reg_2865_pp0_iter17_reg <= tmp_50_reg_2865_pp0_iter16_reg;
        tmp_50_reg_2865_pp0_iter18_reg <= tmp_50_reg_2865_pp0_iter17_reg;
        tmp_50_reg_2865_pp0_iter19_reg <= tmp_50_reg_2865_pp0_iter18_reg;
        tmp_50_reg_2865_pp0_iter20_reg <= tmp_50_reg_2865_pp0_iter19_reg;
        tmp_50_reg_2865_pp0_iter21_reg <= tmp_50_reg_2865_pp0_iter20_reg;
        tmp_50_reg_2865_pp0_iter22_reg <= tmp_50_reg_2865_pp0_iter21_reg;
        tmp_50_reg_2865_pp0_iter23_reg <= tmp_50_reg_2865_pp0_iter22_reg;
        tmp_50_reg_2865_pp0_iter24_reg <= tmp_50_reg_2865_pp0_iter23_reg;
        tmp_50_reg_2865_pp0_iter25_reg <= tmp_50_reg_2865_pp0_iter24_reg;
        tmp_50_reg_2865_pp0_iter26_reg <= tmp_50_reg_2865_pp0_iter25_reg;
        tmp_50_reg_2865_pp0_iter27_reg <= tmp_50_reg_2865_pp0_iter26_reg;
        tmp_50_reg_2865_pp0_iter28_reg <= tmp_50_reg_2865_pp0_iter27_reg;
        tmp_50_reg_2865_pp0_iter29_reg <= tmp_50_reg_2865_pp0_iter28_reg;
        tmp_50_reg_2865_pp0_iter2_reg <= tmp_50_reg_2865_pp0_iter1_reg;
        tmp_50_reg_2865_pp0_iter30_reg <= tmp_50_reg_2865_pp0_iter29_reg;
        tmp_50_reg_2865_pp0_iter31_reg <= tmp_50_reg_2865_pp0_iter30_reg;
        tmp_50_reg_2865_pp0_iter32_reg <= tmp_50_reg_2865_pp0_iter31_reg;
        tmp_50_reg_2865_pp0_iter33_reg <= tmp_50_reg_2865_pp0_iter32_reg;
        tmp_50_reg_2865_pp0_iter34_reg <= tmp_50_reg_2865_pp0_iter33_reg;
        tmp_50_reg_2865_pp0_iter35_reg <= tmp_50_reg_2865_pp0_iter34_reg;
        tmp_50_reg_2865_pp0_iter36_reg <= tmp_50_reg_2865_pp0_iter35_reg;
        tmp_50_reg_2865_pp0_iter37_reg <= tmp_50_reg_2865_pp0_iter36_reg;
        tmp_50_reg_2865_pp0_iter38_reg <= tmp_50_reg_2865_pp0_iter37_reg;
        tmp_50_reg_2865_pp0_iter39_reg <= tmp_50_reg_2865_pp0_iter38_reg;
        tmp_50_reg_2865_pp0_iter3_reg <= tmp_50_reg_2865_pp0_iter2_reg;
        tmp_50_reg_2865_pp0_iter40_reg <= tmp_50_reg_2865_pp0_iter39_reg;
        tmp_50_reg_2865_pp0_iter4_reg <= tmp_50_reg_2865_pp0_iter3_reg;
        tmp_50_reg_2865_pp0_iter5_reg <= tmp_50_reg_2865_pp0_iter4_reg;
        tmp_50_reg_2865_pp0_iter6_reg <= tmp_50_reg_2865_pp0_iter5_reg;
        tmp_50_reg_2865_pp0_iter7_reg <= tmp_50_reg_2865_pp0_iter6_reg;
        tmp_50_reg_2865_pp0_iter8_reg <= tmp_50_reg_2865_pp0_iter7_reg;
        tmp_50_reg_2865_pp0_iter9_reg <= tmp_50_reg_2865_pp0_iter8_reg;
        tmp_52_reg_3010_pp0_iter42_reg <= tmp_52_reg_3010;
        tmp_53_reg_3065_pp0_iter42_reg <= tmp_53_reg_3065;
        tmp_55_reg_3069_pp0_iter42_reg <= tmp_55_reg_3069;
        tmp_56_reg_3073_pp0_iter42_reg <= tmp_56_reg_3073;
        tmp_77_reg_2956_pp0_iter41_reg <= tmp_77_reg_2956;
        tmp_78_reg_2966_pp0_iter41_reg <= tmp_78_reg_2966;
        tmp_78_reg_2966_pp0_iter42_reg <= tmp_78_reg_2966_pp0_iter41_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        col_rate_V_reg_2711 <= col_rate_V_fu_743_p1;
        p_lshr_f1_reg_2734 <= {{grp_fu_708_p2[31:1]}};
        p_lshr_f_reg_2724 <= {{grp_fu_684_p2[31:1]}};
        row_rate_V_reg_2703 <= row_rate_V_fu_739_p1;
        tmp_54_reg_2719 <= grp_fu_684_p2[32'd31];
        tmp_68_reg_2729 <= grp_fu_708_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_24_reg_2797 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_fu_1088_p2 == 1'd1))) begin
        col_wr_1_reg_2877 <= col_wr_1_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_wr_1_reg_2877_pp0_iter1_reg <= col_wr_1_reg_2877;
        i_op_assign_cast_reg_2845[14 : 0] <= i_op_assign_cast_fu_1084_p1[14 : 0];
        i_op_assign_cast_reg_2845_pp0_iter1_reg[14 : 0] <= i_op_assign_cast_reg_2845[14 : 0];
        tmp_31_reg_2851 <= tmp_31_fu_1088_p2;
        tmp_31_reg_2851_pp0_iter1_reg <= tmp_31_reg_2851;
        tmp_50_reg_2865_pp0_iter1_reg <= tmp_50_reg_2865;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter39_reg == 1'd1) & (tmp_24_reg_2797 == 1'd1))) begin
        col_wr_reg_2997 <= col_wr_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        cols_reg_2764 <= cols_fu_976_p3;
        rows_reg_2759 <= rows_fu_960_p3;
        sx_reg_2776 <= sx_fu_989_p2;
        sy_reg_2787 <= sy_fu_1000_p2;
        tmp_21_reg_2769 <= tmp_21_fu_983_p2;
        tmp_22_reg_2781 <= tmp_22_fu_994_p2;
        tmp_23_reg_2792 <= tmp_23_fu_1005_p2;
        tmp_24_reg_2797 <= tmp_24_fu_1010_p2;
        tmp_59_cast_reg_2804[31 : 6] <= tmp_59_cast_fu_1023_p1[31 : 6];
        tmp_61_cast_reg_2809[31 : 6] <= tmp_61_cast_fu_1035_p1[31 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dcols_reg_2655 <= dcols_fu_650_p1;
        drows_reg_2661 <= drows_fu_654_p1;
        scols_reg_2675 <= scols_fu_662_p1;
        srows_reg_2667 <= srows_fu_658_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_reg_2818 <= i_fu_1048_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        k_buf_val_val_0_0_ad_reg_3047 <= tmp_52_fu_1501_p1;
        k_buf_val_val_0_1_ad_reg_3053 <= tmp_52_fu_1501_p1;
        k_buf_val_val_0_2_ad_reg_3059 <= tmp_52_fu_1501_p1;
        tmp_53_reg_3065 <= tmp_53_fu_1517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_3077_pp0_iter50_reg == 1'd1))) begin
        p_38_i_i_i1_reg_3497 <= p_38_i_i_i1_fu_2199_p2;
        p_38_i_i_i2_reg_3515 <= p_38_i_i_i2_fu_2263_p2;
        p_38_i_i_i_reg_3479 <= p_38_i_i_i_fu_2135_p2;
        p_39_demorgan_i_i_i1_reg_3503 <= p_39_demorgan_i_i_i1_fu_2205_p2;
        p_39_demorgan_i_i_i2_reg_3521 <= p_39_demorgan_i_i_i2_fu_2269_p2;
        p_39_demorgan_i_i_i_reg_3485 <= p_39_demorgan_i_i_i_fu_2141_p2;
        p_Val2_32_reg_3473 <= p_Val2_32_fu_2092_p2;
        p_Val2_33_reg_3491 <= p_Val2_33_fu_2156_p2;
        p_Val2_36_reg_3509 <= p_Val2_36_fu_2220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_3077_pp0_iter49_reg == 1'd1))) begin
        p_Result_6_i_i1_reg_3439 <= {{p_Val2_44_1_fu_1996_p2[47:44]}};
        p_Result_6_i_i2_reg_3467 <= {{p_Val2_44_2_fu_2041_p2[47:44]}};
        p_Result_6_i_i_reg_3411 <= {{p_Val2_30_fu_1951_p2[47:44]}};
        p_Val2_30_reg_3389 <= p_Val2_30_fu_1951_p2;
        p_Val2_31_reg_3401 <= {{p_Val2_30_fu_1951_p2[43:36]}};
        p_Val2_35_reg_3457 <= {{p_Val2_44_2_fu_2041_p2[43:36]}};
        p_Val2_44_1_reg_3417 <= p_Val2_44_1_fu_1996_p2;
        p_Val2_44_2_reg_3445 <= p_Val2_44_2_fu_2041_p2;
        p_Val2_s_72_reg_3429 <= {{p_Val2_44_1_fu_1996_p2[43:36]}};
        signbit_1_reg_3422 <= p_Val2_44_1_fu_1996_p2[32'd47];
        signbit_2_reg_3450 <= p_Val2_44_2_fu_2041_p2[32'd47];
        signbit_reg_3394 <= p_Val2_30_fu_1951_p2[32'd47];
        tmp_83_reg_3406 <= p_Val2_30_fu_1951_p2[32'd35];
        tmp_87_reg_3434 <= p_Val2_44_1_fu_1996_p2[32'd35];
        tmp_91_reg_3462 <= p_Val2_44_2_fu_2041_p2[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter37_reg == 1'd1))) begin
        p_Val2_1_reg_2922 <= grp_fu_1156_p2;
        p_Val2_s_reg_2917 <= grp_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_3077_pp0_iter47_reg == 1'd1))) begin
        p_Val2_21_reg_3314 <= grp_fu_1809_p2;
        p_Val2_29_reg_3319 <= grp_fu_1827_p2;
        p_Val2_40_1_reg_3324 <= grp_fu_1836_p2;
        p_Val2_40_2_reg_3334 <= grp_fu_1860_p2;
        p_Val2_42_1_reg_3329 <= grp_fu_1851_p2;
        p_Val2_42_2_reg_3339 <= grp_fu_1875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_demorgan_reg_3077_pp0_iter48_reg == 1'd1))) begin
        p_Val2_24_reg_3344 <= grp_fu_1887_p2;
        p_Val2_28_reg_3349 <= grp_fu_1896_p2;
        p_Val2_30_1_reg_3359 <= grp_fu_1904_p2;
        p_Val2_30_2_reg_3374 <= grp_fu_1921_p2;
        p_Val2_33_1_reg_3364 <= grp_fu_1913_p2;
        p_Val2_33_2_reg_3379 <= grp_fu_1930_p2;
        tmp69_reg_3354 <= tmp69_fu_1935_p2;
        tmp71_reg_3369 <= tmp71_fu_1939_p2;
        tmp73_reg_3384 <= tmp73_fu_1943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter38_reg == 1'd1))) begin
        p_Val2_2_reg_2932 <= p_Val2_2_fu_1165_p2;
        p_Val2_3_reg_2927 <= p_Val2_3_fu_1161_p2;
        sx_2_reg_2937 <= sx_2_fu_1211_p3;
        sy_3_reg_2944 <= sy_3_fu_1261_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1))) begin
        p_u_V_reg_3086[19 : 2] <= p_u_V_fu_1604_p3[19 : 2];
        u1_V_reg_3081[19 : 2] <= u1_V_fu_1598_p2[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter39_reg == 1'd1))) begin
        pre_fx_1_reg_2976 <= pre_fx_1_fu_1337_p3;
        sy_4_reg_2989 <= sy_4_fu_1351_p3;
        tmp_41_reg_2951 <= tmp_41_fu_1289_p2;
        tmp_46_reg_2961 <= tmp_46_fu_1319_p2;
        tmp_48_reg_2971 <= tmp_48_fu_1332_p2;
        tmp_49_reg_2984 <= tmp_49_fu_1346_p2;
        tmp_77_reg_2956 <= tmp_77_fu_1295_p1;
        tmp_78_reg_2966 <= tmp_78_fu_1325_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (tmp_27_fu_1043_p2 == 1'd1))) begin
        row_wr_2_reg_2835 <= row_wr_2_fu_1066_p2;
        tmp_28_reg_2823 <= tmp_28_fu_1054_p2;
        tmp_29_reg_2829 <= tmp_29_fu_1060_p2;
        tmp_49_cast_reg_2840[30 : 16] <= tmp_49_cast_fu_1080_p1[30 : 16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        tmp_10_reg_2739 <= tmp_10_fu_811_p3;
        tmp_14_reg_2749 <= tmp_14_fu_850_p3;
        tmp_65_reg_2744 <= tmp_65_fu_818_p1;
        tmp_69_reg_2754 <= tmp_69_fu_857_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        tmp_1_fu_254 <= p_src_data_stream_1_V_dout;
        tmp_2_fu_306 <= p_src_data_stream_0_V_dout;
        tmp_fu_250 <= p_src_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter33_reg == 1'd1) & (tmp_23_reg_2792 == 1'd1))) begin
        tmp_33_reg_2882 <= grp_fu_1099_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter33_reg == 1'd1) & (tmp_24_reg_2797 == 1'd1))) begin
        tmp_35_reg_2887 <= grp_fu_1115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_31_fu_1088_p2 == 1'd1))) begin
        tmp_50_reg_2865 <= tmp_50_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (col_rd_2_fu_1486_p2 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        tmp_52_reg_3010 <= tmp_52_fu_1501_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_53_fu_1517_p2 == 1'd1) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))) begin
        tmp_55_reg_3069 <= tmp_55_fu_1525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_55_fu_1525_p2 == 1'd0) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)) | ((tmp_53_fu_1517_p2 == 1'd0) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1))))) begin
        tmp_56_reg_3073 <= tmp_56_fu_1533_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_97_reg_3107 <= p_src_data_stream_0_V_dout;
        tmp_98_reg_3112 <= p_src_data_stream_1_V_dout;
        tmp_99_reg_3117 <= p_src_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1))) begin
        v1_V_reg_3122[19 : 2] <= v1_V_fu_1709_p2[19 : 2];
        v_V_reg_3128[19 : 2] <= v_V_fu_1715_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1))) begin
        win_val_0_val_1_0_1_fu_270 <= win_val_0_val_1_0_fu_258;
        win_val_0_val_1_1_1_fu_274 <= win_val_0_val_1_1_fu_262;
        win_val_0_val_1_2_1_fu_278 <= win_val_0_val_1_2_fu_266;
        win_val_1_val_1_0_1_fu_294 <= win_val_1_val_1_0_fu_282;
        win_val_1_val_1_0_fu_282 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_618_p10;
        win_val_1_val_1_1_1_fu_298 <= win_val_1_val_1_1_fu_286;
        win_val_1_val_1_1_fu_286 <= ap_phi_mux_win_val_val_1_0_1_2_phi_fu_598_p10;
        win_val_1_val_1_2_1_fu_302 <= win_val_1_val_1_2_fu_290;
        win_val_1_val_1_2_fu_290 <= ap_phi_mux_win_val_val_1_0_2_2_phi_fu_578_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1))) begin
        win_val_1_val_0_0_reg_3092 <= k_buf_val_val_0_0_q0;
        win_val_1_val_0_1_reg_3097 <= k_buf_val_val_0_1_q0;
        win_val_1_val_0_2_reg_3102 <= k_buf_val_val_0_2_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter42 == 1'b1) & (ap_enable_reg_pp0_iter41 == 1'b0))) begin
        ap_condition_pp0_exit_iter42_state98 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter42_state98 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_27_fu_1043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_53_reg_3065 == 1'd0) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_56_reg_3073 == 1'd0) & (ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd0) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd0) & (tmp_56_reg_3073 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_618_p10 = k_buf_val_val_0_0_q0;
    end else if (((ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd0) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_618_p10 = k_buf_val_val_1_0_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_618_p10 = ap_phi_reg_pp0_iter42_win_val_val_1_0_0_2_reg_615;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_53_reg_3065 == 1'd0) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_56_reg_3073 == 1'd0) & (ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd0) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd0) & (tmp_56_reg_3073 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_win_val_val_1_0_1_2_phi_fu_598_p10 = k_buf_val_val_0_1_q0;
    end else if (((ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd0) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_win_val_val_1_0_1_2_phi_fu_598_p10 = k_buf_val_val_1_1_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_1_2_phi_fu_598_p10 = ap_phi_reg_pp0_iter42_win_val_val_1_0_1_2_reg_595;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_53_reg_3065 == 1'd0) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_56_reg_3073 == 1'd0) & (ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd0) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd0) & (tmp_56_reg_3073 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_win_val_val_1_0_2_2_phi_fu_578_p10 = k_buf_val_val_0_2_q0;
    end else if (((ap_enable_reg_pp0_iter42 == 1'b1) & (row_rd_5_reg_3002 == 1'd0) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_win_val_val_1_0_2_2_phi_fu_578_p10 = k_buf_val_val_1_2_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_2_2_phi_fu_578_p10 = ap_phi_reg_pp0_iter42_win_val_val_1_0_2_2_reg_575;
    end
end

always @ (*) begin
    if (((tmp_27_fu_1043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1099_ce = 1'b1;
    end else begin
        grp_fu_1099_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1115_ce = 1'b1;
    end else begin
        grp_fu_1115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1147_ce = 1'b1;
    end else begin
        grp_fu_1147_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1156_ce = 1'b1;
    end else begin
        grp_fu_1156_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1809_ce = 1'b1;
    end else begin
        grp_fu_1809_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1827_ce = 1'b1;
    end else begin
        grp_fu_1827_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1836_ce = 1'b1;
    end else begin
        grp_fu_1836_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1851_ce = 1'b1;
    end else begin
        grp_fu_1851_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1860_ce = 1'b1;
    end else begin
        grp_fu_1860_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1875_ce = 1'b1;
    end else begin
        grp_fu_1875_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1887_ce = 1'b1;
    end else begin
        grp_fu_1887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1896_ce = 1'b1;
    end else begin
        grp_fu_1896_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1904_ce = 1'b1;
    end else begin
        grp_fu_1904_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1913_ce = 1'b1;
    end else begin
        grp_fu_1913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1921_ce = 1'b1;
    end else begin
        grp_fu_1921_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1930_ce = 1'b1;
    end else begin
        grp_fu_1930_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_684_ap_start = 1'b1;
    end else begin
        grp_fu_684_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_708_ap_start = 1'b1;
    end else begin
        grp_fu_708_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3380)) begin
        if ((row_rd_5_fu_1442_p3 == 1'd1)) begin
            k_buf_val_val_0_0_address0 = k_buf_val_val_0_0_ad_gep_fu_469_p3;
        end else if ((row_rd_5_fu_1442_p3 == 1'd0)) begin
            k_buf_val_val_0_0_address0 = tmp_52_fu_1501_p1;
        end else begin
            k_buf_val_val_0_0_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)) | ((row_rd_5_fu_1442_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)) | ((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3386)) begin
        if ((tmp_55_reg_3069_pp0_iter42_reg == 1'd1)) begin
            k_buf_val_val_0_0_d1 = tmp_97_reg_3107;
        end else if (((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0))) begin
            k_buf_val_val_0_0_d1 = tmp_2_fu_306;
        end else begin
            k_buf_val_val_0_0_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)) | ((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3380)) begin
        if ((row_rd_5_fu_1442_p3 == 1'd1)) begin
            k_buf_val_val_0_1_address0 = k_buf_val_val_0_1_ad_gep_fu_476_p3;
        end else if ((row_rd_5_fu_1442_p3 == 1'd0)) begin
            k_buf_val_val_0_1_address0 = tmp_52_fu_1501_p1;
        end else begin
            k_buf_val_val_0_1_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)) | ((row_rd_5_fu_1442_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)))) begin
        k_buf_val_val_0_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)) | ((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)))) begin
        k_buf_val_val_0_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3386)) begin
        if ((tmp_55_reg_3069_pp0_iter42_reg == 1'd1)) begin
            k_buf_val_val_0_1_d1 = tmp_98_reg_3112;
        end else if (((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0))) begin
            k_buf_val_val_0_1_d1 = tmp_1_fu_254;
        end else begin
            k_buf_val_val_0_1_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)) | ((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)))) begin
        k_buf_val_val_0_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3380)) begin
        if ((row_rd_5_fu_1442_p3 == 1'd1)) begin
            k_buf_val_val_0_2_address0 = k_buf_val_val_0_2_ad_gep_fu_483_p3;
        end else if ((row_rd_5_fu_1442_p3 == 1'd0)) begin
            k_buf_val_val_0_2_address0 = tmp_52_fu_1501_p1;
        end else begin
            k_buf_val_val_0_2_address0 = 'bx;
        end
    end else begin
        k_buf_val_val_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (row_rd_5_fu_1442_p3 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)) | ((row_rd_5_fu_1442_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1)))) begin
        k_buf_val_val_0_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)) | ((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)))) begin
        k_buf_val_val_0_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3386)) begin
        if ((tmp_55_reg_3069_pp0_iter42_reg == 1'd1)) begin
            k_buf_val_val_0_2_d1 = tmp_99_reg_3117;
        end else if (((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0))) begin
            k_buf_val_val_0_2_d1 = tmp_fu_250;
        end else begin
            k_buf_val_val_0_2_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)) | ((tmp_56_reg_3073_pp0_iter42_reg == 1'd0) & (tmp_55_reg_3069_pp0_iter42_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1)))) begin
        k_buf_val_val_0_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        k_buf_val_val_1_1_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        k_buf_val_val_1_1_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1))) begin
        k_buf_val_val_1_1_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        k_buf_val_val_1_2_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        k_buf_val_val_1_2_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1))) begin
        k_buf_val_val_1_2_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter52 == 1'b1) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter52 == 1'b1) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter52 == 1'b1) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter42 == 1'b1) & (tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op564_read_state98 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((tmp_27_fu_1043_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter42 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter52 == 1'b1) & (ap_enable_reg_pp0_iter51 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter52 == 1'b1) & (ap_enable_reg_pp0_iter51 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_1_fu_1800_p1 = v1_V_reg_3122;

assign OP2_V_2_fu_1803_p1 = v1_V_reg_3122;

assign OP2_V_5_fu_1884_p1 = p_u_V_reg_3086_pp0_iter44_reg;

assign OP2_V_6_fu_1821_p1 = $signed(v_V_reg_3128);

assign OP2_V_7_fu_1781_p1 = p_u_V_reg_3086;

assign OP2_V_fu_1770_p1 = $signed(u1_V_reg_3081);

assign Range1_all_ones_1_fu_2181_p2 = ((p_Result_6_i_i1_reg_3439 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_2245_p2 = ((p_Result_6_i_i2_reg_3467 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_2117_p2 = ((p_Result_6_i_i_reg_3411 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_2186_p2 = ((p_Result_6_i_i1_reg_3439 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_2250_p2 = ((p_Result_6_i_i2_reg_3467 == 4'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2122_p2 = ((p_Result_6_i_i_reg_3411 == 4'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter52 == 1'b1) & (((p_dst_data_stream_2_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_1_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_0_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter52 == 1'b1) & (((p_dst_data_stream_2_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_1_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_0_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter52 == 1'b1) & (((p_dst_data_stream_2_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_1_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_0_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter42 == 1'b1) & (((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_0_V_empty_n == 1'b0)))));
end

assign ap_block_state100_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state108_pp0_stage0_iter52 = (((p_dst_data_stream_2_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_1_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)) | ((p_dst_data_stream_0_V_full_n == 1'b0) & (brmerge_demorgan_reg_3077_pp0_iter51_reg == 1'd1)));
end

assign ap_block_state56_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state98_pp0_stage0_iter42 = (((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_predicate_op564_read_state98 == 1'b1) & (p_src_data_stream_0_V_empty_n == 1'b0)));
end

assign ap_block_state99_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3380 = ((ap_enable_reg_pp0_iter41 == 1'b1) & (col_rd_2_fu_1486_p2 == 1'd1) & (tmp_31_reg_2851_pp0_iter40_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3386 = ((ap_enable_reg_pp0_iter43 == 1'b1) & (tmp_53_reg_3065_pp0_iter42_reg == 1'd1) & (col_rd_2_reg_3006_pp0_iter42_reg == 1'd1) & (row_rd_5_reg_3002_pp0_iter42_reg == 1'd1) & (tmp_31_reg_2851_pp0_iter42_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_428 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_dx_reg_566 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter42_win_val_val_1_0_0_2_reg_615 = 'bx;

assign ap_phi_reg_pp0_iter42_win_val_val_1_0_1_2_reg_595 = 'bx;

assign ap_phi_reg_pp0_iter42_win_val_val_1_0_2_2_reg_575 = 'bx;

always @ (*) begin
    ap_predicate_op564_read_state98 = ((tmp_55_reg_3069 == 1'd1) & (tmp_53_reg_3065 == 1'd1) & (row_rd_5_reg_3002 == 1'd1) & (col_rd_2_reg_3006 == 1'd1) & (tmp_31_reg_2851_pp0_iter41_reg == 1'd1));
end

assign brmerge_demorgan_fu_1549_p2 = (row_wr_3_fu_1456_p3 & col_wr_2_fu_1491_p3);

assign brmerge_i_i1_fu_2363_p2 = (p_39_demorgan_i_not_i_1_fu_2358_p2 | neg_src_not_i_i1_fu_2348_p2);

assign brmerge_i_i2_fu_2422_p2 = (p_39_demorgan_i_not_i_2_fu_2417_p2 | neg_src_not_i_i2_fu_2407_p2);

assign brmerge_i_i_fu_2304_p2 = (p_39_demorgan_i_not_i_fu_2299_p2 | neg_src_not_i_i_fu_2289_p2);

assign brmerge_i_i_not_i_i1_fu_2353_p2 = (p_39_demorgan_i_i_i1_reg_3503 & neg_src_not_i_i1_fu_2348_p2);

assign brmerge_i_i_not_i_i2_fu_2412_p2 = (p_39_demorgan_i_i_i2_reg_3521 & neg_src_not_i_i2_fu_2407_p2);

assign brmerge_i_i_not_i_i_fu_2294_p2 = (p_39_demorgan_i_i_i_reg_3485 & neg_src_not_i_i_fu_2289_p2);

assign carry_1_fu_2175_p2 = (tmp_88_fu_2149_p3 & tmp_4_i_i1_fu_2169_p2);

assign carry_2_fu_2239_p2 = (tmp_92_fu_2213_p3 & tmp_4_i_i2_fu_2233_p2);

assign carry_fu_2111_p2 = (tmp_84_fu_2085_p3 & tmp_4_i_i_fu_2105_p2);

assign col_rate_V_fu_743_p1 = grp_fu_708_p2[31:0];

assign col_rd_2_fu_1486_p2 = (tmp_50_reg_2865_pp0_iter40_reg | tmp67_fu_1481_p2);

assign col_wr_1_fu_1126_p2 = ((p_Val2_17_reg_546 != 15'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1491_p3 = ((tmp_24_reg_2797[0:0] === 1'b1) ? col_wr_reg_2997 : col_wr_1_reg_2877_pp0_iter40_reg);

assign col_wr_fu_1362_p2 = ((pre_fx_1_fu_1337_p3 == tmp_51_fu_1357_p2) ? 1'b1 : 1'b0);

assign cols_fu_976_p3 = ((tmp_19_fu_967_p2[0:0] === 1'b1) ? scols_reg_2675 : tmp_20_fu_971_p2);

assign dcols_fu_650_p1 = p_dst_cols_V_read[15:0];

assign deleted_zeros_1_fu_2191_p3 = ((carry_1_fu_2175_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_2181_p2 : Range1_all_zeros_1_fu_2186_p2);

assign deleted_zeros_2_fu_2255_p3 = ((carry_2_fu_2239_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_2245_p2 : Range1_all_zeros_2_fu_2250_p2);

assign deleted_zeros_fu_2127_p3 = ((carry_fu_2111_p2[0:0] === 1'b1) ? Range1_all_ones_fu_2117_p2 : Range1_all_zeros_fu_2122_p2);

assign drows_fu_654_p1 = p_dst_rows_V_read[15:0];

assign grp_fu_1099_p0 = tmp_49_cast_reg_2840;

assign grp_fu_1115_p0 = grp_fu_1115_p00;

assign grp_fu_1115_p00 = tmp_34_fu_1103_p3;

assign grp_fu_1809_p1 = OP2_V_1_fu_1800_p1;

assign grp_fu_1827_p1 = OP2_V_6_fu_1821_p1;

assign grp_fu_1836_p1 = OP2_V_1_fu_1800_p1;

assign grp_fu_1851_p1 = OP2_V_6_fu_1821_p1;

assign grp_fu_1860_p1 = OP2_V_1_fu_1800_p1;

assign grp_fu_1875_p1 = OP2_V_6_fu_1821_p1;

assign grp_fu_1887_p1 = OP2_V_5_fu_1884_p1;

assign grp_fu_1896_p1 = OP2_V_6_reg_3222;

assign grp_fu_1904_p1 = OP2_V_5_fu_1884_p1;

assign grp_fu_1913_p1 = OP2_V_6_reg_3222;

assign grp_fu_1921_p1 = OP2_V_5_fu_1884_p1;

assign grp_fu_1930_p1 = OP2_V_6_reg_3222;

assign grp_fu_684_p0 = {{srows_fu_658_p1}, {32'd0}};

assign grp_fu_708_p0 = {{scols_fu_662_p1}, {32'd0}};

assign i_fu_1048_p2 = (p_Val2_16_reg_535 + 15'd1);

assign i_op_assign_15_cast_fu_1039_p1 = p_Val2_16_reg_535;

assign i_op_assign_cast_fu_1084_p1 = p_Val2_17_reg_546;

assign j_fu_1093_p2 = (p_Val2_17_reg_546 + 15'd1);

assign k_buf_val_val_0_0_ad_gep_fu_469_p3 = tmp_52_fu_1501_p1;

assign k_buf_val_val_0_1_ad_gep_fu_476_p3 = tmp_52_fu_1501_p1;

assign k_buf_val_val_0_2_ad_gep_fu_483_p3 = tmp_52_fu_1501_p1;

assign k_buf_val_val_1_0_address0 = tmp_52_fu_1501_p1;

assign k_buf_val_val_1_0_address1 = tmp_52_reg_3010_pp0_iter42_reg;

assign k_buf_val_val_1_1_address0 = tmp_52_fu_1501_p1;

assign k_buf_val_val_1_1_address1 = tmp_52_reg_3010_pp0_iter42_reg;

assign k_buf_val_val_1_2_address0 = tmp_52_fu_1501_p1;

assign k_buf_val_val_1_2_address1 = tmp_52_reg_3010_pp0_iter42_reg;

assign neg_src_5_fu_2279_p2 = (tmp_5_i_i_fu_2274_p2 & signbit_reg_3394_pp0_iter51_reg);

assign neg_src_6_fu_2338_p2 = (tmp_5_i_i1_fu_2333_p2 & signbit_1_reg_3422_pp0_iter51_reg);

assign neg_src_fu_2397_p2 = (tmp_5_i_i2_fu_2392_p2 & signbit_2_reg_3450_pp0_iter51_reg);

assign neg_src_not_i_i1_fu_2348_p2 = (signbit_not_i1_fu_2343_p2 | p_38_i_i_i1_reg_3497);

assign neg_src_not_i_i2_fu_2407_p2 = (signbit_not_i2_fu_2402_p2 | p_38_i_i_i2_reg_3515);

assign neg_src_not_i_i_fu_2289_p2 = (signbit_not_i_fu_2284_p2 | p_38_i_i_i_reg_3479);

assign not_1_fu_1387_p2 = ((sy_4_reg_2989 != pre_fy_fu_242) ? 1'b1 : 1'b0);

assign not_s_fu_1463_p2 = ((pre_fx_1_reg_2976 != pre_fx_2_fu_1424_p3) ? 1'b1 : 1'b0);

assign p_38_i_i_i1_fu_2199_p2 = (carry_1_fu_2175_p2 & Range1_all_ones_1_fu_2181_p2);

assign p_38_i_i_i2_fu_2263_p2 = (carry_2_fu_2239_p2 & Range1_all_ones_2_fu_2245_p2);

assign p_38_i_i_i_fu_2135_p2 = (carry_fu_2111_p2 & Range1_all_ones_fu_2117_p2);

assign p_39_demorgan_i_i_i1_fu_2205_p2 = (signbit_1_reg_3422 | deleted_zeros_1_fu_2191_p3);

assign p_39_demorgan_i_i_i2_fu_2269_p2 = (signbit_2_reg_3450 | deleted_zeros_2_fu_2255_p3);

assign p_39_demorgan_i_i_i_fu_2141_p2 = (signbit_reg_3394 | deleted_zeros_fu_2127_p3);

assign p_39_demorgan_i_not_i_1_fu_2358_p2 = (p_39_demorgan_i_i_i1_reg_3503 ^ 1'd1);

assign p_39_demorgan_i_not_i_2_fu_2417_p2 = (p_39_demorgan_i_i_i2_reg_3521 ^ 1'd1);

assign p_39_demorgan_i_not_i_fu_2299_p2 = (p_39_demorgan_i_i_i_reg_3485 ^ 1'd1);

assign p_6_fu_1203_p3 = ((tmp_37_fu_1191_p2[0:0] === 1'b1) ? ret_V_fu_1169_p4 : ret_V_1_fu_1197_p2);

assign p_7_fu_1253_p3 = ((tmp_38_fu_1241_p2[0:0] === 1'b1) ? ret_V_2_fu_1219_p4 : ret_V_3_fu_1247_p2);

assign p_Val2_10_cast_fu_876_p2 = ($signed(26'd67076096) + $signed(tmp_65_reg_2744));

assign p_Val2_10_fu_881_p4 = {{p_Val2_10_cast_fu_876_p2[25:6]}};

assign p_Val2_13_fu_912_p2 = ($signed(33'd8589901824) + $signed(tmp_32_cast_fu_909_p1));

assign p_Val2_14_cast_fu_918_p2 = ($signed(26'd67076096) + $signed(tmp_69_reg_2754));

assign p_Val2_14_fu_923_p4 = {{p_Val2_14_cast_fu_918_p2[25:6]}};

assign p_Val2_18_fu_903_p2 = (p_Val2_10_fu_881_p4 + tmp_11_fu_899_p1);

assign p_Val2_19_fu_945_p2 = (p_Val2_14_fu_923_p4 + tmp_15_fu_941_p1);

assign p_Val2_2_fu_1165_p2 = ($signed(p_Val2_1_reg_2922) + $signed(tmp_61_cast_reg_2809));

assign p_Val2_30_fu_1951_p2 = (tmp69_reg_3354 + tmp68_fu_1947_p2);

assign p_Val2_32_fu_2092_p2 = (p_Val2_31_reg_3401 + tmp_i_i_fu_2082_p1);

assign p_Val2_33_fu_2156_p2 = (p_Val2_s_72_reg_3429 + tmp_i_i1_fu_2146_p1);

assign p_Val2_36_fu_2220_p2 = (p_Val2_35_reg_3457 + tmp_i_i2_fu_2210_p1);

assign p_Val2_3_fu_1161_p2 = ($signed(p_Val2_s_reg_2917) + $signed(tmp_59_cast_reg_2804));

assign p_Val2_44_1_fu_1996_p2 = (tmp71_reg_3369 + tmp70_fu_1992_p2);

assign p_Val2_44_2_fu_2041_p2 = (tmp73_reg_3384 + tmp72_fu_2037_p2);

assign p_Val2_9_fu_870_p2 = ($signed(33'd8589901824) + $signed(tmp_28_cast_fu_867_p1));

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_fu_2304_p2[0:0] === 1'b1) ? p_mux_i_i_fu_2310_p3 : p_i_i_fu_2317_p3);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i1_fu_2363_p2[0:0] === 1'b1) ? p_mux_i_i1_fu_2369_p3 : p_i_i1_fu_2376_p3);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i2_fu_2422_p2[0:0] === 1'b1) ? p_mux_i_i2_fu_2428_p3 : p_i_i2_fu_2435_p3);

assign p_i_i1_fu_2376_p3 = ((neg_src_6_fu_2338_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_33_reg_3491);

assign p_i_i2_fu_2435_p3 = ((neg_src_fu_2397_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_36_reg_3509);

assign p_i_i_fu_2317_p3 = ((neg_src_5_fu_2279_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_32_reg_3473);

assign p_lshr1_fu_827_p4 = {{p_neg1_fu_822_p2[31:1]}};

assign p_lshr_fu_788_p4 = {{p_neg_fu_783_p2[31:1]}};

assign p_mux_i_i1_fu_2369_p3 = ((brmerge_i_i_not_i_i1_fu_2353_p2[0:0] === 1'b1) ? p_Val2_33_reg_3491 : 8'd255);

assign p_mux_i_i2_fu_2428_p3 = ((brmerge_i_i_not_i_i2_fu_2412_p2[0:0] === 1'b1) ? p_Val2_36_reg_3509 : 8'd255);

assign p_mux_i_i_fu_2310_p3 = ((brmerge_i_i_not_i_i_fu_2294_p2[0:0] === 1'b1) ? p_Val2_32_reg_3473 : 8'd255);

assign p_neg1_fu_822_p2 = ($signed(32'd0) - $signed(col_rate_V_reg_2711));

assign p_neg_fu_783_p2 = ($signed(32'd0) - $signed(row_rate_V_reg_2703));

assign p_neg_t1_fu_841_p2 = (32'd0 - tmp_12_fu_837_p1);

assign p_neg_t_fu_802_p2 = (32'd0 - tmp_5_fu_798_p1);

assign p_u_V_fu_1604_p3 = ((tmp_48_reg_2971_pp0_iter41_reg[0:0] === 1'b1) ? 20'd0 : u_V_fu_1591_p3);

assign pre_fx_1_fu_1337_p3 = ((tmp_48_fu_1332_p2[0:0] === 1'b1) ? sx_reg_2776 : sx_2_reg_2937);

assign pre_fx_2_fu_1424_p3 = ((tmp_50_reg_2865_pp0_iter40_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_238);

assign pre_fx_2_sx_fu_1468_p3 = ((tmp_50_reg_2865_pp0_iter40_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_1_reg_2976);

assign pre_fx_5_fu_1474_p3 = ((tmp_24_reg_2797[0:0] === 1'b1) ? pre_fx_2_fu_1424_p3 : pre_fx_2_sx_fu_1468_p3);

assign pre_fy_1_sy_fu_1392_p3 = ((tmp_29_reg_2829[0:0] === 1'b1) ? pre_fy_fu_242 : sy_4_reg_2989);

assign pre_fy_5_fu_1417_p3 = ((tmp_50_reg_2865_pp0_iter40_reg[0:0] === 1'b1) ? sel_tmp5_fu_1409_p3 : pre_fy_fu_242);

assign r_V_1_1_fu_2498_p0 = OP2_V_2_fu_1803_p1;

assign r_V_1_1_fu_2498_p1 = r_V_1_1_fu_2498_p10;

assign r_V_1_1_fu_2498_p10 = win_val_1_val_1_1_3_reg_3153;

assign r_V_1_2_fu_2509_p0 = OP2_V_2_fu_1803_p1;

assign r_V_1_2_fu_2509_p1 = r_V_1_2_fu_2509_p10;

assign r_V_1_2_fu_2509_p10 = win_val_1_val_1_2_3_reg_3158;

assign r_V_1_fu_2487_p0 = OP2_V_2_fu_1803_p1;

assign r_V_1_fu_2487_p1 = r_V_1_fu_2487_p10;

assign r_V_1_fu_2487_p10 = win_val_1_val_1_0_3_reg_3148;

assign r_V_2_1_fu_2504_p0 = OP2_V_reg_3163;

assign r_V_2_1_fu_2504_p1 = r_V_2_1_fu_2504_p10;

assign r_V_2_1_fu_2504_p10 = win_val_0_val_1_1_4_reg_3138;

assign r_V_2_2_fu_2515_p0 = OP2_V_reg_3163;

assign r_V_2_2_fu_2515_p1 = r_V_2_2_fu_2515_p10;

assign r_V_2_2_fu_2515_p10 = win_val_0_val_1_2_4_reg_3143;

assign r_V_2_fu_2493_p0 = OP2_V_reg_3163;

assign r_V_2_fu_2493_p1 = r_V_2_fu_2493_p10;

assign r_V_2_fu_2493_p10 = win_val_0_val_1_0_4_reg_3133;

assign r_V_3_1_fu_2469_p0 = OP2_V_7_fu_1781_p1;

assign r_V_3_1_fu_2469_p1 = r_V_3_1_fu_2469_p10;

assign r_V_3_1_fu_2469_p10 = win_val_0_val_1_1_fu_262;

assign r_V_3_2_fu_2481_p0 = OP2_V_7_fu_1781_p1;

assign r_V_3_2_fu_2481_p1 = r_V_3_2_fu_2481_p10;

assign r_V_3_2_fu_2481_p10 = win_val_0_val_1_2_fu_266;

assign r_V_3_fu_2457_p0 = OP2_V_7_fu_1781_p1;

assign r_V_3_fu_2457_p1 = r_V_3_fu_2457_p10;

assign r_V_3_fu_2457_p10 = win_val_0_val_1_0_fu_258;

assign r_V_4_fu_2475_p0 = OP2_V_fu_1770_p1;

assign r_V_4_fu_2475_p1 = r_V_4_fu_2475_p10;

assign r_V_4_fu_2475_p10 = win_val_1_val_1_2_1_fu_302;

assign r_V_7_fu_1283_p2 = ($signed(tmp_39_fu_1269_p1) - $signed(tmp_66_cast_fu_1279_p1));

assign r_V_8_fu_1313_p2 = ($signed(tmp_44_fu_1299_p1) - $signed(tmp_72_cast_fu_1309_p1));

assign r_V_fu_2451_p0 = OP2_V_fu_1770_p1;

assign r_V_fu_2451_p1 = r_V_fu_2451_p10;

assign r_V_fu_2451_p10 = win_val_1_val_1_0_1_fu_294;

assign r_V_s_fu_2463_p0 = OP2_V_fu_1770_p1;

assign r_V_s_fu_2463_p1 = r_V_s_fu_2463_p10;

assign r_V_s_fu_2463_p10 = win_val_1_val_1_1_1_fu_298;

assign ret_V_1_fu_1197_p2 = (16'd1 + ret_V_fu_1169_p4);

assign ret_V_2_fu_1219_p4 = {{p_Val2_3_fu_1161_p2[31:16]}};

assign ret_V_3_fu_1247_p2 = (16'd1 + ret_V_2_fu_1219_p4);

assign ret_V_fu_1169_p4 = {{p_Val2_2_fu_1165_p2[31:16]}};

assign row_rate_V_fu_739_p1 = grp_fu_684_p2[31:0];

assign row_rd_5_fu_1442_p3 = ((tmp_50_reg_2865_pp0_iter40_reg[0:0] === 1'b1) ? sel_tmp_fu_1437_p2 : row_rd_fu_234);

assign row_wr_1_fu_1383_p2 = ((sy_4_reg_2989 == tmp_28_reg_2823) ? 1'b1 : 1'b0);

assign row_wr_2_fu_1066_p2 = ((p_Val2_16_reg_535 != 15'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1456_p3 = ((tmp_50_reg_2865_pp0_iter40_reg[0:0] === 1'b1) ? row_wr_4_fu_1449_p3 : row_wr_fu_230);

assign row_wr_4_fu_1449_p3 = ((sel_tmp4_fu_1405_p2[0:0] === 1'b1) ? row_wr_1_fu_1383_p2 : row_wr_2_reg_2835);

assign rows_fu_960_p3 = ((tmp_17_fu_951_p2[0:0] === 1'b1) ? srows_reg_2667 : tmp_18_fu_955_p2);

assign scols_fu_662_p1 = p_src_cols_V_read[15:0];

assign sel_tmp4_fu_1405_p2 = (tmp_50_reg_2865_pp0_iter40_reg & tmp_23_reg_2792);

assign sel_tmp5_fu_1409_p3 = ((sel_tmp4_fu_1405_p2[0:0] === 1'b1) ? pre_fy_fu_242 : pre_fy_1_sy_fu_1392_p3);

assign sel_tmp_fu_1437_p2 = (tmp_29_reg_2829 | tmp66_fu_1431_p2);

assign signbit_not_i1_fu_2343_p2 = (signbit_1_reg_3422_pp0_iter51_reg ^ 1'd1);

assign signbit_not_i2_fu_2402_p2 = (signbit_2_reg_3450_pp0_iter51_reg ^ 1'd1);

assign signbit_not_i_fu_2284_p2 = (signbit_reg_3394_pp0_iter51_reg ^ 1'd1);

assign srows_fu_658_p1 = p_src_rows_V_read[15:0];

assign sx_2_fu_1211_p3 = ((tmp_73_fu_1179_p3[0:0] === 1'b1) ? p_6_fu_1203_p3 : ret_V_fu_1169_p4);

assign sx_fu_989_p2 = ($signed(16'd65535) + $signed(scols_reg_2675));

assign sy_3_fu_1261_p3 = ((tmp_75_fu_1229_p3[0:0] === 1'b1) ? p_7_fu_1253_p3 : ret_V_2_fu_1219_p4);

assign sy_4_fu_1351_p3 = ((tmp_49_fu_1346_p2[0:0] === 1'b1) ? sy_reg_2787 : sy_3_reg_2944);

assign sy_fu_1000_p2 = ($signed(16'd65535) + $signed(srows_reg_2667));

assign tmp66_fu_1431_p2 = (sel_tmp4_fu_1405_p2 | not_1_fu_1387_p2);

assign tmp67_fu_1481_p2 = (tmp_24_reg_2797 | not_s_fu_1463_p2);

assign tmp68_fu_1947_p2 = (p_Val2_24_reg_3344 + p_Val2_28_reg_3349);

assign tmp69_fu_1935_p2 = (p_Val2_21_reg_3314 + p_Val2_29_reg_3319);

assign tmp70_fu_1992_p2 = (p_Val2_30_1_reg_3359 + p_Val2_33_1_reg_3364);

assign tmp71_fu_1939_p2 = (p_Val2_40_1_reg_3324 + p_Val2_42_1_reg_3329);

assign tmp72_fu_2037_p2 = (p_Val2_30_2_reg_3374 + p_Val2_33_2_reg_3379);

assign tmp73_fu_1943_p2 = (p_Val2_40_2_reg_3334 + p_Val2_42_2_reg_3339);

assign tmp_10_fu_811_p3 = ((tmp_54_reg_2719[0:0] === 1'b1) ? p_neg_t_fu_802_p2 : tmp_9_fu_808_p1);

assign tmp_11_fu_899_p1 = tmp_67_fu_891_p3;

assign tmp_12_fu_837_p1 = p_lshr1_fu_827_p4;

assign tmp_13_cast_fu_861_p1 = srows_reg_2667;

assign tmp_13_fu_847_p1 = p_lshr_f1_reg_2734;

assign tmp_14_fu_850_p3 = ((tmp_68_reg_2729[0:0] === 1'b1) ? p_neg_t1_fu_841_p2 : tmp_13_fu_847_p1);

assign tmp_15_fu_941_p1 = tmp_70_fu_933_p3;

assign tmp_16_fu_666_p2 = p_dst_rows_V_read << 32'd16;

assign tmp_17_fu_951_p2 = (($signed(srows_reg_2667) > $signed(drows_reg_2661)) ? 1'b1 : 1'b0);

assign tmp_18_fu_955_p2 = (16'd1 + drows_reg_2661);

assign tmp_19_fu_967_p2 = (($signed(scols_reg_2675) > $signed(dcols_reg_2655)) ? 1'b1 : 1'b0);

assign tmp_20_cast_fu_864_p1 = scols_reg_2675;

assign tmp_20_fu_971_p2 = (16'd1 + dcols_reg_2655);

assign tmp_21_fu_983_p2 = ($signed(17'd131071) + $signed(tmp_20_cast_fu_864_p1));

assign tmp_22_fu_994_p2 = ($signed(17'd131071) + $signed(tmp_13_cast_fu_861_p1));

assign tmp_23_fu_1005_p2 = (($signed(row_rate_V_reg_2703) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_24_fu_1010_p2 = (($signed(col_rate_V_reg_2711) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_25_fu_1015_p3 = {{p_Val2_18_fu_903_p2}, {6'd0}};

assign tmp_26_fu_1027_p3 = {{p_Val2_19_fu_945_p2}, {6'd0}};

assign tmp_27_fu_1043_p2 = (($signed(i_op_assign_15_cast_fu_1039_p1) < $signed(rows_reg_2759)) ? 1'b1 : 1'b0);

assign tmp_28_cast_fu_867_p1 = tmp_10_reg_2739;

assign tmp_28_fu_1054_p2 = ($signed(i_op_assign_15_cast_fu_1039_p1) + $signed(16'd65535));

assign tmp_29_fu_1060_p2 = ((p_Val2_16_reg_535 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_1072_p3 = {{p_Val2_16_reg_535}, {16'd0}};

assign tmp_31_fu_1088_p2 = (($signed(i_op_assign_cast_fu_1084_p1) < $signed(cols_reg_2764)) ? 1'b1 : 1'b0);

assign tmp_32_cast_fu_909_p1 = tmp_14_reg_2749;

assign tmp_34_fu_1103_p3 = {{p_Val2_17_reg_546}, {16'd0}};

assign tmp_36_fu_1135_p2 = ($signed(i_op_assign_cast_reg_2845_pp0_iter34_reg) + $signed(16'd65535));

assign tmp_37_fu_1191_p2 = ((tmp_74_fu_1187_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_38_fu_1241_p2 = ((tmp_76_fu_1237_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_39_fu_1269_p1 = p_Val2_2_reg_2932;

assign tmp_40_fu_1272_p3 = {{sx_2_reg_2937}, {16'd0}};

assign tmp_41_fu_1289_p2 = (($signed(r_V_7_fu_1283_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_42_fu_690_p2 = p_dst_cols_V_read << 32'd16;

assign tmp_43_fu_1584_p3 = {{tmp_77_reg_2956_pp0_iter41_reg}, {2'd0}};

assign tmp_44_fu_1299_p1 = p_Val2_3_reg_2927;

assign tmp_45_fu_1302_p3 = {{sy_3_reg_2944}, {16'd0}};

assign tmp_46_fu_1319_p2 = (($signed(r_V_8_fu_1313_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_47_fu_1695_p3 = {{tmp_78_reg_2966_pp0_iter42_reg}, {2'd0}};

assign tmp_48_fu_1332_p2 = (($signed(tmp_76_cast_fu_1329_p1) > $signed(tmp_21_reg_2769)) ? 1'b1 : 1'b0);

assign tmp_49_cast_fu_1080_p1 = tmp_30_fu_1072_p3;

assign tmp_49_fu_1346_p2 = (($signed(tmp_78_cast_fu_1343_p1) > $signed(tmp_22_reg_2781)) ? 1'b1 : 1'b0);

assign tmp_4_i_i1_fu_2169_p2 = (tmp_89_fu_2161_p3 ^ 1'd1);

assign tmp_4_i_i2_fu_2233_p2 = (tmp_93_fu_2225_p3 ^ 1'd1);

assign tmp_4_i_i_fu_2105_p2 = (tmp_85_fu_2097_p3 ^ 1'd1);

assign tmp_50_fu_1120_p2 = ((p_Val2_17_reg_546 == 15'd0) ? 1'b1 : 1'b0);

assign tmp_51_fu_1357_p2 = ($signed(16'd65535) + $signed(i_op_assign_cast_reg_2845_pp0_iter39_reg));

assign tmp_52_fu_1501_p1 = x_2_fu_1398_p3;

assign tmp_53_fu_1517_p2 = (($signed(tmp_86_cast_fu_1514_p1) < $signed(tmp_22_reg_2781)) ? 1'b1 : 1'b0);

assign tmp_55_fu_1525_p2 = (($signed(tmp_88_cast_fu_1522_p1) < $signed(tmp_21_reg_2769)) ? 1'b1 : 1'b0);

assign tmp_56_fu_1533_p2 = (($signed(tmp_90_cast_fu_1530_p1) < $signed(tmp_21_reg_2769)) ? 1'b1 : 1'b0);

assign tmp_59_cast_fu_1023_p1 = $signed(tmp_25_fu_1015_p3);

assign tmp_5_fu_798_p1 = p_lshr_fu_788_p4;

assign tmp_5_i_i1_fu_2333_p2 = (p_38_i_i_i1_reg_3497 ^ 1'd1);

assign tmp_5_i_i2_fu_2392_p2 = (p_38_i_i_i2_reg_3515 ^ 1'd1);

assign tmp_5_i_i_fu_2274_p2 = (p_38_i_i_i_reg_3479 ^ 1'd1);

assign tmp_61_cast_fu_1035_p1 = $signed(tmp_26_fu_1027_p3);

assign tmp_65_fu_818_p1 = tmp_10_fu_811_p3[25:0];

assign tmp_66_cast_fu_1279_p1 = $signed(tmp_40_fu_1272_p3);

assign tmp_67_fu_891_p3 = p_Val2_9_fu_870_p2[32'd5];

assign tmp_69_fu_857_p1 = tmp_14_fu_850_p3[25:0];

assign tmp_70_fu_933_p3 = p_Val2_13_fu_912_p2[32'd5];

assign tmp_71_fu_1132_p1 = tmp_33_reg_2882[15:0];

assign tmp_72_cast_fu_1309_p1 = $signed(tmp_45_fu_1302_p3);

assign tmp_72_fu_1140_p1 = tmp_35_reg_2887[15:0];

assign tmp_73_fu_1179_p3 = p_Val2_2_fu_1165_p2[32'd31];

assign tmp_74_fu_1187_p1 = p_Val2_2_fu_1165_p2[15:0];

assign tmp_75_fu_1229_p3 = p_Val2_3_fu_1161_p2[32'd31];

assign tmp_76_cast_fu_1329_p1 = sx_2_reg_2937;

assign tmp_76_fu_1237_p1 = p_Val2_3_fu_1161_p2[15:0];

assign tmp_77_fu_1295_p1 = r_V_7_fu_1283_p2[17:0];

assign tmp_78_cast_fu_1343_p1 = sy_3_reg_2944;

assign tmp_78_fu_1325_p1 = r_V_8_fu_1313_p2[17:0];

assign tmp_84_fu_2085_p3 = p_Val2_30_reg_3389[32'd43];

assign tmp_85_fu_2097_p3 = p_Val2_32_fu_2092_p2[32'd7];

assign tmp_86_cast_fu_1514_p1 = sy_4_reg_2989;

assign tmp_88_cast_fu_1522_p1 = pre_fx_1_reg_2976;

assign tmp_88_fu_2149_p3 = p_Val2_44_1_reg_3417[32'd43];

assign tmp_89_fu_2161_p3 = p_Val2_33_fu_2156_p2[32'd7];

assign tmp_90_cast_fu_1530_p1 = pre_fx_1_reg_2976;

assign tmp_92_fu_2213_p3 = p_Val2_44_2_reg_3445[32'd43];

assign tmp_93_fu_2225_p3 = p_Val2_36_fu_2220_p2[32'd7];

assign tmp_9_fu_808_p1 = p_lshr_f_reg_2724;

assign tmp_i_i1_fu_2146_p1 = tmp_87_reg_3434;

assign tmp_i_i2_fu_2210_p1 = tmp_91_reg_3462;

assign tmp_i_i_fu_2082_p1 = tmp_83_reg_3406;

assign u1_V_fu_1598_p2 = (20'd262144 - u_V_fu_1591_p3);

assign u_V_fu_1591_p3 = ((tmp_41_reg_2951_pp0_iter41_reg[0:0] === 1'b1) ? tmp_43_fu_1584_p3 : 20'd0);

assign v1_V_fu_1709_p2 = (20'd262144 - v_V_2_fu_1702_p3);

assign v_V_2_fu_1702_p3 = ((tmp_46_reg_2961_pp0_iter42_reg[0:0] === 1'b1) ? tmp_47_fu_1695_p3 : 20'd0);

assign v_V_fu_1715_p3 = ((tmp_49_reg_2984_pp0_iter42_reg[0:0] === 1'b1) ? 20'd0 : v_V_2_fu_1702_p3);

assign x_1_fu_1538_p2 = ($signed(x_2_fu_1398_p3) + $signed(16'd1));

assign x_2_fu_1398_p3 = ((tmp_50_reg_2865_pp0_iter40_reg[0:0] === 1'b1) ? 16'd0 : x_fu_246);

always @ (posedge ap_clk) begin
    tmp_59_cast_reg_2804[5:0] <= 6'b000000;
    tmp_61_cast_reg_2809[5:0] <= 6'b000000;
    tmp_49_cast_reg_2840[15:0] <= 16'b0000000000000000;
    tmp_49_cast_reg_2840[31] <= 1'b0;
    i_op_assign_cast_reg_2845[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter1_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter2_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter3_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter4_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter5_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter6_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter7_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter8_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter9_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter10_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter11_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter12_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter13_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter14_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter15_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter16_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter17_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter18_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter19_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter20_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter21_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter22_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter23_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter24_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter25_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter26_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter27_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter28_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter29_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter30_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter31_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter32_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter33_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter34_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter35_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter36_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter37_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter38_reg[15] <= 1'b0;
    i_op_assign_cast_reg_2845_pp0_iter39_reg[15] <= 1'b0;
    u1_V_reg_3081[1:0] <= 2'b00;
    p_u_V_reg_3086[1:0] <= 2'b00;
    p_u_V_reg_3086_pp0_iter43_reg[1:0] <= 2'b00;
    p_u_V_reg_3086_pp0_iter44_reg[1:0] <= 2'b00;
    v1_V_reg_3122[1:0] <= 2'b00;
    v_V_reg_3128[1:0] <= 2'b00;
    OP2_V_reg_3163[1:0] <= 2'b00;
    OP2_V_6_reg_3222[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
