\t (00:00:00) allegro 16.6-2015 S083 (v16-6-112GM) Linux I32
\t (00:00:00)     Journal start - Thu Dec 22 17:40:16 2016
\t (00:00:00)         Host=alpha User=weiwei Pid=27877 CPUs=2
\t (00:00:00) CmdLine= /cad/SPB166-lnx/tools/pcb/bin/allegro.exe -product Allegro_performance -proj /home/weiwei/Documents/Github/PMTPulser/pmtpulser.cpm
\t (00:00:00) 
\t (00:00:01) Opening existing design...
\d (00:00:01) Design opened: /home/weiwei/Documents/Github/PMTPulser/worklib/simplepulser/physical/tsot23-5.dra
\i (00:00:01) trapsize 1
\i (00:00:02) trapsize 1
\i (00:00:02) generaledit 
\i (00:00:04) exit 
\t (00:00:06)     Journal end - Thu Dec 22 17:40:21 2016
