F:/Maven_Training/Verilog/Verilog_labs/lab4/mod12_counter/rtl/mod12_counter.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/mod12_counter/rtl/mod12_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mod12_counter

Top level modules:
	mod12_counter

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab4/mod12_counter/tb/tb_mod12_counter.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab4/mod12_counter/tb/tb_mod12_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_mod12_counter

Top level modules:
	tb_mod12_counter

} {} {}}
