##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_echo
		4.2::Critical Path Report for Clock_Seconds
		4.3::Critical Path Report for Clock_Trigger
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
		4.6::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_echo:R)
		5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (Clock_Trigger:R vs. Clock_Trigger:R)
		5.5::Critical Path Report for (Clock_Trigger:R vs. CLOCK_echo:R)
		5.6::Critical Path Report for (CLOCK_echo:R vs. CLOCK_echo:R)
		5.7::Critical Path Report for (Clock_Seconds:R vs. Clock_Seconds:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: CLOCK_echo                      | Frequency: 44.21 MHz  | Target: 0.02 MHz   | 
Clock: Clock_Motor_Control             | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_Control(routed)     | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_PI_Control          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Motor_PI_Control(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Seconds                   | Frequency: 62.66 MHz  | Target: 0.00 MHz   | 
Clock: Clock_Testing_1                 | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Testing_1(routed)         | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Trigger                   | Frequency: 53.15 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                       | Frequency: 36.92 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                           | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                    | Frequency: 53.15 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                       | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock                   | Frequency: 46.01 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_echo     CLOCK_echo     5.88333e+007     58812742     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Seconds  Clock_Seconds  1e+012           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Trigger  CLOCK_echo     41666.7          22853        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Trigger  Clock_Trigger  1e+007           9983528      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CLOCK_echo     41666.7          19046        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      CyBUS_CLK      41666.7          14579        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1061598      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Pin_DecA_L(0)_PAD    15952         CyBUS_CLK:R       
Pin_DecA_R(0)_PAD    15311         CyBUS_CLK:R       
Pin_DecB_L(0)_PAD    15622         CyBUS_CLK:R       
Pin_DecB_R(0)_PAD    15698         CyBUS_CLK:R       
Pin_US_Echo0(0)_PAD  31664         CLOCK_echo:R      
Pin_US_Echo1(0)_PAD  28832         CLOCK_echo:R      
Pin_US_Echo2(0)_PAD  28526         CLOCK_echo:R      
Pin_US_Echo3(0)_PAD  33360         CLOCK_echo:R      
Pin_US_Echo4(0)_PAD  32112         CLOCK_echo:R      


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Pin_PWM1_L(0)_PAD       22821         CyBUS_CLK:R       
Pin_PWM1_R(0)_PAD       23856         CyBUS_CLK:R       
Pin_PWM2_L(0)_PAD       23721         CyBUS_CLK:R       
Pin_PWM2_R(0)_PAD       23791         CyBUS_CLK:R       
Pin_UART_Tx(0)_PAD      30381         UART_IntClock:R   
Pin_US_Trigger0(0)_PAD  33505         CyBUS_CLK:R       
Pin_US_Trigger0(0)_PAD  30761         Clock_Trigger:R   
Pin_US_Trigger1(0)_PAD  35882         Clock_Trigger:R   
Pin_US_Trigger1(0)_PAD  34737         CyBUS_CLK:R       
Pin_US_Trigger2(0)_PAD  36724         CyBUS_CLK:R       
Pin_US_Trigger2(0)_PAD  31299         Clock_Trigger:R   
Pin_US_Trigger3(0)_PAD  38927         CyBUS_CLK:R       
Pin_US_Trigger3(0)_PAD  32956         Clock_Trigger:R   
Pin_US_Trigger4(0)_PAD  38771         Clock_Trigger:R   
Pin_US_Trigger4(0)_PAD  34995         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_echo
****************************************
Clock: CLOCK_echo
Frequency: 44.21 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 19046p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19111
-------------------------------------   ----- 
End-of-path arrival time (ps)           19111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                               macrocell9     3625   5675  19046  RISE       1
Net_130/q                                    macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  14972  19046  RISE       1
MODIN2_1/main_1                              macrocell48    4139  19111  19046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Seconds
*******************************************
Clock: Clock_Seconds
Frequency: 62.66 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999984041p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3099   6599  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11729  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11729  999999984041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_Trigger
*******************************************
Clock: Clock_Trigger
Frequency: 53.15 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 22853p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44     1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   8204   9454  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  14584  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  14584  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 36.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22857
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_1                macrocell23      4198   7698  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11048  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   6680  17727  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  22857  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  22857  14579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 53.15 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 22853p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44     1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   8204   9454  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  14584  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  14584  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 46.01 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1061598  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      8633   9883  1061598  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  13233  1061598  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  15546  1061598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22857
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_1                macrocell23      4198   7698  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11048  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   6680  17727  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  22857  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  22857  14579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_echo:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 19046p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19111
-------------------------------------   ----- 
End-of-path arrival time (ps)           19111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                               macrocell9     3625   5675  19046  RISE       1
Net_130/q                                    macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  14972  19046  RISE       1
MODIN2_1/main_1                              macrocell48    4139  19111  19046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1


5.3::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1061598  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      8633   9883  1061598  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  13233  1061598  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  15546  1061598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (Clock_Trigger:R vs. Clock_Trigger:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9983528p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12242
-------------------------------------   ----- 
End-of-path arrival time (ps)           12242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3612   7112  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  12242  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  12242  9983528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (Clock_Trigger:R vs. CLOCK_echo:R)
****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 22853p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44     1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   8204   9454  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  14584  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  14584  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (CLOCK_echo:R vs. CLOCK_echo:R)
*************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58812742p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16362
-------------------------------------   ----- 
End-of-path arrival time (ps)           16362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q             macrocell51     1250   1250  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_1            macrocell8      3591   4841  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8191  58812742  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   3041  11232  58812742  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  16362  58812742  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  16362  58812742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1


5.7::Critical Path Report for (Clock_Seconds:R vs. Clock_Seconds:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999984041p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3099   6599  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11729  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11729  999999984041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 14579p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22857
-------------------------------------   ----- 
End-of-path arrival time (ps)           22857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_1                macrocell23      4198   7698  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11048  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   6680  17727  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  22857  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  22857  14579  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 16367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21069
-------------------------------------   ----- 
End-of-path arrival time (ps)           21069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                                    macrocell70      1250   1250  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      7346   8596  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350  11946  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9    3993  15939  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell9    5130  21069  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell10      0  21069  16367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 17879p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17727
-------------------------------------   ----- 
End-of-path arrival time (ps)           17727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_1                macrocell23      4198   7698  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11048  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   6680  17727  17879  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 19046p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19111
-------------------------------------   ----- 
End-of-path arrival time (ps)           19111
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                               macrocell9     3625   5675  19046  RISE       1
Net_130/q                                    macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  14972  19046  RISE       1
MODIN2_1/main_1                              macrocell48    4139  19111  19046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19233p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16374
-------------------------------------   ----- 
End-of-path arrival time (ps)           16374
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                                    macrocell82      1250   1250  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      4584   5834  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   9184  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   7189  16374  19233  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 19667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15939
-------------------------------------   ----- 
End-of-path arrival time (ps)           15939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                                    macrocell70     1250   1250  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_2          macrocell20     7346   8596  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell20     3350  11946  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell9   3993  15939  19667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15933
-------------------------------------   ----- 
End-of-path arrival time (ps)           15933
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                                    macrocell70      1250   1250  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      7346   8596  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350  11946  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell10   3987  15933  19673  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 19961p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18196
-------------------------------------   ----- 
End-of-path arrival time (ps)           18196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                               macrocell9     3625   5675  19046  RISE       1
Net_130/q                                    macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  14972  19046  RISE       1
MODIN2_0/main_1                              macrocell49    3224  18196  19961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 19961p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18196
-------------------------------------   ----- 
End-of-path arrival time (ps)           18196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1     controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                               macrocell9     3625   5675  19046  RISE       1
Net_130/q                                    macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0  macrocell6     2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q       macrocell6     3350  14972  19046  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_1   macrocell50    3224  18196  19961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20197p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18340
-------------------------------------   ----- 
End-of-path arrival time (ps)           18340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1       controlcell3    2050   2050  19046  RISE       1
Net_130/main_2                                 macrocell9      3625   5675  19046  RISE       1
Net_130/q                                      macrocell9      3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0    macrocell6      2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q         macrocell6      3350  14972  19046  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell5   3368  18340  20197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20197p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3130
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18340
-------------------------------------   ----- 
End-of-path arrival time (ps)           18340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1       controlcell3    2050   2050  19046  RISE       1
Net_130/main_2                                 macrocell9      3625   5675  19046  RISE       1
Net_130/q                                      macrocell9      3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/main_0    macrocell6      2597  11622  19046  RISE       1
\Timer_Echo:TimerUDB:capt_fifo_load\/q         macrocell6      3350  14972  19046  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell6   3368  18340  20197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1203\/main_5
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 20237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17920
-------------------------------------   ----- 
End-of-path arrival time (ps)           17920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q       macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:Net_1203_split\/main_4  macrocell1    9661  10911  20237  RISE       1
\QuadDec_R:Net_1203_split\/q       macrocell1    3350  14261  20237  RISE       1
\QuadDec_R:Net_1203\/main_5        macrocell82   3659  17920  20237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 20677p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14929
-------------------------------------   ----- 
End-of-path arrival time (ps)           14929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                                    macrocell71      1250   1250  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_0                macrocell16      7530   8780  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  12130  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell10   2800  14929  20677  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 20684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                                    macrocell71     1250   1250  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/main_0                macrocell16     7530   8780  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:reload\/q                     macrocell16     3350  12130  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell9   2793  14923  20684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 21135p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14472
-------------------------------------   ----- 
End-of-path arrival time (ps)           14472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/main_1                macrocell23      4198   7698  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11048  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   3424  14472  21135  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1203\/main_5
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 22121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16035
-------------------------------------   ----- 
End-of-path arrival time (ps)           16035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q             macrocell71   1250   1250  17384  RISE       1
\QuadDec_L:Net_1203_split\/main_0  macrocell68   9138  10388  22121  RISE       1
\QuadDec_L:Net_1203_split\/q       macrocell68   3350  13738  22121  RISE       1
\QuadDec_L:Net_1203\/main_5        macrocell70   2297  16035  22121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1251\/main_7
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 22261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15896
-------------------------------------   ----- 
End-of-path arrival time (ps)           15896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q             macrocell83   1250   1250  14722  RISE       1
\QuadDec_R:Net_1251_split\/main_1  macrocell80   8386   9636  22261  RISE       1
\QuadDec_R:Net_1251_split\/q       macrocell80   3350  12986  22261  RISE       1
\QuadDec_R:Net_1251\/main_7        macrocell75   2910  15896  22261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13244
-------------------------------------   ----- 
End-of-path arrival time (ps)           13244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                                    macrocell82      1250   1250  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      4584   5834  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   9184  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   4060  13244  22363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1251\/main_7
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 22572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15585
-------------------------------------   ----- 
End-of-path arrival time (ps)           15585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q     macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:Net_1251_split\/main_5  macrocell53   8695   9945  22572  RISE       1
\QuadDec_L:Net_1251_split\/q       macrocell53   3350  13295  22572  RISE       1
\QuadDec_L:Net_1251\/main_7        macrocell63   2289  15585  22572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 22853p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -4230
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14584
-------------------------------------   ----- 
End-of-path arrival time (ps)           14584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44     1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   8204   9454  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  14584  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  14584  22853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 23310p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17856
-------------------------------------   ----- 
End-of-path arrival time (ps)           17856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_3\/main_0            macrocell19      7329  10829  23310  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_3\/q                 macrocell19      3350  14179  23310  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4     3677  17856  23310  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 25208p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12949
-------------------------------------   ----- 
End-of-path arrival time (ps)           12949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_216/q        macrocell44   1250   1250  22853  RISE       1
MODIN2_1/main_0  macrocell48  11699  12949  25208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 25569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12588
-------------------------------------   ----- 
End-of-path arrival time (ps)           12588
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q   macrocell36   1250   1250  22351  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_2  macrocell86  11338  12588  25569  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 25698p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12459
-------------------------------------   ----- 
End-of-path arrival time (ps)           12459
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/busclk                datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell6   4020   4020  25698  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2230   6250  25698  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8710  25698  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_1               macrocell52     3749  12459  25698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11509
-------------------------------------   ----- 
End-of-path arrival time (ps)           11509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2879   6379  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  11509  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  11509  25928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 26114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12042
-------------------------------------   ----- 
End-of-path arrival time (ps)           12042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q   macrocell36   1250   1250  22351  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_2  macrocell85  10792  12042  26114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26152p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44     1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   8204   9454  26152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26153p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -6060
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44     1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   8204   9454  26153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11214
-------------------------------------   ----- 
End-of-path arrival time (ps)           11214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2584   6084  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11214  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11214  26223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1260\/main_3
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 26330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell86   1250   1250  22479  RISE       1
\QuadDec_R:Net_1260\/main_3     macrocell83  10576  11826  26330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 26402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14765
-------------------------------------   ----- 
End-of-path arrival time (ps)           14765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                macrocell75    1250   1250  25266  RISE       1
\QuadDec_R:Net_530\/main_1            macrocell28    7841   9091  26402  RISE       1
\QuadDec_R:Net_530\/q                 macrocell28    3350  12441  26402  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_0  statusicell7   2323  14765  26402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 26405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14762
-------------------------------------   ----- 
End-of-path arrival time (ps)           14762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                macrocell75    1250   1250  25266  RISE       1
\QuadDec_R:Net_611\/main_1            macrocell29    7841   9091  26405  RISE       1
\QuadDec_R:Net_611\/q                 macrocell29    3350  12441  26405  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_1  statusicell7   2321  14762  26405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                                    macrocell75      1250   1250  25266  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   7838   9088  26518  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 26526p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1         controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                                   macrocell9     3625   5675  19046  RISE       1
Net_130/q                                        macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_3  macrocell54    2605  11630  26526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 26526p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11630
-------------------------------------   ----- 
End-of-path arrival time (ps)           11630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1         controlcell3   2050   2050  19046  RISE       1
Net_130/main_2                                   macrocell9     3625   5675  19046  RISE       1
Net_130/q                                        macrocell9     3350   9025  19046  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_3  macrocell55    2605  11630  26526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 26606p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/busclk                datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell6   4020   4020  25698  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2230   6250  25698  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8710  25698  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_1               macrocell51     2841  11550  26606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1260\/main_2
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 26606p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell85   1250   1250  22746  RISE       1
\QuadDec_R:Net_1260\/main_2     macrocell83  10300  11550  26606  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 26709p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11447
-------------------------------------   ----- 
End-of-path arrival time (ps)           11447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q               macrocell83   1250   1250  14722  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_0  macrocell86  10197  11447  26709  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 26719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11437
-------------------------------------   ----- 
End-of-path arrival time (ps)           11437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q               macrocell83   1250   1250  14722  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_0  macrocell85  10187  11437  26719  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 26771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell65      7885  11385  26771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell65         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 26841p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11315
-------------------------------------   ----- 
End-of-path arrival time (ps)           11315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q               macrocell71   1250   1250  17384  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_0  macrocell73  10065  11315  26841  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1203\/main_4
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 26887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11270
-------------------------------------   ----- 
End-of-path arrival time (ps)           11270
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell86   1250   1250  22479  RISE       1
\QuadDec_R:Net_1203\/main_4     macrocell82  10020  11270  26887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 27051p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_216/q        macrocell44   1250   1250  22853  RISE       1
MODIN2_0/main_0  macrocell49   9856  11106  27051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27051p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11106
-------------------------------------   ----- 
End-of-path arrival time (ps)           11106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                   macrocell44   1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_0  macrocell50   9856  11106  27051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 27057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11100
-------------------------------------   ----- 
End-of-path arrival time (ps)           11100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q   macrocell35   1250   1250  22610  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_1  macrocell86   9850  11100  27057  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 27066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11090
-------------------------------------   ----- 
End-of-path arrival time (ps)           11090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q   macrocell35   1250   1250  22610  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_1  macrocell85   9840  11090  27066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 27073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q         macrocell72   1250   1250  22312  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_3  macrocell73   9833  11083  27073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1203\/main_3
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 27165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10992
-------------------------------------   ----- 
End-of-path arrival time (ps)           10992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell85   1250   1250  22746  RISE       1
\QuadDec_R:Net_1203\/main_3     macrocell82   9742  10992  27165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 27393p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10763
-------------------------------------   ----- 
End-of-path arrival time (ps)           10763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell44   1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_0  macrocell52   9513  10763  27393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 27711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7896
-------------------------------------   ---- 
End-of-path arrival time (ps)           7896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                                    macrocell63      1250   1250  25388  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell10   6646   7896  27711  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/clock        datapathcell10      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 27733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q       macrocell74   1250   1250  23010  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_5  macrocell73   9174  10424  27733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13406
-------------------------------------   ----- 
End-of-path arrival time (ps)           13406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_0\/main_0             macrocell17      3529   7159  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_0\/q                  macrocell17      3350  10509  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4     2897  13406  27761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_3\/main_0            macrocell26      4198   7698  27784  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  11048  27784  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6     2335  13383  27784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 27852p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell44   1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_0  macrocell51   9054  10304  27852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 27966p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44   1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_0  macrocell54   8940  10190  27966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 27966p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Setup time                                                                        -3510
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_216/q                                        macrocell44   1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_0  macrocell55   8940  10190  27966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1203\/main_2
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 27971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell72   1250   1250  22312  RISE       1
\QuadDec_L:Net_1203\/main_2   macrocell70   8936  10186  27971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 28100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10056
-------------------------------------   ----- 
End-of-path arrival time (ps)           10056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q   macrocell33   1250   1250  23364  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_1  macrocell73   8806  10056  28100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1260\/main_2
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 28207p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9949
-------------------------------------   ---- 
End-of-path arrival time (ps)           9949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:Net_1260\/main_2     macrocell71   8699   9949  28207  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1251\/main_5
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 28226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9930
-------------------------------------   ---- 
End-of-path arrival time (ps)           9930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:Net_1251\/main_5     macrocell63   8680   9930  28226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 28229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9928
-------------------------------------   ---- 
End-of-path arrival time (ps)           9928
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q       macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_4  macrocell74   8678   9928  28229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 28472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9685
-------------------------------------   ---- 
End-of-path arrival time (ps)           9685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell36   1250   1250  22351  RISE       1
\QuadDec_R:bQuadDec:error\/main_2   macrocell84   8435   9685  28472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 28513p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12654
-------------------------------------   ----- 
End-of-path arrival time (ps)           12654
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26223  RISE       1
\PWM_Motor_L:PWMUDB:status_2\/main_1          macrocell15     3486   6986  28513  RISE       1
\PWM_Motor_L:PWMUDB:status_2\/q               macrocell15     3350  10336  28513  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  12654  28513  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q                                    macrocell75      1250   1250  25266  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   5791   7041  28566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1203\/main_2
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 28646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:Net_1203\/main_2   macrocell82   8260   9510  28646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1203\/main_4
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 28664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9492
-------------------------------------   ---- 
End-of-path arrival time (ps)           9492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell74   1250   1250  23010  RISE       1
\QuadDec_L:Net_1203\/main_4     macrocell70   8242   9492  28664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6919
-------------------------------------   ---- 
End-of-path arrival time (ps)           6919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q                                    macrocell63     1250   1250  25388  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell9   5669   6919  28688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1260\/main_1
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 28920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:Net_1260\/main_1   macrocell83   7987   9237  28920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 28937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9220
-------------------------------------   ---- 
End-of-path arrival time (ps)           9220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q   macrocell34   1250   1250  23929  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_2  macrocell73   7970   9220  28937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:Net_1203\/main_0
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 28994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9162
-------------------------------------   ---- 
End-of-path arrival time (ps)           9162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell33   1250   1250  23364  RISE       1
\QuadDec_L:Net_1203\/main_0         macrocell70   7912   9162  28994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1251\/main_3
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 29048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9109
-------------------------------------   ---- 
End-of-path arrival time (ps)           9109
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell36   1250   1250  22351  RISE       1
\QuadDec_R:Net_1251\/main_3         macrocell75   7859   9109  29048  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12042
-------------------------------------   ----- 
End-of-path arrival time (ps)           12042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25928  RISE       1
\PWM_Motor_R:PWMUDB:status_2\/main_1          macrocell30      2890   6390  29124  RISE       1
\PWM_Motor_R:PWMUDB:status_2\/q               macrocell30      3350   9740  29124  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2303  12042  29124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1275\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 29140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12027
-------------------------------------   ----- 
End-of-path arrival time (ps)           12027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1275\/q                macrocell66    1250   1250  29140  RISE       1
\QuadDec_L:Net_530\/main_0            macrocell21    5119   6369  29140  RISE       1
\QuadDec_L:Net_530\/q                 macrocell21    3350   9719  29140  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_0  statusicell5   2308  12027  29140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12008
-------------------------------------   ----- 
End-of-path arrival time (ps)           12008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_2\/main_0            macrocell18      2953   6343  29159  RISE       1
\QuadDec_L:Cnt16:CounterUDB:status_2\/q                 macrocell18      3350   9693  29159  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4     2315  12008  29159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_2\/main_0            macrocell25      2947   6337  29165  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350   9687  29165  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6     2315  12002  29165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 29167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q         macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_3  macrocell86   7739   8989  29167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 29177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q         macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_3  macrocell85   7729   8979  29177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Net_1275\/main_0
Capture Clock  : \QuadDec_L:Net_1275\/clock_0
Path slack     : 29187p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18927  RISE       1
\QuadDec_L:Net_1275\/main_0                             macrocell66      5470   8970  29187  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29228p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2879   6379  29228  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  25928  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   2876   6376  29231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11925
-------------------------------------   ----- 
End-of-path arrival time (ps)           11925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_0\/main_0             macrocell24      2634   6264  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:status_0\/q                  macrocell24      3350   9614  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6     2312  11925  29241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:Net_1251\/main_5
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 29335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q  macrocell85   1250   1250  22746  RISE       1
\QuadDec_R:Net_1251\/main_5     macrocell75   7572   8822  29335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 29348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q     macrocell85   1250   1250  22746  RISE       1
\QuadDec_R:bQuadDec:error\/main_4  macrocell84   7559   8809  29348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1251\/main_1
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 29394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8762
-------------------------------------   ---- 
End-of-path arrival time (ps)           8762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q       macrocell83   1250   1250  14722  RISE       1
\QuadDec_R:Net_1251\/main_1  macrocell75   7512   8762  29394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 29410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q             macrocell83   1250   1250  14722  RISE       1
\QuadDec_R:bQuadDec:error\/main_0  macrocell84   7497   8747  29410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2584   6084  29523  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  26223  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2581   6081  29526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:Net_1203\/main_1
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 29555p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell34   1250   1250  23929  RISE       1
\QuadDec_L:Net_1203\/main_1         macrocell70   7352   8602  29555  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1203\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 29560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8596
-------------------------------------   ---- 
End-of-path arrival time (ps)           8596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1203\/q                              macrocell70   1250   1250  16367  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell69   7346   8596  29560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell69         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 29615p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell77      5042   8542  29615  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\/clock_0        macrocell77         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 29620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8537
-------------------------------------   ---- 
End-of-path arrival time (ps)           8537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q     macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:bQuadDec:error\/main_4  macrocell72   7287   8537  29620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1275\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 29695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11472
-------------------------------------   ----- 
End-of-path arrival time (ps)           11472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell66         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1275\/q                macrocell66    1250   1250  29140  RISE       1
\QuadDec_L:Net_611\/main_0            macrocell22    4559   5809  29695  RISE       1
\QuadDec_L:Net_611\/q                 macrocell22    3350   9159  29695  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_1  statusicell5   2313  11472  29695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_L:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor_L:PWMUDB:status_0\/clock_0
Path slack     : 29730p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  29730  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  29730  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  29730  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/main_1         macrocell59     4677   8427  29730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 29785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell35   1250   1250  22610  RISE       1
\QuadDec_R:bQuadDec:error\/main_1   macrocell84   7122   8372  29785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:Net_1251\/main_2
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 29796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell35   1250   1250  22610  RISE       1
\QuadDec_R:Net_1251\/main_2         macrocell75   7111   8361  29796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1260\/main_1
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 29796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell72   1250   1250  22312  RISE       1
\QuadDec_L:Net_1260\/main_1   macrocell71   7111   8361  29796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:Net_1251\/main_4
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 29811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q  macrocell72   1250   1250  22312  RISE       1
\QuadDec_L:Net_1251\/main_4   macrocell63   7096   8346  29811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_L:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 30006p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell9    1370   1370  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell10      0   1370  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell10   2260   3630  27761  RISE       1
\QuadDec_L:Cnt16:CounterUDB:prevCompare\/main_0          macrocell67      4521   8151  30006  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell67         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:Net_1251\/main_2
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 30138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell33   1250   1250  23364  RISE       1
\QuadDec_L:Net_1251\/main_2         macrocell63   6769   8019  30138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_1
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 30259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7898
-------------------------------------   ---- 
End-of-path arrival time (ps)           7898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_1   controlcell3   2050   2050  19046  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_2  macrocell46    5848   7898  30259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_L:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:prevCompare1\/clock_0
Path slack     : 30293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7864
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  29730  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  29730  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  29730  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/main_0     macrocell57     4114   7864  30293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/clock_0                   macrocell57         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 30345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10822
-------------------------------------   ----- 
End-of-path arrival time (ps)           10822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q          macrocell84    1250   1250  20237  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_3  statusicell7   9572  10822  30345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:Net_1251\/main_3
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 30390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell34   1250   1250  23929  RISE       1
\QuadDec_L:Net_1251\/main_3         macrocell63   6517   7767  30390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 30391p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7766
-------------------------------------   ---- 
End-of-path arrival time (ps)           7766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q   macrocell34   1250   1250  23929  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_2  macrocell74   6516   7766  30391  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Net_1275\/main_0
Capture Clock  : \QuadDec_R:Net_1275\/clock_0
Path slack     : 30449p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7707
-------------------------------------   ---- 
End-of-path arrival time (ps)           7707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Net_1275\/main_0                             macrocell78      4207   7707  30449  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1275\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 30457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q             macrocell71   1250   1250  17384  RISE       1
\QuadDec_L:bQuadDec:error\/main_0  macrocell72   6449   7699  30457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_2
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 30459p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_2   controlcell3   2050   2050  19046  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_1  macrocell46    5647   7697  30459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q         macrocell87      1250   1250  27340  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   3720   4970  30637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q         macrocell87      1250   1250  27340  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   3716   4966  30640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:Net_1251\/main_6
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 30715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q  macrocell86   1250   1250  22479  RISE       1
\QuadDec_R:Net_1251\/main_6     macrocell75   6192   7442  30715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 30731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q     macrocell86   1250   1250  22479  RISE       1
\QuadDec_R:bQuadDec:error\/main_5  macrocell84   6176   7426  30731  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 30759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q         macrocell72   1250   1250  22312  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_3  macrocell74   6148   7398  30759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30989p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell56     1250   1250  27692  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3368   4618  30989  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q         macrocell56     1250   1250  27692  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3365   4615  30992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9963
-------------------------------------   ---- 
End-of-path arrival time (ps)           9963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  14579  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6     6463   9963  31204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Net_1275\/main_1
Capture Clock  : \QuadDec_L:Net_1275\/clock_0
Path slack     : 31205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  19829  RISE       1
\QuadDec_L:Net_1275\/main_1                             macrocell66      3561   6951  31205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1275\/clock_0                                macrocell66         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 31416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6741
-------------------------------------   ---- 
End-of-path arrival time (ps)           6741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q               macrocell71   1250   1250  17384  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_0  macrocell74   5491   6741  31416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1260\/main_0
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 31431p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6726
-------------------------------------   ---- 
End-of-path arrival time (ps)           6726
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q       macrocell71   1250   1250  17384  RISE       1
\QuadDec_L:Net_1260\/main_0  macrocell71   5476   6726  31431  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_690/main_1
Capture Clock  : Net_690/clock_0
Path slack     : 31473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  31473  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  31473  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  31473  RISE       1
Net_690/main_1                               macrocell93      2813   6683  31473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                             macrocell93         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_US:Sync:ctrl_reg\/control_0
Path End       : \Timer_Echo:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:capture_last\/clock_0
Path slack     : 31475p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1412 vs. CLOCK_echo:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_US:Sync:ctrl_reg\/busclk                       controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_US:Sync:ctrl_reg\/control_0   controlcell3   2050   2050  19191  RISE       1
\Timer_Echo:TimerUDB:capture_last\/main_3  macrocell46    4632   6682  31475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_R:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:prevCompare1\/clock_0
Path slack     : 31479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  31479  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  31479  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  31479  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/main_0     macrocell88      2928   6678  31479  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/clock_0                   macrocell88         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_R:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:prevCompare2\/clock_0
Path slack     : 31481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  31473  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  31473  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  31473  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/main_0     macrocell89      2805   6675  31481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/clock_0                   macrocell89         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_R:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Motor_R:PWMUDB:status_1\/clock_0
Path slack     : 31481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  31473  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  31473  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  31473  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/main_1         macrocell91      2805   6675  31481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_689/main_1
Capture Clock  : Net_689/clock_0
Path slack     : 31489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  31479  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  31479  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  31479  RISE       1
Net_689/main_1                               macrocell92      2918   6668  31489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_689/clock_0                                             macrocell92         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Motor_R:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Motor_R:PWMUDB:status_0\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  31479  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  31479  RISE       1
\PWM_Motor_R:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  31479  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/main_1         macrocell90      2914   6664  31492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 31666p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q       macrocell72   1250   1250  22312  RISE       1
\QuadDec_L:bQuadDec:error\/main_3  macrocell72   5240   6490  31666  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9488
-------------------------------------   ---- 
End-of-path arrival time (ps)           9488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell9     760    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell10      0    760  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell10   2740   3500  18927  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4     5988   9488  31679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_418/main_1
Capture Clock  : Net_418/clock_0
Path slack     : 31683p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  31683  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  31683  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  31683  RISE       1
Net_418/main_1                               macrocell62     2604   6474  31683  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_418/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_L:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:prevCompare2\/clock_0
Path slack     : 31692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  31683  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  31683  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  31683  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/main_0     macrocell58     2595   6465  31692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/clock_0                   macrocell58         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_Motor_L:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Motor_L:PWMUDB:status_1\/clock_0
Path slack     : 31692p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  31683  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  31683  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  31683  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/main_1         macrocell60     2595   6465  31692  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Net_1275\/main_1
Capture Clock  : \QuadDec_R:Net_1275\/clock_0
Path slack     : 31694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  15816  RISE       1
\QuadDec_R:Net_1275\/main_1                             macrocell78      3073   6463  31694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1275\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31814p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell9     670    670  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell10      0    670  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell10   2720   3390  19829  RISE       1
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell64      2953   6343  31814  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell64         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 31820p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  15816  RISE       1
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell76      2947   6337  31820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\/clock_0         macrocell76         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_R:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 31892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  29241  RISE       1
\QuadDec_R:Cnt16:CounterUDB:prevCompare\/main_0          macrocell79      2635   6265  31892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:prevCompare\/clock_0            macrocell79         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 31967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q     macrocell74   1250   1250  23010  RISE       1
\QuadDec_L:bQuadDec:error\/main_5  macrocell72   4940   6190  31967  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 32080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6077
-------------------------------------   ---- 
End-of-path arrival time (ps)           6077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q   macrocell33   1250   1250  23364  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_1  macrocell74   4827   6077  32080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_419/main_1
Capture Clock  : Net_419/clock_0
Path slack     : 32107p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  29730  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  29730  RISE       1
\PWM_Motor_L:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  29730  RISE       1
Net_419/main_1                               macrocell61     2300   6050  32107  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_419/clock_0                                             macrocell61         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_L:bQuadDec:state_0\/clock_0
Path slack     : 32204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q       macrocell74   1250   1250  23010  RISE       1
\QuadDec_L:bQuadDec:state_0\/main_5  macrocell74   4703   5953  32204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 32245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                macrocell71    1250   1250  17384  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_2  statusicell5   7672   8922  32245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1203\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 32322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1203\/q                              macrocell82   1250   1250  15933  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell81   4584   5834  32322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:count_stored_i\/clock_0         macrocell81         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_216/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32376p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (period of common ancestor clock between Clock_Trigger CLOCK_echo)   41667
- Recovery time                                                                         0
---------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                      41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_216/q                                  macrocell44    1250   1250  22853  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/reset  statusicell2   8041   9291  32376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:error\/q
Path End       : \QuadDec_L:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_L:bQuadDec:Stsreg\/clock
Path slack     : 32432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8735
-------------------------------------   ---- 
End-of-path arrival time (ps)           8735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:error\/q          macrocell72    1250   1250  22312  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/status_3  statusicell5   7485   8735  32432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:Stsreg\/clock                           statusicell5        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Net_1260\/main_0
Capture Clock  : \QuadDec_R:Net_1260\/clock_0
Path slack     : 32466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q       macrocell83   1250   1250  14722  RISE       1
\QuadDec_R:Net_1260\/main_0  macrocell83   4440   5690  32466  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Net_1251\/main_1
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q       macrocell71   1250   1250  17384  RISE       1
\QuadDec_L:Net_1251\/main_1  macrocell63   4224   5474  32682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:Net_1203\/main_3
Capture Clock  : \QuadDec_L:Net_1203\/clock_0
Path slack     : 32685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q  macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:Net_1203\/main_3     macrocell70   4222   5472  32685  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1203\/clock_0                                macrocell70         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1251\/main_6
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 32885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell74   1250   1250  23010  RISE       1
\QuadDec_L:Net_1251\/main_6     macrocell63   4022   5272  32885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_0\/q
Path End       : \QuadDec_L:Net_1260\/main_3
Capture Clock  : \QuadDec_L:Net_1260\/clock_0
Path slack     : 32885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_0\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_0\/q  macrocell74   1250   1250  23010  RISE       1
\QuadDec_L:Net_1260\/main_3     macrocell71   4022   5272  32885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1260\/q
Path End       : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32913p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1260\/clock_0                                macrocell71         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1260\/q                             macrocell71    1250   1250  17384  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   7504   8754  32913  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:Net_1251\/main_4
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 32933p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q  macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:Net_1251\/main_4   macrocell75   3974   5224  32933  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:state_1\/q
Path End       : \QuadDec_L:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_L:bQuadDec:state_1\/clock_0
Path slack     : 33080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:state_1\/q       macrocell73   1250   1250  22572  RISE       1
\QuadDec_L:bQuadDec:state_1\/main_4  macrocell73   3827   5077  33080  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:state_1\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 33147p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_A_filt\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_A_filt\/q  macrocell33   1250   1250  23364  RISE       1
\QuadDec_L:bQuadDec:error\/main_1   macrocell72   3759   5009  33147  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_1
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 33149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_B_filt\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_B_filt\/q  macrocell36   1250   1250  22351  RISE       1
\QuadDec_R:Net_1203\/main_1         macrocell82   3758   5008  33149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 33157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q       macrocell85   1250   1250  22746  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_4  macrocell85   3750   5000  33157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_1\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 33168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_1\/q       macrocell85   1250   1250  22746  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_4  macrocell86   3738   4988  33168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q  macrocell87   1250   1250  27340  RISE       1
Net_690/main_0                         macrocell93   3702   4952  33204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                             macrocell93         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:state_0\/clock_0
Path slack     : 33288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q       macrocell86   1250   1250  22479  RISE       1
\QuadDec_R:bQuadDec:state_0\/main_5  macrocell86   3619   4869  33288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:state_0\/q
Path End       : \QuadDec_R:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_R:bQuadDec:state_1\/clock_0
Path slack     : 33292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_0\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:state_0\/q       macrocell86   1250   1250  22479  RISE       1
\QuadDec_R:bQuadDec:state_1\/main_5  macrocell85   3614   4864  33292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:state_1\/clock_0                        macrocell85         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_L:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_L:bQuadDec:error\/clock_0
Path slack     : 33474p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:quad_B_filt\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:bQuadDec:quad_B_filt\/q  macrocell34   1250   1250  23929  RISE       1
\QuadDec_L:bQuadDec:error\/main_2   macrocell72   3433   4683  33474  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:bQuadDec:error\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_R:Net_1203\/main_0
Capture Clock  : \QuadDec_R:Net_1203\/clock_0
Path slack     : 33479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:quad_A_filt\/clock_0                    macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:quad_A_filt\/q  macrocell35   1250   1250  22610  RISE       1
\QuadDec_R:Net_1203\/main_0         macrocell82   3428   4678  33479  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1203\/clock_0                                macrocell82         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:bQuadDec:error\/q
Path End       : \QuadDec_R:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_R:bQuadDec:error\/clock_0
Path slack     : 33490p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:bQuadDec:error\/q       macrocell84   1250   1250  20237  RISE       1
\QuadDec_R:bQuadDec:error\/main_3  macrocell84   3417   4667  33490  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:error\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33541p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                             macrocell83    1250   1250  14722  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   6876   8126  33541  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : Net_418/main_0
Capture Clock  : Net_418/clock_0
Path slack     : 33546p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q  macrocell56   1250   1250  27692  RISE       1
Net_418/main_0                         macrocell62   3361   4611  33546  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_418/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:runmode_enable\/q
Path End       : Net_689/main_0
Capture Clock  : Net_689/clock_0
Path slack     : 33645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:runmode_enable\/q  macrocell87   1250   1250  27340  RISE       1
Net_689/main_0                         macrocell92   3261   4511  33645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_689/clock_0                                             macrocell92         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:runmode_enable\/q
Path End       : Net_419/main_0
Capture Clock  : Net_419/clock_0
Path slack     : 33797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:runmode_enable\/q  macrocell56   1250   1250  27692  RISE       1
Net_419/main_0                         macrocell61   3110   4360  33797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_419/clock_0                                             macrocell61         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_L:Net_1251\/q
Path End       : \QuadDec_L:Net_1251\/main_0
Capture Clock  : \QuadDec_L:Net_1251\/clock_0
Path slack     : 33806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_L:Net_1251\/q       macrocell63   1250   1250  25388  RISE       1
\QuadDec_L:Net_1251\/main_0  macrocell63   3101   4351  33806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_L:Net_1251\/clock_0                                macrocell63         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1251\/q
Path End       : \QuadDec_R:Net_1251\/main_0
Capture Clock  : \QuadDec_R:Net_1251\/clock_0
Path slack     : 34263p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1251\/q       macrocell75   1250   1250  25266  RISE       1
\QuadDec_R:Net_1251\/main_0  macrocell75   2644   3894  34263  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1251\/clock_0                                macrocell75         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor_L:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:status_0\/clock_0
Path slack     : 34598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare1\/clock_0                   macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:prevCompare1\/q   macrocell57   1250   1250  34598  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/main_0  macrocell59   2309   3559  34598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motor_L:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:status_1\/clock_0
Path slack     : 34604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:prevCompare2\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:prevCompare2\/q   macrocell58   1250   1250  34604  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/main_0  macrocell60   2303   3553  34604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:prevCompare2\/q
Path End       : \PWM_Motor_R:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:status_1\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare2\/clock_0                   macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:prevCompare2\/q   macrocell89   1250   1250  34613  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/main_0  macrocell91   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:prevCompare1\/q
Path End       : \PWM_Motor_R:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:status_0\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:prevCompare1\/clock_0                   macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:prevCompare1\/q   macrocell88   1250   1250  34619  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/main_0  macrocell90   2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell90         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor_R:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor_R:PWMUDB:runmode_enable\/clock_0
Path slack     : 34633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/clock                  controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  34633  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/main_0      macrocell87    2314   3524  34633  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:runmode_enable\/clock_0                 macrocell87         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Motor_L:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Motor_L:PWMUDB:runmode_enable\/clock_0
Path slack     : 34635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3522
-------------------------------------   ---- 
End-of-path arrival time (ps)           3522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34635  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/main_0      macrocell56    2312   3522  34635  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:runmode_enable\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_R:Net_1260\/q
Path End       : \QuadDec_R:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_R:bQuadDec:Stsreg\/clock
Path slack     : 35389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:Net_1260\/clock_0                                macrocell83         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_R:Net_1260\/q                macrocell83    1250   1250  14722  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/status_2  statusicell7   4527   5777  35389  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QuadDec_R:bQuadDec:Stsreg\/clock                           statusicell7        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:status_1\/q
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_1\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:status_1\/q               macrocell60    1250   1250  36982  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2935   4185  36982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_L:PWMUDB:status_0\/q
Path End       : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:status_0\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_L:PWMUDB:status_0\/q               macrocell59    1250   1250  37591  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2326   3576  37591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_L:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:status_0\/q
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37592p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_0\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:status_0\/q               macrocell90    1250   1250  37592  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2324   3574  37592  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Motor_R:PWMUDB:status_1\/q
Path End       : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:status_1\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Motor_R:PWMUDB:status_1\/q               macrocell91    1250   1250  37618  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_Motor_R:PWMUDB:genblk8:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15546
-------------------------------------   ----- 
End-of-path arrival time (ps)           15546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1061598  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell3      8633   9883  1061598  RISE       1
\UART:BUART:counter_load_not\/q                macrocell3      3350  13233  1061598  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  15546  1061598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1063693p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19141
-------------------------------------   ----- 
End-of-path arrival time (ps)           19141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q        macrocell40    1250   1250  1063693  RISE       1
\UART:BUART:tx_status_0\/main_4  macrocell4     9041  10291  1063693  RISE       1
\UART:BUART:tx_status_0\/q       macrocell4     3350  13641  1063693  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell1   5499  19141  1063693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9254
-------------------------------------   ---- 
End-of-path arrival time (ps)           9254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064710  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   9064   9254  1068069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1068089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell40   1250   1250  1063693  RISE       1
\UART:BUART:txn\/main_4    macrocell37  10484  11734  1068089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell38     1250   1250  1064790  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7164   8414  1068909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1068947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10876
-------------------------------------   ----- 
End-of-path arrival time (ps)           10876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1063693  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell39   9626  10876  1068947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1069141p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10682
-------------------------------------   ----- 
End-of-path arrival time (ps)           10682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1069141  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell38   9432  10682  1069141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1069755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10069
-------------------------------------   ----- 
End-of-path arrival time (ps)           10069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell38   1250   1250  1064790  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell41   8819  10069  1069755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1069940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1061598  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell40   8633   9883  1069940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell38   1250   1250  1064790  RISE       1
\UART:BUART:txn\/main_1    macrocell37   8132   9382  1070441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1070537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell40   1250   1250  1063693  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell41   8037   9287  1070537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1070562p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9262
-------------------------------------   ---- 
End-of-path arrival time (ps)           9262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064710  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell39     9072   9262  1070562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1070670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1061598  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell38   7904   9154  1070670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070811p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9013
-------------------------------------   ---- 
End-of-path arrival time (ps)           9013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell41   1250   1250  1069141  RISE       1
\UART:BUART:txn\/main_6   macrocell37   7763   9013  1070811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1070944  RISE       1
\UART:BUART:txn\/main_5                      macrocell37     8690   8880  1070944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071295p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1064790  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell39   7278   8528  1071295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1071534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8289
-------------------------------------   ---- 
End-of-path arrival time (ps)           8289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1063693  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell38   7039   8289  1071534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell39     1250   1250  1061598  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3838   5088  1072236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1070944  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell38     7242   7432  1072391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1069141  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell40   6162   7412  1072412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072461p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7363
-------------------------------------   ---- 
End-of-path arrival time (ps)           7363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1066575  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell39     3783   7363  1072461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072564  RISE       1
\UART:BUART:txn\/main_3                macrocell37     2890   7260  1072564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1072573p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064710  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell41     7061   7251  1072573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1069141  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell39   5927   7177  1072647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell39   1250   1250  1061598  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell41   5497   6747  1073077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6690
-------------------------------------   ---- 
End-of-path arrival time (ps)           6690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1064790  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell40   5440   6690  1073133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064710  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell38     5987   6177  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell39   1250   1250  1061598  RISE       1
\UART:BUART:txn\/main_2    macrocell37   4713   5963  1073860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1061598  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell39   3832   5082  1074741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1064710  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell40     3775   3965  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell37   1250   1250  1075887  RISE       1
\UART:BUART:txn\/main_0  macrocell37   2686   3936  1075887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1063693  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell40   2305   3555  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076320p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1064790  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell38   2253   3503  1076320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076970p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2853
-------------------------------------   ---- 
End-of-path arrival time (ps)           2853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1070944  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell40     2663   2853  1076970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9983528p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12242
-------------------------------------   ----- 
End-of-path arrival time (ps)           12242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3612   7112  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  12242  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  12242  9983528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9986193p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9986193  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_0      macrocell42    9087  10297  9986193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9986741p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9749
-------------------------------------   ---- 
End-of-path arrival time (ps)           9749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9986193  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_0        macrocell43    8539   9749  9986741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9986826p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   3614   7114  9986826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9986828p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7112
-------------------------------------   ---- 
End-of-path arrival time (ps)           7112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3612   7112  9986828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988221p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell45         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_81/q                                      macrocell45     1250   1250  9985449  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell4   4469   5719  9988221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell45         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_81/q                                      macrocell45     1250   1250  9985449  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell3   3941   5191  9988749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9989100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  9985801  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3590   4840  9989100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9989101p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  9985801  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3589   4839  9989101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9989360p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7130
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  9983528  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_2    macrocell43     3630   7130  9989360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9989368p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  9983528  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_2  macrocell42     3622   7122  9989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_81/main_1
Capture Clock  : Net_81/clock_0
Path slack     : 9989799p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell3    760    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell4      0    760  9983528  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell4   2740   3500  9983528  RISE       1
Net_81/main_1                               macrocell45     3191   6691  9989799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_216/main_2
Capture Clock  : Net_216/clock_0
Path slack     : 9990496p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  9990496  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  9990496  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  9990496  RISE       1
Net_216/main_2                               macrocell44     2244   5994  9990496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_216/main_1
Capture Clock  : Net_216/clock_0
Path slack     : 9990716p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell3   1240   1240  9990716  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell4      0   1240  9990716  RISE       1
\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell4   2270   3510  9990716  RISE       1
Net_216/main_1                               macrocell44     2264   5774  9990716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991660p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q       macrocell42   1250   1250  9985801  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_1  macrocell42   3580   4830  9991660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9991667p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q     macrocell42   1250   1250  9985801  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_1  macrocell43   3573   4823  9991667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : Net_216/main_0
Capture Clock  : Net_216/clock_0
Path slack     : 9992088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  9985801  RISE       1
Net_216/main_0                         macrocell44   3152   4402  9992088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_216/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:runmode_enable\/q
Path End       : Net_81/main_0
Capture Clock  : Net_81/clock_0
Path slack     : 9992088p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  9985801  RISE       1
Net_81/main_0                          macrocell45   3152   4402  9992088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell45         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:trig_disable\/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992554p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:trig_disable\/q         macrocell43   1250   1250  9992554  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/main_3  macrocell42   2686   3936  9992554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Trigger:PWMUDB:trig_disable\/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9992565p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Trigger:PWMUDB:trig_disable\/q       macrocell43   1250   1250  9992554  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/main_3  macrocell43   2675   3925  9992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Trigger:PWMUDB:runmode_enable\/clock_0
Path slack     : 9995573p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
Net_81/q                                  macrocell45   1250   1250  9985449  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/ar_0  macrocell42   3177   4427  9995573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:runmode_enable\/clock_0                macrocell42         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_81/q
Path End       : \PWM_Trigger:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Trigger:PWMUDB:trig_disable\/clock_0
Path slack     : 9995573p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Trigger:R#1 vs. Clock_Trigger:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_81/clock_0                                             macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
Net_81/q                                macrocell45   1250   1250  9985449  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/ar_0  macrocell43   3177   4427  9995573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Trigger:PWMUDB:trig_disable\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 58816042p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q             macrocell51     1250   1250  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_1            macrocell8      3591   4841  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8191  58812742  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   3041  11232  58816042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58816045p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q             macrocell51     1250   1250  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/main_1            macrocell8      3591   4841  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_reg\/q                 macrocell8      3350   8191  58812742  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   3038  11228  58816045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 58818822p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58832833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14012
-------------------------------------   ----- 
End-of-path arrival time (ps)           14012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q              macrocell47    1250   1250  58818822  RISE       1
\Timer_Echo:TimerUDB:status_tc\/main_1        macrocell7     7143   8393  58818822  RISE       1
\Timer_Echo:TimerUDB:status_tc\/q             macrocell7     3350  11743  58818822  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_0  statusicell2   2269  14012  58818822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 58820122p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3651   7151  58820122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 58820365p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58827273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   3408   6908  58820365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell6       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58820482p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  58816822  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_5      macrocell52     5841   9341  58820482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58821390p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8433
-------------------------------------   ---- 
End-of-path arrival time (ps)           8433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  58816822  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  58816822  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_6      macrocell51     4933   8433  58821390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58822322p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7501
-------------------------------------   ---- 
End-of-path arrival time (ps)           7501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q           macrocell47   1250   1250  58818822  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_5  macrocell51   6251   7501  58822322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58823506p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q       macrocell51   1250   1250  58812742  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_3  macrocell52   5067   6317  58823506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58823860p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58823860  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_1           macrocell54    4753   5963  58823860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58823860p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5963
-------------------------------------   ---- 
End-of-path arrival time (ps)           5963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58823860  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_1           macrocell55    4753   5963  58823860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:timer_enable\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58824403p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:timer_enable\/q       macrocell51   1250   1250  58812742  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_4  macrocell51   4170   5420  58824403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58824428p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58823860  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_2                 macrocell51    4185   5395  58824428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:run_mode\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58824477p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:run_mode\/q           macrocell47   1250   1250  58818822  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_4  macrocell52   4096   5346  58824477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58825097p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  58813752  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_7   macrocell52   3476   4726  58825097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58825194p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812966  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_3                 macrocell51    3420   4630  58825194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58825207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812966  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_2           macrocell54    3407   4617  58825207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58825207p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812966  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_2           macrocell55    3407   4617  58825207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_disable\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_7
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58825352p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_disable\/q       macrocell52   1250   1250  58825352  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_7  macrocell51   3221   4471  58825352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825357p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell49   1250   1250  58825357  RISE       1
MODIN2_1/main_3  macrocell48   3216   4466  58825357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58825368p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell48   1250   1250  58825368  RISE       1
MODIN2_0/main_2  macrocell49   3205   4455  58825368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58825368p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                                  macrocell48   1250   1250  58825368  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_2  macrocell50   3205   4455  58825368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825403p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825403  RISE       1
MODIN2_1/main_4                                           macrocell48    3210   4420  58825403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58825406p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825406  RISE       1
MODIN2_1/main_5                                           macrocell48    3207   4417  58825406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capture_last\/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58825479p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capture_last\/q             macrocell46   1250   1250  58817977  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_4  macrocell54   3095   4345  58825479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capture_last\/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58825479p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capture_last\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capture_last\/q             macrocell46   1250   1250  58817977  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_4  macrocell55   3095   4345  58825479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 58825992p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q       macrocell54   1250   1250  58813752  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/main_5  macrocell54   2581   3831  58825992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_Echo:TimerUDB:timer_enable\/main_8
Capture Clock  : \Timer_Echo:TimerUDB:timer_enable\/clock_0
Path slack     : 58825994p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_rise_detected\/clock_0           macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_rise_detected\/q  macrocell54   1250   1250  58813752  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/main_8   macrocell51   2580   3830  58825994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:timer_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826273p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell49   1250   1250  58825357  RISE       1
MODIN2_0/main_3  macrocell49   2300   3550  58826273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826273p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                                  macrocell49   1250   1250  58825357  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_3  macrocell50   2300   3550  58826273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_disable\/q
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_6
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58826279p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_disable\/q       macrocell52   1250   1250  58825352  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_6  macrocell52   2295   3545  58826279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 58826280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell48   1250   1250  58825368  RISE       1
MODIN2_1/main_2  macrocell48   2293   3543  58826280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:trig_fall_detected\/q
Path End       : \Timer_Echo:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 58826280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT     slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:trig_fall_detected\/q       macrocell55   1250   1250  58826280  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/main_5  macrocell55   2293   3543  58826280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_fall_detected\/clock_0           macrocell55         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_Echo:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Echo:TimerUDB:trig_disable\/clock_0
Path slack     : 58826294p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  58812966  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/main_2                 macrocell52    2319   3529  58826294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:trig_disable\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826295p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825403  RISE       1
MODIN2_0/main_4                                           macrocell49    2318   3528  58826295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826295p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  58825403  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_4                macrocell50    2318   3528  58826295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 58826298p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825406  RISE       1
MODIN2_0/main_5                                           macrocell49    2315   3525  58826298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Echo:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Echo:TimerUDB:capt_int_temp\/clock_0
Path slack     : 58826298p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3525
-------------------------------------   ---- 
End-of-path arrival time (ps)           3525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  58825406  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/main_5                macrocell50    2315   3525  58826298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Echo:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_Echo:TimerUDB:run_mode\/clock_0
Path slack     : 58826300p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58829823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell2        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  58823860  RISE       1
\Timer_Echo:TimerUDB:run_mode\/main_0                     macrocell47    2314   3524  58826300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:run_mode\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 58827979p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CLOCK_echo:R#1 vs. CLOCK_echo:R#2)   58833333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       58832833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:capt_int_temp\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer_Echo:TimerUDB:capt_int_temp\/q         macrocell50    1250   1250  58827979  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_1  statusicell2   3604   4854  58827979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell2        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999984041p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -4230
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11729
-------------------------------------   ----- 
End-of-path arrival time (ps)           11729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3099   6599  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11729  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11729  999999984041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Avoidance:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999999987223p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                        -500
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12277
-------------------------------------   ----- 
End-of-path arrival time (ps)           12277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT         slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:status_tc\/main_1         macrocell31      3104   6604  999999987223  RISE       1
\Timer_Avoidance:TimerUDB:status_tc\/q              macrocell31      3350   9954  999999987223  RISE       1
\Timer_Avoidance:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2323  12277  999999987223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:rstSts:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999999987341p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3099   6599  999999987341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999987469p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT         slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999999984041  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   2971   6471  999999987469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999999989814p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT         slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  999999986514  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell15   2916   4126  999999989814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999999989815p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_Seconds:R#1 vs. Clock_Seconds:R#2)   1000000000000
- Setup time                                                       -6060
--------------------------------------------------------   ------------- 
End-of-path required time (ps)                              999999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT         slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ------------  ----  ------
\Timer_Avoidance:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  999999986514  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell16   2915   4125  999999989815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_Avoidance:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

