{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497553169392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497553169397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 20:59:29 2017 " "Processing started: Thu Jun 15 20:59:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497553169397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553169397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553169397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497553170207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497553170207 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_sampler.qsys " "Elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553182455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:47 Progress: Loading sampler/nios_sampler.qsys " "2017.06.15.20:59:47 Progress: Loading sampler/nios_sampler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553187950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:48 Progress: Reading input file " "2017.06.15.20:59:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553188549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:48 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.06.15.20:59:48 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553188665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:49 Progress: Parameterizing module clk_0 " "2017.06.15.20:59:49 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553189706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2017.06.15.20:59:49 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553189708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:49 Progress: Parameterizing module jtag_uart_0 " "2017.06.15.20:59:49 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553189885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:49 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.0\] " "2017.06.15.20:59:49 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553189887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:50 Progress: Parameterizing module nios2_gen2_0 " "2017.06.15.20:59:50 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553190185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:50 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\] " "2017.06.15.20:59:50 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553190191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:50 Progress: Parameterizing module onchip_memory2_0 " "2017.06.15.20:59:50 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553190240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:50 Progress: Building connections " "2017.06.15.20:59:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553190241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:50 Progress: Parameterizing connections " "2017.06.15.20:59:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553190301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:50 Progress: Validating " "2017.06.15.20:59:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553190304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.06.15.20:59:51 Progress: Done reading input file " "2017.06.15.20:59:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553191487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553192191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH " "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553193079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553196726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0001_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0001_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0001_jtag_uart_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0001_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553196726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"nios_sampler\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"nios_sampler\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_sampler_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_sampler_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_onchip_memory2_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0002_onchip_memory2_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0002_onchip_memory2_0_gen//nios_sampler_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec F:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I F:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_onchip_memory2_0 --dir=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0002_onchip_memory2_0_gen/ --quartus_dir=F:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0002_onchip_memory2_0_gen//nios_sampler_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_sampler_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_sampler_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553197739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553198893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553199078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553199251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553200064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553200089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553200096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_sampler_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'nios_sampler_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553200120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_nios2_gen2_0_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0005_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0005_cpu_gen//nios_sampler_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec F:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I F:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I F:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_nios2_gen2_0_cpu --dir=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0005_cpu_gen/ --quartus_bindir=F:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/rveldema/AppData/Local/Temp/alt7332_6506706459582420564.dir/0005_cpu_gen//nios_sampler_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553200120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:00 (*) Starting Nios II generation " "Cpu: # 2017.06.15 21:00:00 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:00 (*)   Checking for plaintext license. " "Cpu: # 2017.06.15 21:00:00 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.06.15 21:00:01 (*)   Couldn't query license setup in Quartus directory F:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.06.15 21:00:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.06.15 21:00:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   Plaintext license not found. " "Cpu: # 2017.06.15 21:00:01 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.06.15 21:00:01 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.06.15 21:00:01 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:01 (*)   Creating all objects for CPU " "Cpu: # 2017.06.15 21:00:01 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:03 (*)   Generating RTL from CPU objects " "Cpu: # 2017.06.15 21:00:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:03 (*)   Creating plain-text RTL " "Cpu: # 2017.06.15 21:00:03 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.06.15 21:00:04 (*) Done Nios II generation " "Cpu: # 2017.06.15 21:00:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_sampler_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'nios_sampler_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553204894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553205178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553205185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Done \"nios_sampler\" with 21 modules, 34 files " "Nios_sampler: Done \"nios_sampler\" with 21 modules, 34 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553205186 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_sampler.qsys " "Finished elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553206432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/nios_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/nios_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler " "Found entity 1: nios_sampler" {  } { { "nios_sampler/synthesis/nios_sampler.v" "" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_irq_mapper " "Found entity 1: nios_sampler_irq_mapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0 " "Found entity 1: nios_sampler_mm_interconnect_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206584 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497553206591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497553206591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206592 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_002 " "Found entity 2: nios_sampler_mm_interconnect_0_router_002" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497553206593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497553206593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206594 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router " "Found entity 2: nios_sampler_mm_interconnect_0_router" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_onchip_memory2_0 " "Found entity 1: nios_sampler_onchip_memory2_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_nios2_gen2_0 " "Found entity 1: nios_sampler_nios2_gen2_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_sampler_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_sampler_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_sampler_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sampler_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_sampler_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sampler_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_sampler_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sampler_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_sampler_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sampler_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_sampler_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sampler_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_sampler_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sampler_nios2_gen2_0_cpu " "Found entity 21: nios_sampler_nios2_gen2_0_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_sampler_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_sampler_nios2_gen2_0_cpu_test_bench" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_sampler_jtag_uart_0_sim_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206645 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_jtag_uart_0_scfifo_w " "Found entity 2: nios_sampler_jtag_uart_0_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206645 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_sampler_jtag_uart_0_sim_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206645 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_jtag_uart_0_scfifo_r " "Found entity 4: nios_sampler_jtag_uart_0_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206645 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_jtag_uart_0 " "Found entity 5: nios_sampler_jtag_uart_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553206647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206647 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/nios_sampler.v F:/sampler/nios_sampler/synthesis/nios_sampler.v " "File \"f:/sampler/db/ip/nios_sampler/nios_sampler.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/nios_sampler.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/nios_sampler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/nios_sampler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206648 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206653 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206654 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206655 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206659 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206663 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206664 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206666 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206670 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206672 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206675 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206676 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206677 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_onchip_memory2_0.v F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v " "File \"f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_onchip_memory2_0.v\" is a duplicate of already analyzed file \"F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1497553206680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553206680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sampler " "Elaborating entity \"sampler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497553206764 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED sampler.v(12) " "Output port \"LED\" at sampler.v(12) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR sampler.v(21) " "Output port \"DRAM_ADDR\" at sampler.v(21) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA sampler.v(22) " "Output port \"DRAM_BA\" at sampler.v(22) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM sampler.v(28) " "Output port \"DRAM_DQM\" at sampler.v(28) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N sampler.v(23) " "Output port \"DRAM_CAS_N\" at sampler.v(23) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE sampler.v(24) " "Output port \"DRAM_CKE\" at sampler.v(24) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK sampler.v(25) " "Output port \"DRAM_CLK\" at sampler.v(25) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N sampler.v(26) " "Output port \"DRAM_CS_N\" at sampler.v(26) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N sampler.v(29) " "Output port \"DRAM_RAS_N\" at sampler.v(29) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N sampler.v(30) " "Output port \"DRAM_WE_N\" at sampler.v(30) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO sampler.v(33) " "Output port \"EPCS_ASDO\" at sampler.v(33) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK sampler.v(35) " "Output port \"EPCS_DCLK\" at sampler.v(35) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO sampler.v(36) " "Output port \"EPCS_NCSO\" at sampler.v(36) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N sampler.v(39) " "Output port \"G_SENSOR_CS_N\" at sampler.v(39) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206765 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK sampler.v(41) " "Output port \"I2C_SCLK\" at sampler.v(41) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206766 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N sampler.v(45) " "Output port \"ADC_CS_N\" at sampler.v(45) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206766 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR sampler.v(46) " "Output port \"ADC_SADDR\" at sampler.v(46) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206766 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK sampler.v(47) " "Output port \"ADC_SCLK\" at sampler.v(47) has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497553206766 "|sampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler nios_sampler:nioscore " "Elaborating entity \"nios_sampler\" for hierarchy \"nios_sampler:nioscore\"" {  } { { "sampler.v" "nioscore" { Text "F:/sampler/sampler.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553206783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_jtag_uart_0 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_sampler_jtag_uart_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "jtag_uart_0" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553206812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_jtag_uart_0_scfifo_w nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_sampler_jtag_uart_0_scfifo_w\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "the_nios_sampler_jtag_uart_0_scfifo_w" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553206833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "wfifo" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553207631 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553207631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/sampler/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553207721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553207721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "F:/sampler/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553207796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553207796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/sampler/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/sampler/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553207819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553207819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "F:/sampler/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/sampler/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553207903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553207903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/sampler/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "F:/sampler/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553207990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553207990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "F:/sampler/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553207991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/sampler/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553208061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553208061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "F:/sampler/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553208062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_jtag_uart_0_scfifo_r nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_r:the_nios_sampler_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_sampler_jtag_uart_0_scfifo_r\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_r:the_nios_sampler_jtag_uart_0_scfifo_r\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "the_nios_sampler_jtag_uart_0_scfifo_r" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553208079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "nios_sampler_jtag_uart_0_alt_jtag_atlantic" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553208528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553208560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553208560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553208560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553208560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553208560 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553208560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0 nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_sampler_nios2_gen2_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "nios2_gen2_0" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v" "cpu" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_test_bench nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_test_bench:the_nios_sampler_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_test_bench:the_nios_sampler_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_test_bench" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_register_bank_a_module nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "nios_sampler_nios2_gen2_0_cpu_register_bank_a" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209581 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553209581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "F:/sampler/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553209644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553209644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_a_module:nios_sampler_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_register_bank_b_module nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_b_module:nios_sampler_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_register_bank_b_module:nios_sampler_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "nios_sampler_nios2_gen2_0_cpu_register_bank_b" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553209795 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553209795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_break nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_break:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_break:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_break" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553209935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_td_mode nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_sampler_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_sampler_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_pib" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_oci_im nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_im:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_im:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_im" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_nios2_ocimem nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210310 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553210310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "F:/sampler/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553210373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553210373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_ocimem:the_nios_sampler_nios2_gen2_0_cpu_nios2_ocimem\|nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_sampler_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_debug_slave_tck nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_sampler_nios2_gen2_0_cpu_debug_slave_tck:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_sampler_nios2_gen2_0_cpu_debug_slave_tck:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_sampler_nios2_gen2_0_cpu_debug_slave_tck" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_sampler_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_sampler_nios2_gen2_0_cpu_debug_slave_phy" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553210569 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553210569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_sampler_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_onchip_memory2_0 nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_sampler_onchip_memory2_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "onchip_memory2_0" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" "the_altsyncram" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553210996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_sampler_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_sampler_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497553211016 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497553211016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilh1 " "Found entity 1: altsyncram_ilh1" {  } { { "db/altsyncram_ilh1.tdf" "" { Text "F:/sampler/db/altsyncram_ilh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553211078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553211078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ilh1 nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ilh1:auto_generated " "Elaborating entity \"altsyncram_ilh1\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ilh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_sampler_mm_interconnect_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "mm_interconnect_0" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router " "Elaborating entity \"nios_sampler_mm_interconnect_0_router\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router\|nios_sampler_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router\|nios_sampler_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "the_default_decode" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_002 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_002\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router_002" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_002_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002\|nios_sampler_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002\|nios_sampler_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_cmd_demux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_sampler_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cmd_demux" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_cmd_mux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_sampler_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cmd_mux" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "arb" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_rsp_demux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_sampler_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "rsp_demux" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_rsp_mux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_sampler_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "rsp_mux" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553211969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "arb" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_avalon_st_adapter nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_sampler_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "avalon_st_adapter" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_irq_mapper nios_sampler:nioscore\|nios_sampler_irq_mapper:irq_mapper " "Elaborating entity \"nios_sampler_irq_mapper\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_irq_mapper:irq_mapper\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "irq_mapper" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sampler:nioscore\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sampler:nioscore\|altera_reset_controller:rst_controller\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "rst_controller" { Text "F:/sampler/nios_sampler/synthesis/nios_sampler.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553212154 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1497553213267 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.15.21:00:18 Progress: Loading sld4d409e77/alt_sld_fab_wrapper_hw.tcl " "2017.06.15.21:00:18 Progress: Loading sld4d409e77/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553218709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553221877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553222114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553224027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553224181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553224335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553224518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553224528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553224539 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1497553225243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d409e77/alt_sld_fab.v" "" { Text "F:/sampler/db/ip/sld4d409e77/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553225573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553225573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553225707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553225707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553225709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553225709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553225802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553225802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553225933 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553225933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553225933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497553226033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553226033 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1497553230146 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[0\] " "bidirectional pin \"gpio0ports\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[1\] " "bidirectional pin \"gpio0ports\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[2\] " "bidirectional pin \"gpio0ports\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[3\] " "bidirectional pin \"gpio0ports\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[4\] " "bidirectional pin \"gpio0ports\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[5\] " "bidirectional pin \"gpio0ports\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[6\] " "bidirectional pin \"gpio0ports\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[7\] " "bidirectional pin \"gpio0ports\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[8\] " "bidirectional pin \"gpio0ports\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[9\] " "bidirectional pin \"gpio0ports\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[10\] " "bidirectional pin \"gpio0ports\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[11\] " "bidirectional pin \"gpio0ports\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[12\] " "bidirectional pin \"gpio0ports\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[13\] " "bidirectional pin \"gpio0ports\[13\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[14\] " "bidirectional pin \"gpio0ports\[14\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[15\] " "bidirectional pin \"gpio0ports\[15\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[16\] " "bidirectional pin \"gpio0ports\[16\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[17\] " "bidirectional pin \"gpio0ports\[17\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[18\] " "bidirectional pin \"gpio0ports\[18\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[19\] " "bidirectional pin \"gpio0ports\[19\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[20\] " "bidirectional pin \"gpio0ports\[20\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[21\] " "bidirectional pin \"gpio0ports\[21\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[22\] " "bidirectional pin \"gpio0ports\[22\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[23\] " "bidirectional pin \"gpio0ports\[23\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[24\] " "bidirectional pin \"gpio0ports\[24\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[25\] " "bidirectional pin \"gpio0ports\[25\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[26\] " "bidirectional pin \"gpio0ports\[26\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[27\] " "bidirectional pin \"gpio0ports\[27\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[28\] " "bidirectional pin \"gpio0ports\[28\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[29\] " "bidirectional pin \"gpio0ports\[29\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[30\] " "bidirectional pin \"gpio0ports\[30\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[31\] " "bidirectional pin \"gpio0ports\[31\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[32\] " "bidirectional pin \"gpio0ports\[32\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[33\] " "bidirectional pin \"gpio0ports\[33\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[0\] " "bidirectional pin \"gpio1ports\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[1\] " "bidirectional pin \"gpio1ports\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[2\] " "bidirectional pin \"gpio1ports\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[3\] " "bidirectional pin \"gpio1ports\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[4\] " "bidirectional pin \"gpio1ports\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[5\] " "bidirectional pin \"gpio1ports\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[6\] " "bidirectional pin \"gpio1ports\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[7\] " "bidirectional pin \"gpio1ports\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[8\] " "bidirectional pin \"gpio1ports\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[9\] " "bidirectional pin \"gpio1ports\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[10\] " "bidirectional pin \"gpio1ports\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[11\] " "bidirectional pin \"gpio1ports\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[12\] " "bidirectional pin \"gpio1ports\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[13\] " "bidirectional pin \"gpio1ports\[13\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[14\] " "bidirectional pin \"gpio1ports\[14\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[15\] " "bidirectional pin \"gpio1ports\[15\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[16\] " "bidirectional pin \"gpio1ports\[16\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[17\] " "bidirectional pin \"gpio1ports\[17\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[18\] " "bidirectional pin \"gpio1ports\[18\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[19\] " "bidirectional pin \"gpio1ports\[19\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[20\] " "bidirectional pin \"gpio1ports\[20\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[21\] " "bidirectional pin \"gpio1ports\[21\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[22\] " "bidirectional pin \"gpio1ports\[22\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[23\] " "bidirectional pin \"gpio1ports\[23\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[24\] " "bidirectional pin \"gpio1ports\[24\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[25\] " "bidirectional pin \"gpio1ports\[25\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[26\] " "bidirectional pin \"gpio1ports\[26\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[27\] " "bidirectional pin \"gpio1ports\[27\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[28\] " "bidirectional pin \"gpio1ports\[28\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[29\] " "bidirectional pin \"gpio1ports\[29\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[30\] " "bidirectional pin \"gpio1ports\[30\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[31\] " "bidirectional pin \"gpio1ports\[31\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[32\] " "bidirectional pin \"gpio1ports\[32\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[33\] " "bidirectional pin \"gpio1ports\[33\]\" has no driver" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1497553230272 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1497553230272 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 398 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 352 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1497553230295 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1497553230296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497553231198 "|sampler|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497553231198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553231431 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497553233214 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1497553233323 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1497553233323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553233573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/sampler/sampler.map.smsg " "Generated suppressed messages file F:/sampler/sampler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553234672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497553236052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497553236052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio0ports_IN\[0\] " "No output dependent on input pin \"gpio0ports_IN\[0\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|gpio0ports_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio0ports_IN\[1\] " "No output dependent on input pin \"gpio0ports_IN\[1\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|gpio0ports_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio1ports_IN\[0\] " "No output dependent on input pin \"gpio1ports_IN\[0\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|gpio1ports_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio1ports_IN\[1\] " "No output dependent on input pin \"gpio1ports_IN\[1\]\"" {  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497553236371 "|sampler|gpio1ports_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497553236371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2016 " "Implemented 2016 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497553236372 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497553236372 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1497553236372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1713 " "Implemented 1713 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497553236372 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1497553236372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497553236372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497553236454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 21:00:36 2017 " "Processing ended: Thu Jun 15 21:00:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497553236454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497553236454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497553236454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497553236454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1497553238370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497553238376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 21:00:37 2017 " "Processing started: Thu Jun 15 21:00:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497553238376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497553238376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sampler -c sampler " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497553238376 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497553238510 ""}
{ "Info" "0" "" "Project  = sampler" {  } {  } 0 0 "Project  = sampler" 0 0 "Fitter" 0 0 1497553238511 ""}
{ "Info" "0" "" "Revision = sampler" {  } {  } 0 0 "Revision = sampler" 0 0 "Fitter" 0 0 1497553238511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1497553238677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1497553238677 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sampler EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"sampler\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497553238710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497553238779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497553238779 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497553239047 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497553239053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497553239356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497553239356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497553239356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497553239356 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497553239366 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497553239366 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497553239366 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1497553239366 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497553239370 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1497553239506 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497553240879 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1497553240879 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sampler/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_sampler/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497553240923 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497553240931 ""}
{ "Info" "ISTA_SDC_FOUND" "sampler.sdc " "Reading SDC File: 'sampler.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497553240971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1497553240972 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.sdc " "Reading SDC File: 'f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497553240972 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497553240973 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1497553241022 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1497553241023 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497553241023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497553241023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497553241023 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497553241023 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1497553241023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497553241336 ""}  } { { "sampler.v" "" { Text "F:/sampler/sampler.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 6385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497553241336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497553241336 ""}  } { { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 5788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497553241336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sampler:nioscore\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_sampler:nioscore\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497553241337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sampler:nioscore\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_sampler:nioscore\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 2429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497553241337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497553241337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1497553241337 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1497553241337 ""}  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497553241337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1497553241337 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" "" { Text "F:/sampler/nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.v" 186 -1 0 } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_sampler:nioscore\|nios_sampler_nios2_gen2_0:nios2_gen2_0\|nios_sampler_nios2_gen2_0_cpu:cpu\|nios_sampler_nios2_gen2_0_cpu_nios2_oci:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci\|nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_sampler_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497553241337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497553241995 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497553242000 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497553242000 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497553242006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497553242016 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497553242025 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497553242025 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497553242030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497553242204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1497553242210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497553242210 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497553242590 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1497553242602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497553243765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497553244354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497553244400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497553245511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497553245511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497553246369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "F:/sampler/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1497553248737 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497553248737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1497553249107 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1497553249107 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497553249107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497553249110 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1497553249332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497553249362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497553249838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497553249839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497553250516 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497553251486 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252130 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1497553252130 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports_IN\[0\] 3.3-V LVTTL A8 " "Pin gpio0ports_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports_IN[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports_IN\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports_IN\[1\] 3.3-V LVTTL B8 " "Pin gpio0ports_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports_IN[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports_IN\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports_IN\[0\] 3.3-V LVTTL T9 " "Pin gpio1ports_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports_IN[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports_IN\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports_IN\[1\] 3.3-V LVTTL R9 " "Pin gpio1ports_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports_IN[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports_IN\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[0\] 3.3-V LVTTL D3 " "Pin gpio0ports\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[1\] 3.3-V LVTTL C3 " "Pin gpio0ports\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[2\] 3.3-V LVTTL A2 " "Pin gpio0ports\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[3\] 3.3-V LVTTL A3 " "Pin gpio0ports\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[4\] 3.3-V LVTTL B3 " "Pin gpio0ports\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[5\] 3.3-V LVTTL B4 " "Pin gpio0ports\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[6\] 3.3-V LVTTL A4 " "Pin gpio0ports\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[7\] 3.3-V LVTTL B5 " "Pin gpio0ports\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[8\] 3.3-V LVTTL A5 " "Pin gpio0ports\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[9\] 3.3-V LVTTL D5 " "Pin gpio0ports\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[10\] 3.3-V LVTTL B6 " "Pin gpio0ports\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[11\] 3.3-V LVTTL A6 " "Pin gpio0ports\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[12\] 3.3-V LVTTL B7 " "Pin gpio0ports\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[13\] 3.3-V LVTTL D6 " "Pin gpio0ports\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[13] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[13\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[14\] 3.3-V LVTTL A7 " "Pin gpio0ports\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[14] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[14\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[15\] 3.3-V LVTTL C6 " "Pin gpio0ports\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[15] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[15\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[16\] 3.3-V LVTTL C8 " "Pin gpio0ports\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[16] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[16\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[17\] 3.3-V LVTTL E6 " "Pin gpio0ports\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[17] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[17\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[18\] 3.3-V LVTTL E7 " "Pin gpio0ports\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[18] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[18\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[19\] 3.3-V LVTTL D8 " "Pin gpio0ports\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[19] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[19\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[20\] 3.3-V LVTTL E8 " "Pin gpio0ports\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[20] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[20\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[21\] 3.3-V LVTTL F8 " "Pin gpio0ports\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[21] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[21\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[22\] 3.3-V LVTTL F9 " "Pin gpio0ports\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[22] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[22\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[23\] 3.3-V LVTTL E9 " "Pin gpio0ports\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[23] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[23\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[24\] 3.3-V LVTTL C9 " "Pin gpio0ports\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[24] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[24\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[25\] 3.3-V LVTTL D9 " "Pin gpio0ports\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[25] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[25\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[26\] 3.3-V LVTTL E11 " "Pin gpio0ports\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[26] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[26\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[27\] 3.3-V LVTTL E10 " "Pin gpio0ports\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[27] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[27\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[28\] 3.3-V LVTTL C11 " "Pin gpio0ports\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[28] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[28\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[29\] 3.3-V LVTTL B11 " "Pin gpio0ports\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[29] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[29\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[30\] 3.3-V LVTTL A12 " "Pin gpio0ports\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[30] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[30\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[31\] 3.3-V LVTTL D11 " "Pin gpio0ports\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[31] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[31\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[32\] 3.3-V LVTTL D12 " "Pin gpio0ports\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[32] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[32\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0ports\[33\] 3.3-V LVTTL B12 " "Pin gpio0ports\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[33] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[33\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[0\] 3.3-V LVTTL F13 " "Pin gpio1ports\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[1\] 3.3-V LVTTL T15 " "Pin gpio1ports\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[2\] 3.3-V LVTTL T14 " "Pin gpio1ports\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[3\] 3.3-V LVTTL T13 " "Pin gpio1ports\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[4\] 3.3-V LVTTL R13 " "Pin gpio1ports\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[5\] 3.3-V LVTTL T12 " "Pin gpio1ports\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[6\] 3.3-V LVTTL R12 " "Pin gpio1ports\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[7\] 3.3-V LVTTL T11 " "Pin gpio1ports\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[8\] 3.3-V LVTTL T10 " "Pin gpio1ports\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[9\] 3.3-V LVTTL R11 " "Pin gpio1ports\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[10\] 3.3-V LVTTL P11 " "Pin gpio1ports\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[11\] 3.3-V LVTTL R10 " "Pin gpio1ports\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[12\] 3.3-V LVTTL N12 " "Pin gpio1ports\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[13\] 3.3-V LVTTL P9 " "Pin gpio1ports\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[13] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[13\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[14\] 3.3-V LVTTL N9 " "Pin gpio1ports\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[14] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[14\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[15\] 3.3-V LVTTL N11 " "Pin gpio1ports\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[15] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[15\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[16\] 3.3-V LVTTL L16 " "Pin gpio1ports\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[16] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[16\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[17\] 3.3-V LVTTL K16 " "Pin gpio1ports\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[17] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[17\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[18\] 3.3-V LVTTL R16 " "Pin gpio1ports\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[18] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[18\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[19\] 3.3-V LVTTL L15 " "Pin gpio1ports\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[19] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[19\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[20\] 3.3-V LVTTL P15 " "Pin gpio1ports\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[20] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[20\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[21\] 3.3-V LVTTL P16 " "Pin gpio1ports\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[21] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[21\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[22\] 3.3-V LVTTL R14 " "Pin gpio1ports\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[22] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[22\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[23\] 3.3-V LVTTL N16 " "Pin gpio1ports\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[23] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[23\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[24\] 3.3-V LVTTL N15 " "Pin gpio1ports\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[24] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[24\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[25\] 3.3-V LVTTL P14 " "Pin gpio1ports\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[25] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[25\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[26\] 3.3-V LVTTL L14 " "Pin gpio1ports\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[26] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[26\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[27\] 3.3-V LVTTL N14 " "Pin gpio1ports\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[27] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[27\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[28\] 3.3-V LVTTL M10 " "Pin gpio1ports\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[28] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[28\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[29\] 3.3-V LVTTL L13 " "Pin gpio1ports\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[29] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[29\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[30\] 3.3-V LVTTL J16 " "Pin gpio1ports\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[30] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[30\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[31\] 3.3-V LVTTL K15 " "Pin gpio1ports\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[31] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[31\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[32\] 3.3-V LVTTL J13 " "Pin gpio1ports\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[32] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[32\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio1ports\[33\] 3.3-V LVTTL J14 " "Pin gpio1ports\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[33] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[33\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252131 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1497553252131 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1497553252142 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1497553252142 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[0\] a permanently disabled " "Pin gpio0ports\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[1\] a permanently disabled " "Pin gpio0ports\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[2\] a permanently disabled " "Pin gpio0ports\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[3\] a permanently disabled " "Pin gpio0ports\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[4\] a permanently disabled " "Pin gpio0ports\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[5\] a permanently disabled " "Pin gpio0ports\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[6\] a permanently disabled " "Pin gpio0ports\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[7\] a permanently disabled " "Pin gpio0ports\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[8\] a permanently disabled " "Pin gpio0ports\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[9\] a permanently disabled " "Pin gpio0ports\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[10\] a permanently disabled " "Pin gpio0ports\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[11\] a permanently disabled " "Pin gpio0ports\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[12\] a permanently disabled " "Pin gpio0ports\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[13\] a permanently disabled " "Pin gpio0ports\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[13] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[13\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[14\] a permanently disabled " "Pin gpio0ports\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[14] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[14\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[15\] a permanently disabled " "Pin gpio0ports\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[15] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[15\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[16\] a permanently disabled " "Pin gpio0ports\[16\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[16] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[16\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[17\] a permanently disabled " "Pin gpio0ports\[17\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[17] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[17\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[18\] a permanently disabled " "Pin gpio0ports\[18\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[18] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[18\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[19\] a permanently disabled " "Pin gpio0ports\[19\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[19] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[19\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[20\] a permanently disabled " "Pin gpio0ports\[20\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[20] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[20\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[21\] a permanently disabled " "Pin gpio0ports\[21\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[21] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[21\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[22\] a permanently disabled " "Pin gpio0ports\[22\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[22] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[22\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[23\] a permanently disabled " "Pin gpio0ports\[23\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[23] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[23\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[24\] a permanently disabled " "Pin gpio0ports\[24\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[24] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[24\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[25\] a permanently disabled " "Pin gpio0ports\[25\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[25] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[25\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[26\] a permanently disabled " "Pin gpio0ports\[26\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[26] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[26\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[27\] a permanently disabled " "Pin gpio0ports\[27\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[27] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[27\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[28\] a permanently disabled " "Pin gpio0ports\[28\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[28] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[28\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[29\] a permanently disabled " "Pin gpio0ports\[29\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[29] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[29\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[30\] a permanently disabled " "Pin gpio0ports\[30\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[30] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[30\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[31\] a permanently disabled " "Pin gpio0ports\[31\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[31] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[31\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[32\] a permanently disabled " "Pin gpio0ports\[32\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[32] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[32\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio0ports\[33\] a permanently disabled " "Pin gpio0ports\[33\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio0ports[33] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio0ports\[33\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[0\] a permanently disabled " "Pin gpio1ports\[0\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[0] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[0\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[1\] a permanently disabled " "Pin gpio1ports\[1\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[1] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[1\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[2\] a permanently disabled " "Pin gpio1ports\[2\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[2] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[2\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[3\] a permanently disabled " "Pin gpio1ports\[3\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[3] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[3\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[4\] a permanently disabled " "Pin gpio1ports\[4\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[4] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[4\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[5\] a permanently disabled " "Pin gpio1ports\[5\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[5] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[5\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[6\] a permanently disabled " "Pin gpio1ports\[6\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[6] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[6\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[7\] a permanently disabled " "Pin gpio1ports\[7\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[7] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[7\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[8\] a permanently disabled " "Pin gpio1ports\[8\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[8] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[8\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[9\] a permanently disabled " "Pin gpio1ports\[9\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[9] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[9\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[10\] a permanently disabled " "Pin gpio1ports\[10\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[10] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[10\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[11\] a permanently disabled " "Pin gpio1ports\[11\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[11] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[11\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[12\] a permanently disabled " "Pin gpio1ports\[12\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[12] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[12\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[13\] a permanently disabled " "Pin gpio1ports\[13\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[13] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[13\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[14\] a permanently disabled " "Pin gpio1ports\[14\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[14] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[14\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[15\] a permanently disabled " "Pin gpio1ports\[15\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[15] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[15\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[16\] a permanently disabled " "Pin gpio1ports\[16\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[16] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[16\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[17\] a permanently disabled " "Pin gpio1ports\[17\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[17] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[17\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[18\] a permanently disabled " "Pin gpio1ports\[18\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[18] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[18\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[19\] a permanently disabled " "Pin gpio1ports\[19\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[19] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[19\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[20\] a permanently disabled " "Pin gpio1ports\[20\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[20] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[20\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[21\] a permanently disabled " "Pin gpio1ports\[21\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[21] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[21\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[22\] a permanently disabled " "Pin gpio1ports\[22\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[22] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[22\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[23\] a permanently disabled " "Pin gpio1ports\[23\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[23] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[23\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[24\] a permanently disabled " "Pin gpio1ports\[24\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[24] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[24\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[25\] a permanently disabled " "Pin gpio1ports\[25\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[25] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[25\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[26\] a permanently disabled " "Pin gpio1ports\[26\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[26] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[26\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[27\] a permanently disabled " "Pin gpio1ports\[27\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[27] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[27\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[28\] a permanently disabled " "Pin gpio1ports\[28\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[28] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[28\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[29\] a permanently disabled " "Pin gpio1ports\[29\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[29] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[29\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[30\] a permanently disabled " "Pin gpio1ports\[30\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[30] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[30\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[31\] a permanently disabled " "Pin gpio1ports\[31\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[31] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[31\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[32\] a permanently disabled " "Pin gpio1ports\[32\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[32] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[32\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio1ports\[33\] a permanently disabled " "Pin gpio1ports\[33\] has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { gpio1ports[33] } } } { "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio1ports\[33\]" } } } } { "sampler.v" "" { Text "F:/sampler/sampler.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "F:/sampler/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1497553252142 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1497553252142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/sampler/sampler.fit.smsg " "Generated suppressed messages file F:/sampler/sampler.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497553252420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1433 " "Peak virtual memory: 1433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497553253424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 21:00:53 2017 " "Processing ended: Thu Jun 15 21:00:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497553253424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497553253424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497553253424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497553253424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497553255068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497553255073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 21:00:54 2017 " "Processing started: Thu Jun 15 21:00:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497553255073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497553255073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sampler -c sampler " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497553255073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1497553255536 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1497553256998 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497553257042 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497553257352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 21:00:57 2017 " "Processing ended: Thu Jun 15 21:00:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497553257352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497553257352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497553257352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497553257352 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497553258067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497553259028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497553259033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 21:00:58 2017 " "Processing started: Thu Jun 15 21:00:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497553259033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sampler -c sampler " "Command: quartus_sta sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259033 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497553259156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259509 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1497553259919 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259919 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sampler/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_sampler/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259948 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_sampler/synthesis/submodules/nios_sampler_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259961 ""}
{ "Info" "ISTA_SDC_FOUND" "sampler.sdc " "Reading SDC File: 'sampler.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259988 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.sdc " "Reading SDC File: 'f:/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259993 ""}
{ "Info" "ISTA_SDC_FOUND" "f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'f:/sampler/db/ip/nios_sampler/submodules/nios_sampler_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553259999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497553260038 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497553260058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.438 " "Worst-case setup slack is 11.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.438               0.000 CLOCK_50  " "   11.438               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.410               0.000 altera_reserved_tck  " "   47.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 CLOCK_50  " "    0.305               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.187 " "Worst-case recovery slack is 16.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.187               0.000 CLOCK_50  " "   16.187               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.953               0.000 altera_reserved_tck  " "   47.953               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 altera_reserved_tck  " "    0.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.138               0.000 CLOCK_50  " "    3.138               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.487 " "Worst-case minimum pulse width slack is 9.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.487               0.000 CLOCK_50  " "    9.487               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553260209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260209 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.336 ns " "Worst Case Available Settling Time: 38.336 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553260356 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260356 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497553260368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553260403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.283 " "Worst-case setup slack is 12.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.283               0.000 CLOCK_50  " "   12.283               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.742               0.000 altera_reserved_tck  " "   47.742               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 CLOCK_50  " "    0.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.590 " "Worst-case recovery slack is 16.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.590               0.000 CLOCK_50  " "   16.590               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.216               0.000 altera_reserved_tck  " "   48.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.834 " "Worst-case removal slack is 0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 altera_reserved_tck  " "    0.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.818               0.000 CLOCK_50  " "    2.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.489 " "Worst-case minimum pulse width slack is 9.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.489               0.000 CLOCK_50  " "    9.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.501               0.000 altera_reserved_tck  " "   49.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261361 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.514 ns " "Worst Case Available Settling Time: 38.514 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261548 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261548 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497553261562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.965 " "Worst-case setup slack is 14.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.965               0.000 CLOCK_50  " "   14.965               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.839               0.000 altera_reserved_tck  " "   48.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.715 " "Worst-case recovery slack is 17.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.715               0.000 CLOCK_50  " "   17.715               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.090               0.000 altera_reserved_tck  " "   49.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.505 " "Worst-case removal slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 altera_reserved_tck  " "    0.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.808               0.000 CLOCK_50  " "    1.808               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.208 " "Worst-case minimum pulse width slack is 9.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.208               0.000 CLOCK_50  " "    9.208               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.312               0.000 altera_reserved_tck  " "   49.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497553261801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261801 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.083 ns " "Worst Case Available Settling Time: 39.083 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1497553261992 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553261992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553262737 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553262737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497553262934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 21:01:02 2017 " "Processing ended: Thu Jun 15 21:01:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497553262934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497553262934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497553262934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553262934 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497553263846 ""}
