// Seed: 1186869531
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wand id_2
    , id_27,
    output tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    input supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    output wand id_11,
    output supply0 id_12,
    input tri id_13,
    input wor id_14,
    input supply1 id_15,
    output supply0 id_16
    , id_28,
    input tri0 id_17,
    input supply0 id_18,
    input wand id_19,
    input tri0 id_20,
    output tri1 id_21,
    input wire id_22,
    input supply1 id_23,
    output supply1 id_24,
    input wor id_25
);
  assign id_24 = 1;
  tri   id_29;
  wire  id_30;
  uwire id_31 = 1;
  assign id_16 = 1;
  wire id_32;
  assign id_29 = id_6 ? 1'b0 : 1;
  wand  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  =  1  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    output wand id_8,
    input uwire id_9,
    input wand id_10,
    input wand id_11,
    input wire id_12,
    input tri id_13
    , id_24,
    input uwire id_14,
    output uwire id_15,
    input wire id_16,
    output uwire id_17,
    input tri id_18,
    output wor id_19,
    output supply0 id_20,
    input tri id_21,
    input tri id_22
);
  assign id_15 = (1);
  module_0(
      id_7,
      id_2,
      id_13,
      id_5,
      id_19,
      id_16,
      id_18,
      id_20,
      id_22,
      id_9,
      id_2,
      id_17,
      id_8,
      id_11,
      id_1,
      id_18,
      id_17,
      id_4,
      id_18,
      id_4,
      id_16,
      id_17,
      id_4,
      id_21,
      id_17,
      id_10
  );
endmodule
