#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002658fb7fb20 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale -9 -12;
P_000002658fb4d630 .param/l "N" 1 2 6, +C4<00000000000000000000000000100000>;
v000002658fbd2870_0 .var "tb_A", 31 0;
v000002658fbd2410_0 .var "tb_ALUControl", 2 0;
v000002658fbd2690_0 .var "tb_B", 31 0;
v000002658fbd2910_0 .net "tb_Result", 31 0, v000002658fbd4170_0;  1 drivers
v000002658fbd3310_0 .net "tb_oVerflow", 0 0, L_000002658fb76430;  1 drivers
S_000002658fb54a40 .scope module, "uut" "ALU" 2 15, 3 7 0, S_000002658fb7fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "oVerflow";
P_000002658fb4d730 .param/l "N" 0 3 7, +C4<00000000000000000000000000100000>;
L_000002658fb760b0 .functor XOR 32, v000002658fbd2690_0, L_000002658fbd3590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002658fb76190 .functor XOR 1, L_000002658fbd5be0, L_000002658fbd44c0, C4<0>, C4<0>;
L_000002658fb765f0 .functor XOR 1, L_000002658fb76190, L_000002658fbd5aa0, C4<0>, C4<0>;
L_000002658fb76200 .functor NOT 1, L_000002658fb765f0, C4<0>, C4<0>, C4<0>;
L_000002658fb76270 .functor XOR 1, L_000002658fbd4b00, L_000002658fbd5640, C4<0>, C4<0>;
L_000002658fb762e0 .functor AND 1, L_000002658fb76200, L_000002658fb76270, C4<1>, C4<1>;
L_000002658fb763c0 .functor NOT 1, L_000002658fbd5960, C4<0>, C4<0>, C4<0>;
L_000002658fb76430 .functor AND 1, L_000002658fb762e0, L_000002658fb763c0, C4<1>, C4<1>;
v000002658fbd3c70_0 .net "A", 31 0, v000002658fbd2870_0;  1 drivers
v000002658fbd2b90_0 .net "ALUControl", 2 0, v000002658fbd2410_0;  1 drivers
v000002658fbd3db0_0 .net "B", 31 0, v000002658fbd2690_0;  1 drivers
v000002658fbd2c30_0 .net "B_operand", 31 0, L_000002658fb760b0;  1 drivers
v000002658fbd3bd0_0 .net "Cin", 0 0, L_000002658fbd34f0;  1 drivers
v000002658fbd3e50_0 .net "Result", 31 0, v000002658fbd4170_0;  alias, 1 drivers
v000002658fbd3630_0 .net *"_ivl_1", 0 0, L_000002658fbd33b0;  1 drivers
v000002658fbd3950_0 .net *"_ivl_11", 0 0, L_000002658fbd44c0;  1 drivers
v000002658fbd3ef0_0 .net *"_ivl_12", 0 0, L_000002658fb76190;  1 drivers
v000002658fbd3f90_0 .net *"_ivl_15", 0 0, L_000002658fbd5aa0;  1 drivers
v000002658fbd2cd0_0 .net *"_ivl_16", 0 0, L_000002658fb765f0;  1 drivers
v000002658fbd39f0_0 .net *"_ivl_18", 0 0, L_000002658fb76200;  1 drivers
v000002658fbd3090_0 .net *"_ivl_2", 31 0, L_000002658fbd3590;  1 drivers
v000002658fbd3b30_0 .net *"_ivl_21", 0 0, L_000002658fbd4b00;  1 drivers
v000002658fbd2eb0_0 .net *"_ivl_23", 0 0, L_000002658fbd5640;  1 drivers
v000002658fbd40d0_0 .net *"_ivl_24", 0 0, L_000002658fb76270;  1 drivers
v000002658fbd2ff0_0 .net *"_ivl_26", 0 0, L_000002658fb762e0;  1 drivers
v000002658fbd3130_0 .net *"_ivl_29", 0 0, L_000002658fbd5960;  1 drivers
v000002658fbd3450_0 .net *"_ivl_30", 0 0, L_000002658fb763c0;  1 drivers
v000002658fbd4210_0 .net *"_ivl_9", 0 0, L_000002658fbd5be0;  1 drivers
v000002658fbd2370_0 .net "adder_cout", 0 0, L_000002658fbd4380;  1 drivers
v000002658fbd27d0_0 .net "adder_sum", 31 0, L_000002658fbd6220;  1 drivers
v000002658fbd3270_0 .net "and_result", 31 0, L_000002658fb764a0;  1 drivers
v000002658fbd25f0_0 .net "oVerflow", 0 0, L_000002658fb76430;  alias, 1 drivers
v000002658fbd2550_0 .net "slt_result", 31 0, L_000002658fbd5820;  1 drivers
v000002658fbd3a90_0 .net "xor_result", 31 0, L_000002658fb76510;  1 drivers
L_000002658fbd33b0 .part v000002658fbd2410_0, 0, 1;
LS_000002658fbd3590_0_0 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_4 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_8 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_12 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_16 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_20 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_24 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_0_28 .concat [ 1 1 1 1], L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0, L_000002658fbd33b0;
LS_000002658fbd3590_1_0 .concat [ 4 4 4 4], LS_000002658fbd3590_0_0, LS_000002658fbd3590_0_4, LS_000002658fbd3590_0_8, LS_000002658fbd3590_0_12;
LS_000002658fbd3590_1_4 .concat [ 4 4 4 4], LS_000002658fbd3590_0_16, LS_000002658fbd3590_0_20, LS_000002658fbd3590_0_24, LS_000002658fbd3590_0_28;
L_000002658fbd3590 .concat [ 16 16 0 0], LS_000002658fbd3590_1_0, LS_000002658fbd3590_1_4;
L_000002658fbd34f0 .part v000002658fbd2410_0, 0, 1;
L_000002658fbd5be0 .part v000002658fbd2870_0, 31, 1;
L_000002658fbd44c0 .part v000002658fbd2690_0, 31, 1;
L_000002658fbd5aa0 .part v000002658fbd2410_0, 0, 1;
L_000002658fbd4b00 .part v000002658fbd2870_0, 31, 1;
L_000002658fbd5640 .part L_000002658fbd6220, 31, 1;
L_000002658fbd5960 .part v000002658fbd2410_0, 1, 1;
L_000002658fbd4740 .part L_000002658fbd6220, 31, 1;
S_000002658fb78fd0 .scope module, "adder_unit" "Adder" 3 28, 4 1 0, S_000002658fb54a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
P_000002658fb4d9f0 .param/l "N" 0 4 1, +C4<00000000000000000000000000100000>;
v000002658fb52000_0 .net "A", 31 0, v000002658fbd2870_0;  alias, 1 drivers
v000002658fb517e0_0 .net "B", 31 0, L_000002658fb760b0;  alias, 1 drivers
v000002658fb520a0_0 .net "Cin", 0 0, L_000002658fbd34f0;  alias, 1 drivers
v000002658fb52140_0 .net "Cout", 0 0, L_000002658fbd4380;  alias, 1 drivers
v000002658fb51e20_0 .net "Sum", 31 0, L_000002658fbd6220;  alias, 1 drivers
v000002658fb514c0_0 .net *"_ivl_11", 32 0, L_000002658fbd51e0;  1 drivers
v000002658fb521e0_0 .net *"_ivl_13", 32 0, L_000002658fbd4e20;  1 drivers
L_000002658fc10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002658fb512e0_0 .net *"_ivl_16", 31 0, L_000002658fc10118;  1 drivers
v000002658fb51560_0 .net *"_ivl_17", 32 0, L_000002658fbd4a60;  1 drivers
L_000002658fc10088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002658fb51420_0 .net/2u *"_ivl_3", 0 0, L_000002658fc10088;  1 drivers
v000002658fb51880_0 .net *"_ivl_5", 32 0, L_000002658fbd5d20;  1 drivers
L_000002658fc100d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002658fb519c0_0 .net/2u *"_ivl_7", 0 0, L_000002658fc100d0;  1 drivers
v000002658fb51a60_0 .net *"_ivl_9", 32 0, L_000002658fbd5c80;  1 drivers
L_000002658fbd4380 .part L_000002658fbd4a60, 32, 1;
L_000002658fbd6220 .part L_000002658fbd4a60, 0, 32;
L_000002658fbd5d20 .concat [ 32 1 0 0], v000002658fbd2870_0, L_000002658fc10088;
L_000002658fbd5c80 .concat [ 32 1 0 0], L_000002658fb760b0, L_000002658fc100d0;
L_000002658fbd51e0 .arith/sum 33, L_000002658fbd5d20, L_000002658fbd5c80;
L_000002658fbd4e20 .concat [ 1 32 0 0], L_000002658fbd34f0, L_000002658fc10118;
L_000002658fbd4a60 .arith/sum 33, L_000002658fbd51e0, L_000002658fbd4e20;
S_000002658fb79160 .scope module, "and_unit" "AND" 3 40, 5 1 0, S_000002658fb54a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
P_000002658fb4dbf0 .param/l "N" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002658fb764a0 .functor AND 32, v000002658fbd2870_0, v000002658fbd2690_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002658fb51ba0_0 .net "A", 31 0, v000002658fbd2870_0;  alias, 1 drivers
v000002658fb51c40_0 .net "B", 31 0, v000002658fbd2690_0;  alias, 1 drivers
v000002658fbd24b0_0 .net "Result", 31 0, L_000002658fb764a0;  alias, 1 drivers
S_000002658fb58280 .scope module, "output_mux" "Mux5x1" 3 61, 6 1 0, S_000002658fb54a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In_AddResult";
    .port_info 1 /INPUT 32 "In_SubResult";
    .port_info 2 /INPUT 32 "In_AndResult";
    .port_info 3 /INPUT 32 "In_XorResult";
    .port_info 4 /INPUT 32 "In_SltResult";
    .port_info 5 /INPUT 3 "Sel";
    .port_info 6 /OUTPUT 32 "Out";
P_000002658fb4cf70 .param/l "N" 0 6 1, +C4<00000000000000000000000000100000>;
v000002658fbd3770_0 .net "In_AddResult", 31 0, L_000002658fbd6220;  alias, 1 drivers
v000002658fbd4030_0 .net "In_AndResult", 31 0, L_000002658fb764a0;  alias, 1 drivers
v000002658fbd2730_0 .net "In_SltResult", 31 0, L_000002658fbd5820;  alias, 1 drivers
v000002658fbd29b0_0 .net "In_SubResult", 31 0, L_000002658fbd6220;  alias, 1 drivers
v000002658fbd31d0_0 .net "In_XorResult", 31 0, L_000002658fb76510;  alias, 1 drivers
v000002658fbd4170_0 .var "Out", 31 0;
v000002658fbd3810_0 .net "Sel", 2 0, v000002658fbd2410_0;  alias, 1 drivers
E_000002658fb4e070/0 .event anyedge, v000002658fbd3810_0, v000002658fb51e20_0, v000002658fb51e20_0, v000002658fbd24b0_0;
E_000002658fb4e070/1 .event anyedge, v000002658fbd31d0_0, v000002658fbd2730_0;
E_000002658fb4e070 .event/or E_000002658fb4e070/0, E_000002658fb4e070/1;
S_000002658fb58410 .scope module, "slt_unit" "SLT" 3 54, 7 1 0, S_000002658fb54a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sum_MSB";
    .port_info 1 /INPUT 1 "Overflow";
    .port_info 2 /OUTPUT 32 "SLT_Result";
P_000002658fb4e3f0 .param/l "N" 0 7 1, +C4<00000000000000000000000000100000>;
L_000002658fb76660 .functor XOR 1, L_000002658fbd4740, L_000002658fb76430, C4<0>, C4<0>;
v000002658fbd2a50_0 .net "Overflow", 0 0, L_000002658fb76430;  alias, 1 drivers
v000002658fbd2d70_0 .net "SLT_Result", 31 0, L_000002658fbd5820;  alias, 1 drivers
v000002658fbd3d10_0 .net "Sum_MSB", 0 0, L_000002658fbd4740;  1 drivers
L_000002658fc10160 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002658fbd36d0_0 .net/2u *"_ivl_2", 30 0, L_000002658fc10160;  1 drivers
v000002658fbd38b0_0 .net "slt_bit", 0 0, L_000002658fb76660;  1 drivers
L_000002658fbd5820 .concat [ 1 31 0 0], L_000002658fb76660, L_000002658fc10160;
S_000002658fb59db0 .scope module, "xor_unit" "XOR" 3 47, 8 1 0, S_000002658fb54a40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
P_000002658fb4e0f0 .param/l "N" 0 8 1, +C4<00000000000000000000000000100000>;
L_000002658fb76510 .functor XOR 32, v000002658fbd2870_0, v000002658fbd2690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002658fbd2af0_0 .net "A", 31 0, v000002658fbd2870_0;  alias, 1 drivers
v000002658fbd2e10_0 .net "B", 31 0, v000002658fbd2690_0;  alias, 1 drivers
v000002658fbd2f50_0 .net "Result", 31 0, L_000002658fb76510;  alias, 1 drivers
    .scope S_000002658fb58280;
T_0 ;
    %wait E_000002658fb4e070;
    %load/vec4 v000002658fbd3810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000002658fbd4170_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v000002658fbd3770_0;
    %store/vec4 v000002658fbd4170_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v000002658fbd29b0_0;
    %store/vec4 v000002658fbd4170_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000002658fbd4030_0;
    %store/vec4 v000002658fbd4170_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000002658fbd31d0_0;
    %store/vec4 v000002658fbd4170_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000002658fbd2730_0;
    %store/vec4 v000002658fbd4170_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002658fb7fb20;
T_1 ;
    %vpi_call 2 26 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002658fb7fb20 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 35 "$display", "--- ADD Testleri (000) ---" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "--- SUB Testleri (001) ---" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "--- AND Testleri (010) ---" {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "--- XOR Testleri (011) ---" {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 69 "$display", "--- SLT Testleri (101) ---" {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002658fbd2870_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002658fbd2690_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 82 "$display", "--- Tan\304\261ms\304\261z Kontrol Kodu Testleri ---" {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002658fbd2410_0, 0, 3;
    %delay 10000, 0;
    %delay 20000, 0;
    %vpi_call 2 88 "$display", "--- Sim\303\274lasyon Bitti ---" {0 0 0};
    %vpi_call 2 89 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
    "./adder.v";
    "./and.v";
    "./mux5x1.v";
    "./slt.v";
    "./xor.v";
