// Seed: 610996808
module module_0 (
    output uwire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input supply0 id_6,
    output wire id_7,
    output wor id_8,
    output tri0 id_9,
    output supply0 id_10,
    output wire id_11,
    input supply1 id_12,
    input supply0 id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    input tri id_17,
    output wire id_18,
    output tri0 id_19,
    input supply1 id_20,
    input uwire id_21,
    input supply0 id_22,
    output wand id_23,
    input tri id_24
    , id_31,
    input wand id_25,
    input tri0 id_26,
    input tri1 id_27,
    input wand id_28,
    input uwire id_29
);
  reg
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60;
  assign module_1.id_2 = 0;
  assign id_18 = 1 + -1;
  final begin : LABEL_0
    id_45 <= -1'h0;
  end
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    output supply0 id_6
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_4,
      id_2,
      id_1,
      id_6,
      id_1,
      id_3,
      id_5,
      id_6,
      id_1,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_4,
      id_4,
      id_4
  );
endmodule
