{
  "Top": "invstripe",
  "RtlTop": "invstripe",
  "RtlPrefix": "",
  "RtlSubPrefix": "invstripe_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "f": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "f",
          "name": "f",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "f_ap_vld",
          "name": "f_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -vivado_clock=7"],
    "DirectiveTcl": [
      "set_directive_top invstripe -name invstripe",
      "set_directive_reset invstripe hist",
      "set_directive_array_partition invstripe -type complete -dim 1 hist",
      "set_directive_top invstripe -name invstripe"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "invstripe"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "Uncertainty": "1.89",
    "IsCombinational": "0",
    "II": "20",
    "Latency": "43"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "invstripe",
    "Version": "1.0",
    "DisplayName": "Invstripe",
    "Revision": "2113341664",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_invstripe_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/PYNQ-Z2\/hls\/invstripe.cpp"],
    "Vhdl": [
      "impl\/vhdl\/invstripe_fmul_32ns_32ns_32_5_max_dsp_1.vhd",
      "impl\/vhdl\/invstripe_fsub_32ns_32ns_32_9_full_dsp_1.vhd",
      "impl\/vhdl\/invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W_ram.vhd",
      "impl\/vhdl\/invstripe_regslice_both.vhd",
      "impl\/vhdl\/invstripe_sdiv_9ns_9ns_9_13_1.vhd",
      "impl\/vhdl\/invstripe_sitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/invstripe_uitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/invstripe.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/invstripe_fmul_32ns_32ns_32_5_max_dsp_1.v",
      "impl\/verilog\/invstripe_fsub_32ns_32ns_32_9_full_dsp_1.v",
      "impl\/verilog\/invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W.v",
      "impl\/verilog\/invstripe_invstripe_stream_stream_axis_ap_uint_32_1ul_1ul_1ul_0_float_hist_RAM_AUTO_1R1W_ram.v",
      "impl\/verilog\/invstripe_regslice_both.v",
      "impl\/verilog\/invstripe_sdiv_9ns_9ns_9_13_1.v",
      "impl\/verilog\/invstripe_sitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/invstripe_uitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/invstripe.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/invstripe_fmul_32ns_32ns_32_5_max_dsp_1_ip.tcl",
      "impl\/misc\/invstripe_fsub_32ns_32ns_32_9_full_dsp_1_ip.tcl",
      "impl\/misc\/invstripe_sitofp_32ns_32_7_no_dsp_1_ip.tcl",
      "impl\/misc\/invstripe_uitofp_32ns_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/invstripe.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "invstripe_fmul_32ns_32ns_32_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name invstripe_fmul_32ns_32ns_32_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "invstripe_fsub_32ns_32ns_32_9_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name invstripe_fsub_32ns_32ns_32_9_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "invstripe_sitofp_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name invstripe_sitofp_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "invstripe_uitofp_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name invstripe_uitofp_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TDEST",
        "src_TID",
        "src_TKEEP",
        "src_TLAST",
        "src_TREADY",
        "src_TSTRB",
        "src_TUSER",
        "src_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "src"
        }]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TDEST",
        "dst_TID",
        "dst_TKEEP",
        "dst_TLAST",
        "dst_TREADY",
        "dst_TSTRB",
        "dst_TUSER",
        "dst_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "dst"
        }]
    },
    "f": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"f": "DATA"},
      "ports": ["f"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "f"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "f": {
      "dir": "in",
      "width": "32"
    },
    "f_ap_vld": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "invstripe"},
    "Info": {"invstripe": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"invstripe": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "20",
          "PipelineDepth": "44",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "1.89",
          "Estimate": "7.394"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "4121",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "5640",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-16 19:04:21 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
