# learnfpga_spi_master_v1.1_verilog
Designing an SPI Master module to handle variable-length command and data transactions over SPI
