verilog work "lab2_FA_sch.vf"
vhdl work "lab2_tb2.vhd"
verilog work "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v"
