Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov  2 20:33:10 2023
| Host         : 0104bfbf7073 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.143        0.000                      0                  128        0.156        0.000                      0                  128        1.790        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0  {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.143        0.000                      0                   94        0.156        0.000                      0                   94        5.492        0.000                       0                    44  
  clk_out2_clk_wiz_0      206.774        0.000                      0                   34        0.268        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.049ns (21.535%)  route 3.822ns (78.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.542 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.606     4.032    vga/vcount[9]_i_1_n_0
    SLICE_X6Y117         FDRE                                         r  vga/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    10.542    vga/CLK
    SLICE_X6Y117         FDRE                                         r  vga/vcount_reg[0]/C
                         clock pessimism              0.577    11.118    
                         clock uncertainty           -0.195    10.924    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.748    10.176    vga/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[1]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X6Y118         FDRE (Setup_fdre_C_R)       -0.748    10.174    vga/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[2]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X6Y118         FDRE (Setup_fdre_C_R)       -0.748    10.174    vga/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[3]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X6Y118         FDRE (Setup_fdre_C_R)       -0.748    10.174    vga/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[4]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X6Y118         FDRE (Setup_fdre_C_R)       -0.748    10.174    vga/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.049ns (21.535%)  route 3.822ns (78.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.542 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.606     4.032    vga/vcount[9]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    10.542    vga/CLK
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.577    11.118    
                         clock uncertainty           -0.195    10.924    
    SLICE_X7Y117         FDRE (Setup_fdre_C_R)       -0.653    10.271    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 1.049ns (21.535%)  route 3.822ns (78.465%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 10.542 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.606     4.032    vga/vcount[9]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.579    10.542    vga/CLK
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.577    11.118    
                         clock uncertainty           -0.195    10.924    
    SLICE_X7Y117         FDRE (Setup_fdre_C_R)       -0.653    10.271    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X7Y118         FDRE (Setup_fdre_C_R)       -0.653    10.269    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[6]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X7Y118         FDRE (Setup_fdre_C_R)       -0.653    10.269    vga/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 vga/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.822ns  (logic 1.049ns (21.755%)  route 3.773ns (78.245%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 10.540 - 11.983 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.701    -0.839    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.478    -0.361 r  vga/hcount_reg[0]/Q
                         net (fo=10, routed)          1.153     0.792    vga/hcount_reg[0]
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.295     1.087 r  vga/curr_x[8]_i_2/O
                         net (fo=9, routed)           1.004     2.091    vga/curr_x[8]_i_2_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I3_O)        0.124     2.215 r  vga/vcount[9]_i_2/O
                         net (fo=12, routed)          1.060     3.274    vga/vcount[9]_i_2_n_0
    SLICE_X6Y117         LUT3 (Prop_lut3_I1_O)        0.152     3.426 r  vga/vcount[9]_i_1/O
                         net (fo=10, routed)          0.556     3.983    vga/vcount[9]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    E3                                                0.000    11.983 r  clk (IN)
                         net (fo=0)                   0.000    11.983    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.233 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.872    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.963 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          1.577    10.540    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[7]/C
                         clock pessimism              0.577    11.116    
                         clock uncertainty           -0.195    10.922    
    SLICE_X7Y118         FDRE (Setup_fdre_C_R)       -0.653    10.269    vga/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                          -3.983    
  -------------------------------------------------------------------
                         slack                                  6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.593    -0.571    vga/CLK
    SLICE_X7Y115         FDRE                                         r  vga/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  vga/hcount_reg[5]/Q
                         net (fo=14, routed)          0.103    -0.328    vga/hcount_reg[5]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.045    -0.283 r  vga/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    vga/hcount[8]_i_1_n_0
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.861    -0.811    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[8]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.120    -0.438    vga/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.593    -0.571    vga/CLK
    SLICE_X6Y115         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  vga/hcount_reg[1]/Q
                         net (fo=9, routed)           0.095    -0.313    vga/hcount_reg[1]
    SLICE_X7Y115         LUT6 (Prop_lut6_I4_O)        0.045    -0.268 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    vga/p_0_in__0[5]
    SLICE_X7Y115         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.861    -0.811    vga/CLK
    SLICE_X7Y115         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X7Y115         FDRE (Hold_fdre_C_D)         0.092    -0.466    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.255%)  route 0.106ns (33.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.590    -0.574    vga/CLK
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          0.106    -0.304    vga/vcount_reg[4]
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  vga/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    vga/vcount[5]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.859    -0.814    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[5]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.092    -0.469    vga/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.590    -0.574    vga/CLK
    SLICE_X6Y118         FDRE                                         r  vga/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y118         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga/vcount_reg[4]/Q
                         net (fo=11, routed)          0.107    -0.303    vga/vcount_reg[4]
    SLICE_X7Y118         LUT6 (Prop_lut6_I2_O)        0.045    -0.258 r  vga/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    vga/p_0_in[7]
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.859    -0.814    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[7]/C
                         clock pessimism              0.253    -0.561    
    SLICE_X7Y118         FDRE (Hold_fdre_C_D)         0.091    -0.470    vga/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.572    vga/CLK
    SLICE_X6Y116         FDRE                                         r  vga/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  vga/hcount_reg[6]/Q
                         net (fo=13, routed)          0.119    -0.290    vga/hcount_reg[6]
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.045    -0.245 r  vga/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga/p_0_in__0[9]
    SLICE_X7Y116         FDRE                                         r  vga/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.860    -0.812    vga/CLK
    SLICE_X7Y116         FDRE                                         r  vga/hcount_reg[9]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.092    -0.467    vga/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.592    -0.572    vga/CLK
    SLICE_X6Y116         FDRE                                         r  vga/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  vga/hcount_reg[6]/Q
                         net (fo=13, routed)          0.118    -0.291    vga/hcount_reg[6]
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  vga/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.246    vga/p_0_in__0[10]
    SLICE_X7Y116         FDRE                                         r  vga/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.860    -0.812    vga/CLK
    SLICE_X7Y116         FDRE                                         r  vga/hcount_reg[10]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X7Y116         FDRE (Hold_fdre_C_D)         0.091    -0.468    vga/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.865%)  route 0.169ns (47.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.590    -0.574    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga/vcount_reg[7]/Q
                         net (fo=9, routed)           0.169    -0.265    vga/vcount_reg[7]
    SLICE_X7Y117         LUT5 (Prop_lut5_I1_O)        0.048    -0.217 r  vga/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.217    vga/p_0_in[9]
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.859    -0.813    vga/CLK
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X7Y117         FDRE (Hold_fdre_C_D)         0.107    -0.452    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.467%)  route 0.169ns (47.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.590    -0.574    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga/vcount_reg[7]/Q
                         net (fo=9, routed)           0.169    -0.265    vga/vcount_reg[7]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga/p_0_in[8]
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.859    -0.813    vga/CLK
    SLICE_X7Y117         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X7Y117         FDRE (Hold_fdre_C_D)         0.091    -0.468    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.195%)  route 0.185ns (49.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.590    -0.574    vga/CLK
    SLICE_X7Y118         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y118         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga/vcount_reg[6]/Q
                         net (fo=11, routed)          0.185    -0.249    vga/vcount_reg[6]
    SLICE_X5Y118         LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  vga/curr_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    vga/curr_y[6]_i_1_n_0
    SLICE_X5Y118         FDRE                                         r  vga/curr_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.859    -0.814    vga/CLK
    SLICE_X5Y118         FDRE                                         r  vga/curr_y_reg[6]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.092    -0.468    vga/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            vga/curr_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.511%)  route 0.189ns (53.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.591    -0.573    vga/CLK
    SLICE_X6Y117         FDRE                                         r  vga/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  vga/vcount_reg[0]/Q
                         net (fo=11, routed)          0.189    -0.221    vga/vcount_reg__0[0]
    SLICE_X4Y118         FDRE                                         r  vga/curr_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=42, routed)          0.859    -0.814    vga/CLK
    SLICE_X4Y118         FDRE                                         r  vga/curr_y_reg[0]/C
                         clock pessimism              0.254    -0.560    
    SLICE_X4Y118         FDRE (Hold_fdre_C_D)         0.070    -0.490    vga/curr_y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.983      9.828      BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.983      10.734     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X5Y114     vga/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X6Y114     vga/curr_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X5Y114     vga/curr_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X5Y114     vga/curr_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X5Y114     vga/curr_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X7Y114     vga/curr_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X7Y114     vga/curr_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.983      10.983     SLICE_X7Y114     vga/curr_x_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y118     vga/curr_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y118     vga/curr_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y118     vga/curr_y_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y118     vga/curr_y_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X4Y118     vga/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y118     vga/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X7Y118     vga/vcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X4Y118     vga/curr_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X6Y118     vga/vcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X6Y118     vga/vcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y114     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X6Y114     vga/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y114     vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y114     vga/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X5Y114     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X7Y114     vga/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X7Y114     vga/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X7Y114     vga/curr_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X6Y114     vga/curr_x_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X6Y114     vga/curr_x_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      206.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             206.774ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.828ns (20.647%)  route 3.182ns (79.353%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 210.132 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.100     3.176    logclk[0]_i_1_n_0
    SLICE_X0Y115         FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.583   210.132    prelogclk
    SLICE_X0Y115         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.576   210.708    
                         clock uncertainty           -0.329   210.379    
    SLICE_X0Y115         FDRE (Setup_fdre_C_R)       -0.429   209.950    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        209.950    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                206.774    

Slack (MET) :             206.804ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.656%)  route 3.181ns (79.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 210.135 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.098     3.174    logclk[0]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586   210.135    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.601   210.736    
                         clock uncertainty           -0.329   210.407    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429   209.978    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        209.978    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                206.804    

Slack (MET) :             206.804ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.656%)  route 3.181ns (79.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 210.135 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.098     3.174    logclk[0]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586   210.135    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.601   210.736    
                         clock uncertainty           -0.329   210.407    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429   209.978    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        209.978    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                206.804    

Slack (MET) :             206.804ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.656%)  route 3.181ns (79.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 210.135 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.098     3.174    logclk[0]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586   210.135    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.601   210.736    
                         clock uncertainty           -0.329   210.407    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429   209.978    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        209.978    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                206.804    

Slack (MET) :             206.804ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.828ns (20.656%)  route 3.181ns (79.344%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 210.135 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          1.098     3.174    logclk[0]_i_1_n_0
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.586   210.135    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.601   210.736    
                         clock uncertainty           -0.329   210.407    
    SLICE_X0Y111         FDRE (Setup_fdre_C_R)       -0.429   209.978    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        209.978    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                206.804    

Slack (MET) :             206.919ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.408%)  route 3.040ns (78.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 210.134 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.958     3.034    logclk[0]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  logclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   210.134    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.576   210.710    
                         clock uncertainty           -0.329   210.381    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429   209.952    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                        209.952    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                206.919    

Slack (MET) :             206.919ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.408%)  route 3.040ns (78.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 210.134 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.958     3.034    logclk[0]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  logclk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   210.134    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[5]/C
                         clock pessimism              0.576   210.710    
                         clock uncertainty           -0.329   210.381    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429   209.952    logclk_reg[5]
  -------------------------------------------------------------------
                         required time                        209.952    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                206.919    

Slack (MET) :             206.919ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.408%)  route 3.040ns (78.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 210.134 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.958     3.034    logclk[0]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  logclk_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   210.134    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.576   210.710    
                         clock uncertainty           -0.329   210.381    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429   209.952    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                        209.952    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                206.919    

Slack (MET) :             206.919ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.828ns (21.408%)  route 3.040ns (78.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 210.134 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.958     3.034    logclk[0]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  logclk_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585   210.134    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.576   210.710    
                         clock uncertainty           -0.329   210.381    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.429   209.952    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                        209.952    
                         arrival time                          -3.034    
  -------------------------------------------------------------------
                         slack                                206.919    

Slack (MET) :             207.054ns  (required time - arrival time)
  Source:                 logclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.828ns (22.192%)  route 2.903ns (77.808%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 210.133 - 211.570 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.706    -0.834    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  logclk_reg[3]/Q
                         net (fo=2, routed)           0.814     0.435    logclk_reg__0[3]
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.124     0.559 f  logclk[0]_i_5/O
                         net (fo=1, routed)           0.634     1.194    logclk[0]_i_5_n_0
    SLICE_X1Y113         LUT6 (Prop_lut6_I2_O)        0.124     1.318 f  logclk[0]_i_3/O
                         net (fo=1, routed)           0.634     1.952    logclk[0]_i_3_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I0_O)        0.124     2.076 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.821     2.897    logclk[0]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  logclk_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    E3                                                0.000   211.570 r  clk (IN)
                         net (fo=0)                   0.000   211.570    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   212.981 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   214.143    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   206.820 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   208.459    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   208.550 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          1.584   210.133    prelogclk
    SLICE_X0Y113         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.576   210.709    
                         clock uncertainty           -0.329   210.380    
    SLICE_X0Y113         FDRE (Setup_fdre_C_R)       -0.429   209.951    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                        209.951    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                207.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.306    logclk_reg_n_0_[2]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  logclk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.195    logclk_reg[0]_i_2_n_5
    SLICE_X0Y111         FDRE                                         r  logclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.296    logclk_reg__0[6]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.185 r  logclk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    logclk_reg[4]_i_1_n_5
    SLICE_X0Y112         FDRE                                         r  logclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    prelogclk
    SLICE_X0Y113         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.296    logclk_reg__0[10]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.185 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    logclk_reg[8]_i_1_n_5
    SLICE_X0Y113         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    prelogclk
    SLICE_X0Y113         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.465    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    prelogclk
    SLICE_X0Y114         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.296    logclk_reg__0[14]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.185 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    logclk_reg[12]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    prelogclk
    SLICE_X0Y114         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.465    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.306    logclk_reg_n_0_[2]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.162 r  logclk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.162    logclk_reg[0]_i_2_n_4
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.296    logclk_reg__0[6]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.152 r  logclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.152    logclk_reg[4]_i_1_n_4
    SLICE_X0Y112         FDRE                                         r  logclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    prelogclk
    SLICE_X0Y112         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    prelogclk
    SLICE_X0Y113         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.296    logclk_reg__0[10]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.152 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.152    logclk_reg[8]_i_1_n_4
    SLICE_X0Y113         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    prelogclk
    SLICE_X0Y113         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.465    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    prelogclk
    SLICE_X0Y114         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.296    logclk_reg__0[14]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.152 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.152    logclk_reg[12]_i_1_n_4
    SLICE_X0Y114         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    prelogclk
    SLICE_X0Y114         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.465    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 logclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  logclk_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.255    logclk_reg_n_0_[0]
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.210    logclk[0]_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.140 r  logclk_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.140    logclk_reg[0]_i_2_n_7
    SLICE_X0Y111         FDRE                                         r  logclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 logclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.596    -0.568    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  logclk_reg[1]/Q
                         net (fo=1, routed)           0.180    -0.247    logclk_reg_n_0_[1]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.137 r  logclk_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.137    logclk_reg[0]_i_2_n_6
    SLICE_X0Y111         FDRE                                         r  logclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout2_buf/O
                         net (fo=17, routed)          0.869    -0.804    prelogclk
    SLICE_X0Y111         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y17   instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y111     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y113     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y113     logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y114     logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y114     logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y114     logclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y114     logclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X0Y115     logclk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y111     logclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y111     logclk_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y111     logclk_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y111     logclk_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y113     logclk_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y113     logclk_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y113     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y113     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y114     logclk_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y112     logclk_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y112     logclk_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y112     logclk_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X0Y112     logclk_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



