TimeQuest Timing Analyzer report for lights
Mon Feb 06 10:42:49 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 33. Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 34. Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 35. Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'
 38. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Mon Feb 06 10:42:40 2017 ;
+--------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; altera_reserved_tck                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { altera_reserved_tck }                                     ;
; CLOCK_50Mhz                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { CLOCK_50Mhz }                                             ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                      ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 95.29 MHz ; 95.29 MHz       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.973 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 5.868 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.292 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.973 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 3.075      ;
; 6.982 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.046      ;
; 7.162 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.886      ;
; 7.218 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.810      ;
; 7.297 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.734      ;
; 7.341 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.690      ;
; 7.423 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.605      ;
; 7.452 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.595      ;
; 7.477 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.551      ;
; 7.486 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.564      ;
; 7.494 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.534      ;
; 7.509 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.541      ;
; 7.527 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.524      ;
; 7.543 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.505      ;
; 7.548 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.483      ;
; 7.565 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.466      ;
; 7.575 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.456      ;
; 7.629 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.402      ;
; 7.630 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.401      ;
; 7.631 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.400      ;
; 7.635 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.393      ;
; 7.638 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.409      ;
; 7.639 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.392      ;
; 7.647 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.384      ;
; 7.677 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.368      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.680 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.348      ;
; 7.681 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 2.364      ;
; 7.690 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.341      ;
; 7.698 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.333      ;
; 7.699 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.349      ;
; 7.701 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.346      ;
; 7.712 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.339      ;
; 7.730 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.301      ;
; 7.736 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.311      ;
; 7.740 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.291      ;
; 7.747 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.284      ;
; 7.748 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.302      ;
; 7.752 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.298      ;
; 7.753 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.278      ;
; 7.755 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.276      ;
; 7.767 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.264      ;
; 7.768 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.263      ;
; 7.769 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.279      ;
; 7.769 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.282      ;
; 7.772 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.278      ;
; 7.776 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.275      ;
; 7.777 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.273      ;
; 7.783 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.265      ;
; 7.784 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.264      ;
; 7.788 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.263      ;
; 7.794 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.254      ;
; 7.801 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.249      ;
; 7.803 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.245      ;
; 7.814 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.237      ;
; 7.819 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.212      ;
; 7.821 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.227      ;
; 7.844 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.187      ;
; 7.847 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.203      ;
; 7.856 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.191      ;
; 7.861 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.170      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.184      ;
; 7.878 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.169      ;
; 7.893 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.138      ;
; 7.908 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.120      ;
; 7.910 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 2.118      ;
; 7.937 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.111      ;
; 7.946 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.104      ;
; 7.958 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.093      ;
; 7.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.086      ;
; 7.970 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.078      ;
; 7.995 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.055      ;
; 7.996 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.055      ;
; 8.000 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 2.050      ;
; 8.005 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.043      ;
; 8.016 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[22] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.035      ;
; 8.019 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 2.029      ;
; 8.026 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 2.021      ;
; 8.038 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.015      ; 2.013      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
; 8.039 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.992      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|latched_oci_tb_hbreak_req                                                                                                                                                              ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|latched_oci_tb_hbreak_req                                                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                            ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[0]                                                                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[1]                                                                                                                                                                    ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[1]                                                                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read~reg0                                                                                                                                                                            ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read~reg0                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                            ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                              ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                             ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 4.163      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 5.868  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 4.166      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.129      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.129      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.129      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.124      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.124      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.124      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.124      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 5.129      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.133      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.099      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.099      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.099      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 5.089      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 5.089      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 5.089      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.188     ; 5.089      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 5.100      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 5.100      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 5.100      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.177     ; 5.100      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 5.139      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.133      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.133      ;
; 14.647 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.133      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.109      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.117      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.117      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.117      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 5.117      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.109      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.109      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.167     ; 5.109      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.136      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.136      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.136      ;
; 14.648 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.136      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.127      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.107      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.127      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.107      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.127      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.107      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.122      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.102      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.122      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.102      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.122      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.102      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.122      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.102      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 5.127      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.107      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.140     ; 5.131      ;
; 14.653 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 5.111      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 5.107      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 5.087      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.115      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.095      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.115      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.095      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.115      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.095      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 5.115      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.175     ; 5.095      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 5.107      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 5.087      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 5.107      ;
; 14.654 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 5.087      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                              ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.292 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.292 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.292 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[37]                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.536      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[36]                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.536      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 3.537      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[32]                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.536      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[33]                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.536      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[34]                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.536      ;
; 3.278 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[35]                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.536      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.563      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.563      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.563      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.563      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[21]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[31]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[18]                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[18]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[8]                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[21]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[53]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[85]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[117]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[85]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[117]                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[53]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[7]                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[29]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[24]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[16]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[14]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[15]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[17]                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[17]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[16]                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[16]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[16]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_out_reg[20]                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[20]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[24]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[47]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[111]                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[15]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[79]                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.004     ; 3.559      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator|av_readdata_pre[15]                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.553      ;
; 3.297 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[31]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.555      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_READ_SECOND_WORD                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_FIRST_WORD                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_SECOND_WORD                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 3.558      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 3.561      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 3.562      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.009      ; 3.573      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 3.566      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 3.563      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 3.566      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 3.566      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[0]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[1]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[2]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[3]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[4]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[5]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[6]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[7]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[8]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[9]                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[10]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[11]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[12]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[13]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[14]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[16]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 3.566      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.001      ; 3.565      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.002      ; 3.566      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[0]                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[1]                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[2]                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[3]                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
; 3.298 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 3.564      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 13.718 ; 13.718 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.191  ; 6.191  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.660  ; 6.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.430  ; 6.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 5.837  ; 5.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.427  ; 6.427  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 6.243  ; 6.243  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 5.877  ; 5.877  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 6.389  ; 6.389  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 5.989  ; 5.989  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 6.174  ; 6.174  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.660  ; 6.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.400  ; 6.400  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 5.874  ; 5.874  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 5.902  ; 5.902  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 5.911  ; 5.911  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.224  ; 6.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 5.872  ; 5.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 6.178  ; 6.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.099  ; 6.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 5.858  ; 5.858  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 5.771  ; 5.771  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 5.794  ; 5.794  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 5.754  ; 5.754  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 5.768  ; 5.768  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 5.777  ; 5.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.099  ; 6.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.330  ; 6.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.254  ; 6.254  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.956  ; 9.956  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 5.662  ; 5.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 5.835  ; 5.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 7.110  ; 7.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 6.336  ; 6.336  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.349  ; 6.349  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 7.110  ; 7.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.164  ; 6.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 5.956  ; 5.956  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.070  ; 6.070  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.433  ; 6.433  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 7.064  ; 7.064  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.246  ; 6.246  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 6.406  ; 6.406  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.777  ; 6.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.937  ; 6.937  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.030  ; 6.030  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.498  ; 6.498  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.369  ; 6.369  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.665  ; 6.665  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.654  ; 6.654  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.998 ; -0.998 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.994 ; -0.994 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -6.574 ; -6.574 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -5.961 ; -5.961 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -5.607 ; -5.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -6.200 ; -6.200 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -5.607 ; -5.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -6.197 ; -6.197 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -6.013 ; -6.013 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -5.647 ; -5.647 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -6.159 ; -6.159 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -5.759 ; -5.759 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -5.944 ; -5.944 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -6.430 ; -6.430 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -6.170 ; -6.170 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -5.644 ; -5.644 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -5.672 ; -5.672 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -5.681 ; -5.681 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -5.994 ; -5.994 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -5.642 ; -5.642 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -5.948 ; -5.948 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -5.524 ; -5.524 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -5.628 ; -5.628 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -5.541 ; -5.541 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -5.564 ; -5.564 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -5.540 ; -5.540 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -5.524 ; -5.524 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -5.538 ; -5.538 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -5.547 ; -5.547 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -5.869 ; -5.869 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -6.024 ; -6.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -6.100 ; -6.100 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -6.134 ; -6.134 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -6.024 ; -6.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -5.672 ; -5.672 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -5.432 ; -5.432 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -5.605 ; -5.605 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -5.726 ; -5.726 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -6.106 ; -6.106 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -6.119 ; -6.119 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -6.880 ; -6.880 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -5.934 ; -5.934 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -5.726 ; -5.726 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -5.840 ; -5.840 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -6.203 ; -6.203 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -6.834 ; -6.834 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -6.016 ; -6.016 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -6.176 ; -6.176 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -6.547 ; -6.547 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -6.707 ; -6.707 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -5.800 ; -5.800 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -6.268 ; -6.268 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -6.139 ; -6.139 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -6.435 ; -6.435 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -6.134 ; -6.134 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -6.424 ; -6.424 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.998  ; 5.998  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 4.771  ; 4.771  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.859  ; 4.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.031  ; 5.031  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.998  ; 5.998  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 4.563  ; 4.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.520  ; 5.520  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.751  ; 5.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 5.077  ; 5.077  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.342  ; 5.342  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.282  ; 5.282  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.089  ; 5.089  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.525  ; 5.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.512  ; 5.512  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.673  ; 5.673  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 5.405  ; 5.405  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 5.405  ; 5.405  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 4.792  ; 4.792  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 4.819  ; 4.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.063  ; 5.063  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.057  ; 5.057  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 4.617  ; 4.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.681  ; 5.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 4.776  ; 4.776  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 4.863  ; 4.863  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 4.881  ; 4.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 4.681  ; 4.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 5.599  ; 5.599  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 5.119  ; 5.119  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.681  ; 5.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 6.024  ; 6.024  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.288  ; 5.288  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.260  ; 5.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.312  ; 5.312  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 4.859  ; 4.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.569  ; 5.569  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 4.634  ; 4.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 6.024  ; 6.024  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.662  ; 4.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.355  ; 5.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 4.841  ; 4.841  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.940  ; 4.940  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 5.121  ; 5.121  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.872  ; 4.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 4.348  ; 4.348  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 5.355  ; 5.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 5.073  ; 5.073  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 4.881  ; 4.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 4.890  ; 4.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.704  ; 4.704  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 4.812  ; 4.812  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 4.643  ; 4.643  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.126  ; 5.126  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.120  ; 5.120  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 4.837  ; 4.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.570  ; 4.570  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.567  ; 4.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.570  ; 4.570  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.958  ; 4.958  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.374  ; 5.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 4.354  ; 4.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.041  ; 5.041  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 5.033  ; 5.033  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 4.531  ; 4.531  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.864  ; 4.864  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 5.293  ; 5.293  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.337  ; 4.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 4.344  ; 4.344  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 5.374  ; 5.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.341  ; 5.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.597  ; 4.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.335  ; 5.335  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 5.005  ; 5.005  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 5.326  ; 5.326  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 5.069  ; 5.069  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 4.203  ; 4.203  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 4.821  ; 4.821  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 4.755  ; 4.755  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 4.721  ; 4.721  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 4.740  ; 4.740  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 4.747  ; 4.747  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 4.713  ; 4.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 4.738  ; 4.738  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 4.754  ; 4.754  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 4.821  ; 4.821  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.204  ; 4.204  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 4.162  ; 4.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 4.396  ; 4.396  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 4.418  ; 4.418  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.069  ; 5.069  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.337  ; 5.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.027  ; 5.027  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.395  ; 5.395  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.043  ; 5.043  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.017  ; 5.017  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.365  ; 4.365  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 5.319  ; 5.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 5.013  ; 5.013  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.575  ; 4.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.038  ; 5.038  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.308  ; 5.308  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.229  ; 5.229  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 5.101  ; 5.101  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 5.568  ; 5.568  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 5.032  ; 5.032  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.986  ; 4.986  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.637  ; 4.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.061  ; 4.061  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.347  ; 4.347  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.628  ; 2.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 4.563  ; 4.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 4.771  ; 4.771  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.859  ; 4.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.031  ; 5.031  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.998  ; 5.998  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 4.563  ; 4.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.520  ; 5.520  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.751  ; 5.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 5.077  ; 5.077  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.342  ; 5.342  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.282  ; 5.282  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.089  ; 5.089  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.525  ; 5.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.512  ; 5.512  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.673  ; 5.673  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 5.405  ; 5.405  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 4.792  ; 4.792  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 4.819  ; 4.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.063  ; 5.063  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.057  ; 5.057  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 4.617  ; 4.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 4.776  ; 4.776  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 4.863  ; 4.863  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 4.881  ; 4.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 4.681  ; 4.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 5.599  ; 5.599  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 5.119  ; 5.119  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.681  ; 5.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 4.634  ; 4.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.288  ; 5.288  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.260  ; 5.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.312  ; 5.312  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 4.859  ; 4.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.569  ; 5.569  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 4.634  ; 4.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 6.024  ; 6.024  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.662  ; 4.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 4.348  ; 4.348  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 4.841  ; 4.841  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.940  ; 4.940  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 5.121  ; 5.121  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.872  ; 4.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 4.348  ; 4.348  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 5.355  ; 5.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 5.073  ; 5.073  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 4.881  ; 4.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 4.890  ; 4.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.704  ; 4.704  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 4.812  ; 4.812  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 4.643  ; 4.643  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.126  ; 5.126  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.120  ; 5.120  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 4.837  ; 4.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.567  ; 4.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.567  ; 4.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.570  ; 4.570  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.958  ; 4.958  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 4.337  ; 4.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 4.354  ; 4.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.041  ; 5.041  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 5.033  ; 5.033  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 4.531  ; 4.531  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.864  ; 4.864  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 5.293  ; 5.293  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.337  ; 4.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 4.344  ; 4.344  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 5.374  ; 5.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.341  ; 5.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.597  ; 4.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.335  ; 5.335  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 5.005  ; 5.005  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 5.326  ; 5.326  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 5.069  ; 5.069  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 4.203  ; 4.203  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 4.713  ; 4.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 4.755  ; 4.755  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 4.721  ; 4.721  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 4.740  ; 4.740  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 4.747  ; 4.747  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 4.713  ; 4.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 4.738  ; 4.738  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 4.754  ; 4.754  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 4.821  ; 4.821  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.204  ; 4.204  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 4.162  ; 4.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 4.396  ; 4.396  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 4.418  ; 4.418  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.069  ; 5.069  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.337  ; 5.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.027  ; 5.027  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.395  ; 5.395  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.043  ; 5.043  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.017  ; 5.017  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.365  ; 4.365  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 5.319  ; 5.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 5.013  ; 5.013  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.575  ; 4.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.038  ; 5.038  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.308  ; 5.308  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.229  ; 5.229  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 5.101  ; 5.101  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 5.568  ; 5.568  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 5.032  ; 5.032  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.636  ; 4.636  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.637  ; 4.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.061  ; 4.061  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.347  ; 4.347  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.247 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.250 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.250 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.267 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.267 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.247 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.257 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.267 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.553 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 4.945 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 5.158 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 4.797 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 4.800 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 4.800 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 4.817 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 4.817 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 4.797 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 4.807 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 4.817 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.103 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 4.757 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.541 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.247     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.250     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.250     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.267     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.267     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.247     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.257     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.267     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.553     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 4.945     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 5.158     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 4.797     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 4.800     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 4.800     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 4.817     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 4.817     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 4.797     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 4.807     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 4.817     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.103     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 4.757     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.541     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 8.603 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.708 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.721 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.603 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.441      ;
; 8.611 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.413      ;
; 8.700 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.344      ;
; 8.712 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.312      ;
; 8.732 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.295      ;
; 8.748 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.279      ;
; 8.792 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.232      ;
; 8.806 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.218      ;
; 8.807 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.217      ;
; 8.814 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.229      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.831 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.193      ;
; 8.836 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.210      ;
; 8.839 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.188      ;
; 8.846 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.181      ;
; 8.848 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.198      ;
; 8.849 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.178      ;
; 8.865 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.183      ;
; 8.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.178      ;
; 8.876 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.151      ;
; 8.887 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.140      ;
; 8.888 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.139      ;
; 8.888 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.139      ;
; 8.890 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.134      ;
; 8.892 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.135      ;
; 8.893 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.134      ;
; 8.894 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.149      ;
; 8.898 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.145      ;
; 8.903 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.138      ;
; 8.909 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.009      ; 1.132      ;
; 8.926 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.101      ;
; 8.927 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.100      ;
; 8.929 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.098      ;
; 8.931 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.096      ;
; 8.935 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.092      ;
; 8.938 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.089      ;
; 8.938 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.089      ;
; 8.940 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.087      ;
; 8.944 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.104      ;
; 8.951 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.093      ;
; 8.955 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.093      ;
; 8.960 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.085      ;
; 8.960 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.083      ;
; 8.964 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.082      ;
; 8.966 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.061      ;
; 8.968 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.078      ;
; 8.972 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.055      ;
; 8.972 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.073      ;
; 8.975 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.068      ;
; 8.979 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.067      ;
; 8.979 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.069      ;
; 8.980 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.066      ;
; 8.983 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.065      ;
; 8.983 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.044      ;
; 8.984 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.060      ;
; 8.985 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.059      ;
; 8.986 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 1.041      ;
; 8.988 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.057      ;
; 8.993 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.050      ;
; 8.994 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.012      ; 1.050      ;
; 8.995 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.051      ;
; 8.997 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.016      ; 1.051      ;
; 9.010 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.014      ;
; 9.010 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.036      ;
; 9.010 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 1.014      ;
; 9.011 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.011      ; 1.032      ;
; 9.023 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.014      ; 1.023      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.028 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.999      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.030 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 0.997      ;
; 9.037 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 1.008      ;
; 9.048 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.013      ; 0.997      ;
; 9.052 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_rot[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.983      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|latched_oci_tb_hbreak_req                                                                                                                                                              ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|latched_oci_tb_hbreak_req                                                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                            ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[0]                                                                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[1]                                                                                                                                                                    ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_rd_addr_cnt[1]                                                                                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read~reg0                                                                                                                                                                            ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_read~reg0                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                            ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RECEIVING_STOP_BIT                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                           ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_DATA                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_CRC                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_STOP                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                              ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                    ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_5_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; nios_system:NiosII|altera_merlin_slave_translator:timer_1_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; nios_system:NiosII|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:timer_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_6_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_6_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; nios_system:NiosII|nios_system_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][105]                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                             ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.708  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.318      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 7.709  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 2.320      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.831      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.831      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.831      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.826      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.826      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.826      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 2.826      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 2.831      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.838      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.838      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.838      ;
; 16.988 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.139     ; 2.838      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 2.812      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 2.819      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 2.819      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 2.819      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 2.819      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 2.812      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 2.812      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.834      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 2.812      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.136     ; 2.840      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.834      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.834      ;
; 16.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.142     ; 2.834      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 2.801      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 2.801      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.174     ; 2.801      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 2.792      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 2.792      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 2.792      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.183     ; 2.792      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 2.802      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 2.802      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 2.802      ;
; 16.990 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 2.802      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.829      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.829      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.829      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.824      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.824      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.824      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 2.824      ;
; 16.998 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.138     ; 2.829      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.810      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.817      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.817      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.817      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 2.817      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.810      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 2.810      ;
; 16.999 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.134     ; 2.832      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.815      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.815      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.815      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.810      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.810      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.810      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 2.810      ;
; 17.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.148     ; 2.815      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.796      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.803      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.803      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.803      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.159     ; 2.803      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.796      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 2.796      ;
; 17.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.144     ; 2.818      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.721 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.721 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 0.721 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.873      ;
; 1.891 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 2.035      ;
; 1.892 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[37]                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.034      ;
; 1.892 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[36]                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.034      ;
; 1.892 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[32]                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.034      ;
; 1.892 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[33]                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.034      ;
; 1.892 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[34]                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.034      ;
; 1.892 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[35]                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.034      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.059      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.059      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.059      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.059      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.059      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|waitrequest_reset_override                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.008      ; 2.068      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[1]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[5]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[1]                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|wait_latency_counter[0]                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 2.053      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_DEASSERT                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 2.053      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[21]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GO_TO_NEXT_COMMAND                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[28]                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 2.055      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[18]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 2.055      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[18]                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 2.055      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[26]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 2.055      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[26]                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 2.055      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[10]                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.005     ; 2.055      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[74]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[10]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[21]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[53]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[85]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[117]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[85]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[117]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[53]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[6]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[5]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[5]                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|auxiliary_status_reg[4]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[4]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[2]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[2]                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[1]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[1]                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[0]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[0]                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|nios_system_pio_2:pio_4|data_out[7]                                                                                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|altera_merlin_slave_translator:pio_4_s1_translator|av_readdata_pre[7]                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.050      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[7]                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[39]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[71]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[103]                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[103]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[39]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[7]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[71]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[125]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[61]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[29]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[93]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[29]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[93]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GENERATE_PREDEFINED_COMMAND         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 2.053      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BUSY_END           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 2.053      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN_DEASSERT     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 2.053      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GENERATE_COMMAND                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_RESET                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.057      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 2.059      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[47]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[111]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[15]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.908 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[79]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.058      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_READ_SECOND_WORD                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.059      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_FIRST_WORD                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.002     ; 2.059      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RECEIVE_SECOND_WORD                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.055      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[0]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[1]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[2]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[3]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[4]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[5]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
; 1.909 ; nios_system:NiosII|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                      ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[6]                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.003      ; 2.064      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 0.830 ; 0.830 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 0.827 ; 0.827 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 0.818 ; 0.818 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 6.941 ; 6.941 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 3.680 ; 3.680 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 3.900 ; 3.900 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 3.763 ; 3.763 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 3.452 ; 3.452 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 3.758 ; 3.758 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 3.686 ; 3.686 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 3.490 ; 3.490 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 3.720 ; 3.720 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 3.560 ; 3.560 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 3.644 ; 3.644 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 3.900 ; 3.900 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 3.772 ; 3.772 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 3.483 ; 3.483 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 3.507 ; 3.507 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 3.516 ; 3.516 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 3.677 ; 3.677 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 3.482 ; 3.482 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 3.645 ; 3.645 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 3.632 ; 3.632 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 3.512 ; 3.512 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 3.460 ; 3.460 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 3.475 ; 3.475 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 3.459 ; 3.459 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 3.446 ; 3.446 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 3.453 ; 3.453 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 3.469 ; 3.469 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 3.632 ; 3.632 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 3.748 ; 3.748 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 3.748 ; 3.748 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 3.744 ; 3.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 3.702 ; 3.702 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 5.468 ; 5.468 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 3.381 ; 3.381 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 3.495 ; 3.495 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 4.149 ; 4.149 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 3.752 ; 3.752 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 3.746 ; 3.746 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 4.130 ; 4.130 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 3.687 ; 3.687 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 3.547 ; 3.547 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 3.619 ; 3.619 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 3.765 ; 3.765 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 4.149 ; 4.149 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 3.712 ; 3.712 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 3.808 ; 3.808 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 4.037 ; 4.037 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 4.100 ; 4.100 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 3.592 ; 3.592 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 3.854 ; 3.854 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 3.753 ; 3.753 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 3.907 ; 3.907 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 3.779 ; 3.779 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 3.897 ; 3.897 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -3.894 ; -3.894 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.560 ; -3.560 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.332 ; -3.332 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.643 ; -3.643 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.332 ; -3.332 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.638 ; -3.638 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.566 ; -3.566 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.370 ; -3.370 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.600 ; -3.600 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.440 ; -3.440 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.524 ; -3.524 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.780 ; -3.780 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.652 ; -3.652 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.363 ; -3.363 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.387 ; -3.387 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.396 ; -3.396 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.557 ; -3.557 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.362 ; -3.362 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.525 ; -3.525 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.326 ; -3.326 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.392 ; -3.392 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.340 ; -3.340 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.355 ; -3.355 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.339 ; -3.339 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.326 ; -3.326 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.333 ; -3.333 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.349 ; -3.349 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.512 ; -3.512 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.582 ; -3.582 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.628 ; -3.628 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.582 ; -3.582 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.403 ; -3.403 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.261 ; -3.261 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.374 ; -3.374 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.427 ; -3.427 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.632 ; -3.632 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.626 ; -3.626 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -4.010 ; -4.010 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.567 ; -3.567 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.427 ; -3.427 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.499 ; -3.499 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.645 ; -3.645 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -4.029 ; -4.029 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.592 ; -3.592 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -3.688 ; -3.688 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.917 ; -3.917 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.980 ; -3.980 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.472 ; -3.472 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.734 ; -3.734 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.633 ; -3.633 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.787 ; -3.787 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.659 ; -3.659 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.777 ; -3.777 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.228  ; 1.228  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.251  ; 1.251  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.260  ; 1.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.974  ; 2.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.386  ; 2.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.451  ; 2.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.521  ; 2.521  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.974  ; 2.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.301  ; 2.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.784  ; 2.784  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.784  ; 2.784  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.546  ; 2.546  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.574  ; 2.574  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.613  ; 2.613  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.577  ; 2.577  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.522  ; 2.522  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.777  ; 2.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.766  ; 2.766  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.360  ; 2.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.419  ; 2.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.530  ; 2.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.528  ; 2.528  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.311  ; 2.311  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.847  ; 2.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.367  ; 2.367  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.449  ; 2.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.468  ; 2.468  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.357  ; 2.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.601  ; 2.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.847  ; 2.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 3.008  ; 3.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.670  ; 2.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.646  ; 2.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.448  ; 2.448  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.715  ; 2.715  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 3.008  ; 3.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.343  ; 2.343  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.687  ; 2.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.454  ; 2.454  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.513  ; 2.513  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.588  ; 2.588  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.454  ; 2.454  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.189  ; 2.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.687  ; 2.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.543  ; 2.543  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.478  ; 2.478  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.269  ; 2.269  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.468  ; 2.468  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.379  ; 2.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.590  ; 2.590  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.580  ; 2.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.194  ; 2.194  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.538  ; 2.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.517  ; 2.517  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.253  ; 2.253  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.642  ; 2.642  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.178  ; 2.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.184  ; 2.184  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.328  ; 2.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.623  ; 2.623  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.444  ; 2.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.555  ; 2.555  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 2.098  ; 2.098  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.413  ; 2.413  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.363  ; 2.363  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.343  ; 2.343  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.362  ; 2.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.367  ; 2.367  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.357  ; 2.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.369  ; 2.369  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.413  ; 2.413  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.097  ; 2.097  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 2.062  ; 2.062  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.182  ; 2.182  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.193  ; 2.193  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.487  ; 2.487  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.513  ; 2.513  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.646  ; 2.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.525  ; 2.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.519  ; 2.519  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.199  ; 2.199  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.694  ; 2.694  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.638  ; 2.638  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.598  ; 2.598  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.176  ; 2.176  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.775  ; 2.775  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.464  ; 2.464  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.426  ; 2.426  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.296  ; 2.296  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.016  ; 2.016  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.158  ; 2.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.301  ; 2.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.386  ; 2.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.451  ; 2.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.521  ; 2.521  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.974  ; 2.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.301  ; 2.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.784  ; 2.784  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.784  ; 2.784  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.546  ; 2.546  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.522  ; 2.522  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.574  ; 2.574  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.613  ; 2.613  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.577  ; 2.577  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.522  ; 2.522  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.777  ; 2.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.766  ; 2.766  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.360  ; 2.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.419  ; 2.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.530  ; 2.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.528  ; 2.528  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.311  ; 2.311  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.367  ; 2.367  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.449  ; 2.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.468  ; 2.468  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.357  ; 2.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.601  ; 2.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.847  ; 2.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.670  ; 2.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.646  ; 2.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.448  ; 2.448  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.715  ; 2.715  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 3.008  ; 3.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.343  ; 2.343  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.189  ; 2.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.454  ; 2.454  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.513  ; 2.513  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.588  ; 2.588  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.454  ; 2.454  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.189  ; 2.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.687  ; 2.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.543  ; 2.543  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.478  ; 2.478  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.269  ; 2.269  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.468  ; 2.468  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.379  ; 2.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.590  ; 2.590  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.580  ; 2.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.178  ; 2.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.194  ; 2.194  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.538  ; 2.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.517  ; 2.517  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.253  ; 2.253  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.642  ; 2.642  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.178  ; 2.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.184  ; 2.184  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.328  ; 2.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.623  ; 2.623  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.444  ; 2.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.555  ; 2.555  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 2.098  ; 2.098  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.363  ; 2.363  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.343  ; 2.343  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.362  ; 2.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.367  ; 2.367  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.357  ; 2.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.369  ; 2.369  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.413  ; 2.413  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.097  ; 2.097  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 2.062  ; 2.062  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.182  ; 2.182  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.193  ; 2.193  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.176  ; 2.176  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.487  ; 2.487  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.513  ; 2.513  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.646  ; 2.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.525  ; 2.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.519  ; 2.519  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.199  ; 2.199  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.694  ; 2.694  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.638  ; 2.638  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.598  ; 2.598  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.176  ; 2.176  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.775  ; 2.775  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.464  ; 2.464  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.265  ; 2.265  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.296  ; 2.296  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.016  ; 2.016  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.158  ; 2.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.533 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.538 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.538 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.553 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.553 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.533 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.543 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.553 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.685 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.369 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.466 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.325 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.330 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.330 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.345 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.345 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.325 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.335 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.345 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.477 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.289 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.192 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.533     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.538     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.538     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.553     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.553     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.533     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.543     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.553     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.685     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.369     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.466     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.325     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.330     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.330     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.345     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.345     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.325     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.335     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.345     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.477     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.289     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.192     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 6.973 ; 0.215 ; 5.868    ; 0.721   ; 7.873               ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.973 ; 0.215 ; 5.868    ; 0.721   ; 7.873               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                          ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 13.718 ; 13.718 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.191  ; 6.191  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.660  ; 6.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.430  ; 6.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 5.837  ; 5.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.427  ; 6.427  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 6.243  ; 6.243  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 5.877  ; 5.877  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 6.389  ; 6.389  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 5.989  ; 5.989  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 6.174  ; 6.174  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.660  ; 6.660  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.400  ; 6.400  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 5.874  ; 5.874  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 5.902  ; 5.902  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 5.911  ; 5.911  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.224  ; 6.224  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 5.872  ; 5.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 6.178  ; 6.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.099  ; 6.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 5.858  ; 5.858  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 5.771  ; 5.771  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 5.794  ; 5.794  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 5.754  ; 5.754  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 5.768  ; 5.768  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 5.777  ; 5.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.099  ; 6.099  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.330  ; 6.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.254  ; 6.254  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.956  ; 9.956  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 5.662  ; 5.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 5.835  ; 5.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 7.110  ; 7.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 6.336  ; 6.336  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.349  ; 6.349  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 7.110  ; 7.110  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.164  ; 6.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 5.956  ; 5.956  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.070  ; 6.070  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.433  ; 6.433  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 7.064  ; 7.064  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.246  ; 6.246  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 6.406  ; 6.406  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.777  ; 6.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.937  ; 6.937  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.030  ; 6.030  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.498  ; 6.498  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.369  ; 6.369  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.665  ; 6.665  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.654  ; 6.654  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -3.894 ; -3.894 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.560 ; -3.560 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.332 ; -3.332 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.643 ; -3.643 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.332 ; -3.332 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.638 ; -3.638 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.566 ; -3.566 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.370 ; -3.370 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.600 ; -3.600 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.440 ; -3.440 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.524 ; -3.524 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.780 ; -3.780 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.652 ; -3.652 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.363 ; -3.363 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.387 ; -3.387 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.396 ; -3.396 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.557 ; -3.557 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.362 ; -3.362 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.525 ; -3.525 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.326 ; -3.326 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.392 ; -3.392 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.340 ; -3.340 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.355 ; -3.355 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.339 ; -3.339 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.326 ; -3.326 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.333 ; -3.333 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.349 ; -3.349 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.512 ; -3.512 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.582 ; -3.582 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.628 ; -3.628 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.582 ; -3.582 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.403 ; -3.403 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.261 ; -3.261 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.374 ; -3.374 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.427 ; -3.427 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.632 ; -3.632 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.626 ; -3.626 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -4.010 ; -4.010 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.567 ; -3.567 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.427 ; -3.427 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.499 ; -3.499 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.645 ; -3.645 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -4.029 ; -4.029 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.592 ; -3.592 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -3.688 ; -3.688 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.917 ; -3.917 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.980 ; -3.980 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.472 ; -3.472 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.734 ; -3.734 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.633 ; -3.633 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.787 ; -3.787 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.659 ; -3.659 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.777 ; -3.777 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.998  ; 5.998  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 4.771  ; 4.771  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 4.859  ; 4.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 5.031  ; 5.031  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 5.998  ; 5.998  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 4.563  ; 4.563  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.520  ; 5.520  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.751  ; 5.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 5.077  ; 5.077  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 5.342  ; 5.342  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.282  ; 5.282  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 5.770  ; 5.770  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.089  ; 5.089  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.525  ; 5.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 5.512  ; 5.512  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.673  ; 5.673  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 5.405  ; 5.405  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 5.405  ; 5.405  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 4.792  ; 4.792  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 4.819  ; 4.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.063  ; 5.063  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.057  ; 5.057  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 4.580  ; 4.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 4.617  ; 4.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.681  ; 5.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 4.776  ; 4.776  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 4.863  ; 4.863  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 4.881  ; 4.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 4.681  ; 4.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 5.599  ; 5.599  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 5.119  ; 5.119  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.681  ; 5.681  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 6.024  ; 6.024  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 5.288  ; 5.288  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 5.260  ; 5.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 5.312  ; 5.312  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 4.859  ; 4.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 5.569  ; 5.569  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 4.634  ; 4.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 6.024  ; 6.024  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 4.662  ; 4.662  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.355  ; 5.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 4.841  ; 4.841  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.940  ; 4.940  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 5.121  ; 5.121  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.872  ; 4.872  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 4.348  ; 4.348  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 5.355  ; 5.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 5.073  ; 5.073  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 4.881  ; 4.881  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.552  ; 4.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 4.890  ; 4.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 4.704  ; 4.704  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 4.812  ; 4.812  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 4.643  ; 4.643  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.126  ; 5.126  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.120  ; 5.120  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 4.837  ; 4.837  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 4.570  ; 4.570  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 4.567  ; 4.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 4.570  ; 4.570  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.958  ; 4.958  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.374  ; 5.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 4.354  ; 4.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.041  ; 5.041  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 5.033  ; 5.033  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 4.531  ; 4.531  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.864  ; 4.864  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 5.293  ; 5.293  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.337  ; 4.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 4.344  ; 4.344  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 5.374  ; 5.374  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.341  ; 5.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.597  ; 4.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.335  ; 5.335  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 5.005  ; 5.005  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 5.326  ; 5.326  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 5.069  ; 5.069  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 5.084  ; 5.084  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 4.203  ; 4.203  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 4.821  ; 4.821  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 4.755  ; 4.755  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 4.721  ; 4.721  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 4.740  ; 4.740  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 4.747  ; 4.747  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 4.713  ; 4.713  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 4.738  ; 4.738  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 4.754  ; 4.754  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 4.821  ; 4.821  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.204  ; 4.204  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 4.162  ; 4.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 4.396  ; 4.396  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 4.418  ; 4.418  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 5.069  ; 5.069  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.337  ; 5.337  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.027  ; 5.027  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 5.395  ; 5.395  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.043  ; 5.043  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.017  ; 5.017  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 4.365  ; 4.365  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 5.319  ; 5.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 5.013  ; 5.013  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 4.575  ; 4.575  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 5.038  ; 5.038  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.308  ; 5.308  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.229  ; 5.229  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 5.101  ; 5.101  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 5.568  ; 5.568  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 5.032  ; 5.032  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 4.986  ; 4.986  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.637  ; 4.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.061  ; 4.061  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.347  ; 4.347  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.301  ; 2.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.386  ; 2.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.451  ; 2.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.521  ; 2.521  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.974  ; 2.974  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.301  ; 2.301  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.784  ; 2.784  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.784  ; 2.784  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.546  ; 2.546  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.522  ; 2.522  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.574  ; 2.574  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.613  ; 2.613  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.577  ; 2.577  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.522  ; 2.522  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.777  ; 2.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.766  ; 2.766  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.602  ; 2.602  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.360  ; 2.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.419  ; 2.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.530  ; 2.530  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.528  ; 2.528  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.311  ; 2.311  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.367  ; 2.367  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.449  ; 2.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.468  ; 2.468  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.357  ; 2.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.329  ; 2.329  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.798  ; 2.798  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.601  ; 2.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.847  ; 2.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.670  ; 2.670  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.646  ; 2.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.448  ; 2.448  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.715  ; 2.715  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 3.008  ; 3.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.343  ; 2.343  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.189  ; 2.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.454  ; 2.454  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.513  ; 2.513  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.588  ; 2.588  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.454  ; 2.454  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.189  ; 2.189  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.687  ; 2.687  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.543  ; 2.543  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.478  ; 2.478  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.269  ; 2.269  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.468  ; 2.468  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.379  ; 2.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.355  ; 2.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.590  ; 2.590  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.580  ; 2.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.297  ; 2.297  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.524  ; 2.524  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.178  ; 2.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.194  ; 2.194  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.538  ; 2.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.517  ; 2.517  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.253  ; 2.253  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.642  ; 2.642  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.178  ; 2.178  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.184  ; 2.184  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.698  ; 2.698  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.676  ; 2.676  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.328  ; 2.328  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.623  ; 2.623  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.444  ; 2.444  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.555  ; 2.555  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 2.098  ; 2.098  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.363  ; 2.363  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.343  ; 2.343  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.362  ; 2.362  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.367  ; 2.367  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.338  ; 2.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.357  ; 2.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.369  ; 2.369  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.413  ; 2.413  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.097  ; 2.097  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 2.062  ; 2.062  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.182  ; 2.182  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.193  ; 2.193  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.176  ; 2.176  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.487  ; 2.487  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.513  ; 2.513  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.646  ; 2.646  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.525  ; 2.525  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.519  ; 2.519  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.813  ; 2.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.199  ; 2.199  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.694  ; 2.694  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.285  ; 2.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.456  ; 2.456  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.638  ; 2.638  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.598  ; 2.598  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.176  ; 2.176  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.775  ; 2.775  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.464  ; 2.464  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.265  ; 2.265  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.296  ; 2.296  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.016  ; 2.016  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.158  ; 2.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696566   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696566   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 67    ; 67   ;
; Unconstrained Input Port Paths  ; 359   ; 359  ;
; Unconstrained Output Ports      ; 147   ; 147  ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Feb 06 10:42:33 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "SystemTopLevel" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SystemTopLevel -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Warning (332174): Ignored filter at NIOS_II_System.sdc(26): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at NIOS_II_System.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clock50Mhz" -period 20.000ns [get_ports {CLOCK_50}] -waveform {0.000 10.000}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50Mhz CLOCK_50Mhz
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRAM_ADDR[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_CE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_DQ[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_LB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_OE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_UB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_WE_N could not be matched with a port
Warning (332049): Ignored set_max_skew at NIOS_II_System.sdc(47): Argument -to with value [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] contains zero elements
    Info (332050): set_max_skew  -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.5
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.973         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 5.868
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.868         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.292
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.292         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.603
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.603         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.708
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.708         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.721
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.721         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Mon Feb 06 10:42:49 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:15


