#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dfb12690e0 .scope module, "microc_tb" "microc_tb" 2 9;
 .timescale -9 -11;
v0x55dfb1294c30_0 .var "clk", 0 0;
v0x55dfb1294cf0_0 .var "op", 2 0;
v0x55dfb1294e00_0 .net "opcode", 5 0, L_0x55dfb12a7140;  1 drivers
v0x55dfb1294ea0_0 .var "reset", 0 0;
v0x55dfb1294f40_0 .var "s_abs", 0 0;
v0x55dfb1295080_0 .var "s_inc", 0 0;
v0x55dfb1295170_0 .var "s_inm", 0 0;
v0x55dfb1295260_0 .var "we3", 0 0;
v0x55dfb1295350_0 .var "wez", 0 0;
v0x55dfb12953f0_0 .net "z", 0 0, v0x55dfb128f5d0_0;  1 drivers
S_0x55dfb126a3b0 .scope module, "MICROC" "microc" 2 37, 3 5 0, S_0x55dfb12690e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x55dfb1293ae0_0 .net "clk", 0 0, v0x55dfb1294c30_0;  1 drivers
v0x55dfb1293ba0_0 .net "entrada_PC", 9 0, L_0x55dfb12a6c90;  1 drivers
v0x55dfb1293c60_0 .net "op", 2 0, v0x55dfb1294cf0_0;  1 drivers
v0x55dfb1293d00_0 .net "opcode", 5 0, L_0x55dfb12a7140;  alias, 1 drivers
v0x55dfb1293dc0_0 .net "rd1", 7 0, L_0x55dfb12a5e20;  1 drivers
v0x55dfb1293f20_0 .net "rd2", 7 0, L_0x55dfb12a6530;  1 drivers
v0x55dfb1294030_0 .net "reset", 0 0, v0x55dfb1294ea0_0;  1 drivers
v0x55dfb1294120_0 .net "s_abs", 0 0, v0x55dfb1294f40_0;  1 drivers
v0x55dfb12941c0_0 .net "s_inc", 0 0, v0x55dfb1295080_0;  1 drivers
v0x55dfb12942f0_0 .net "s_inm", 0 0, v0x55dfb1295170_0;  1 drivers
v0x55dfb1294390_0 .net "salida_ALU", 7 0, v0x55dfb128ee60_0;  1 drivers
v0x55dfb1294430_0 .net "salida_MEMPROG", 15 0, L_0x55dfb1295700;  1 drivers
v0x55dfb12944d0_0 .net "salida_PC", 9 0, v0x55dfb1290530_0;  1 drivers
v0x55dfb1294570_0 .net "salida_SUM", 9 0, L_0x55dfb1295810;  1 drivers
v0x55dfb1294660_0 .net "salida_ZALU", 0 0, L_0x55dfb12a6a20;  1 drivers
v0x55dfb1294750_0 .net "salida_mux_inc", 9 0, L_0x55dfb12a6a90;  1 drivers
v0x55dfb1294860_0 .net "wd3", 7 0, L_0x55dfb12a6e60;  1 drivers
v0x55dfb1294970_0 .net "we3", 0 0, v0x55dfb1295260_0;  1 drivers
v0x55dfb1294a10_0 .net "wez", 0 0, v0x55dfb1295350_0;  1 drivers
v0x55dfb1294ab0_0 .net "z", 0 0, v0x55dfb128f5d0_0;  alias, 1 drivers
L_0x55dfb12a6680 .part L_0x55dfb1295700, 8, 4;
L_0x55dfb12a6720 .part L_0x55dfb1295700, 4, 4;
L_0x55dfb12a6850 .part L_0x55dfb1295700, 0, 4;
L_0x55dfb12a6bc0 .part L_0x55dfb1295700, 0, 10;
L_0x55dfb12a6dc0 .part L_0x55dfb1295700, 0, 10;
L_0x55dfb12a6f00 .part L_0x55dfb1295700, 4, 8;
L_0x55dfb12a7140 .part L_0x55dfb1295700, 10, 6;
S_0x55dfb12658a0 .scope module, "ALU" "alu" 3 21, 4 1 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55dfb12a6a20 .functor NOT 1, L_0x55dfb12a68f0, C4<0>, C4<0>, C4<0>;
v0x55dfb125ed40_0 .net *"_s3", 0 0, L_0x55dfb12a68f0;  1 drivers
v0x55dfb125ee10_0 .net "a", 7 0, L_0x55dfb12a5e20;  alias, 1 drivers
v0x55dfb128ecc0_0 .net "b", 7 0, L_0x55dfb12a6530;  alias, 1 drivers
v0x55dfb128ed80_0 .net "op", 2 0, v0x55dfb1294cf0_0;  alias, 1 drivers
v0x55dfb128ee60_0 .var "s", 7 0;
v0x55dfb128ef40_0 .net "y", 7 0, v0x55dfb128ee60_0;  alias, 1 drivers
v0x55dfb128f020_0 .net "zero", 0 0, L_0x55dfb12a6a20;  alias, 1 drivers
E_0x55dfb124e710 .event edge, v0x55dfb128ed80_0, v0x55dfb128ecc0_0, v0x55dfb125ee10_0;
L_0x55dfb12a68f0 .reduce/or v0x55dfb128ee60_0;
S_0x55dfb128f180 .scope module, "FFZ" "ffd" 3 22, 5 56 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55dfb128f390_0 .net "carga", 0 0, v0x55dfb1295350_0;  alias, 1 drivers
v0x55dfb128f470_0 .net "clk", 0 0, v0x55dfb1294c30_0;  alias, 1 drivers
v0x55dfb128f530_0 .net "d", 0 0, L_0x55dfb12a6a20;  alias, 1 drivers
v0x55dfb128f5d0_0 .var "q", 0 0;
v0x55dfb128f670_0 .net "reset", 0 0, v0x55dfb1294ea0_0;  alias, 1 drivers
E_0x55dfb124eb00 .event posedge, v0x55dfb128f670_0, v0x55dfb128f470_0;
S_0x55dfb128f800 .scope module, "MEMPROG" "memprog" 3 16, 6 3 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55dfb1295700 .functor BUFZ 16, L_0x55dfb12954e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55dfb128fa20_0 .net *"_s0", 15 0, L_0x55dfb12954e0;  1 drivers
v0x55dfb128fb20_0 .net *"_s2", 11 0, L_0x55dfb1295580;  1 drivers
L_0x7ff90699e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfb128fc00_0 .net *"_s5", 1 0, L_0x7ff90699e018;  1 drivers
v0x55dfb128fcc0_0 .net "a", 9 0, v0x55dfb1290530_0;  alias, 1 drivers
v0x55dfb128fda0_0 .net "clk", 0 0, v0x55dfb1294c30_0;  alias, 1 drivers
v0x55dfb128fe90 .array "mem", 1023 0, 15 0;
v0x55dfb128ff30_0 .net "rd", 15 0, L_0x55dfb1295700;  alias, 1 drivers
L_0x55dfb12954e0 .array/port v0x55dfb128fe90, L_0x55dfb1295580;
L_0x55dfb1295580 .concat [ 10 2 0 0], v0x55dfb1290530_0, L_0x7ff90699e018;
S_0x55dfb1290090 .scope module, "PC" "registro" 3 15, 5 35 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55dfb1290260 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x55dfb1290360_0 .net "clk", 0 0, v0x55dfb1294c30_0;  alias, 1 drivers
v0x55dfb1290450_0 .net "d", 9 0, L_0x55dfb12a6c90;  alias, 1 drivers
v0x55dfb1290530_0 .var "q", 9 0;
v0x55dfb1290600_0 .net "reset", 0 0, v0x55dfb1294ea0_0;  alias, 1 drivers
S_0x55dfb1290740 .scope module, "REGFILE" "regfile" 3 20, 5 4 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55dfb1290ac0_0 .net *"_s0", 31 0, L_0x55dfb1295940;  1 drivers
v0x55dfb1290bc0_0 .net *"_s10", 5 0, L_0x55dfb12a5c40;  1 drivers
L_0x7ff90699e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfb1290ca0_0 .net *"_s13", 1 0, L_0x7ff90699e0f0;  1 drivers
L_0x7ff90699e138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55dfb1290d60_0 .net/2u *"_s14", 7 0, L_0x7ff90699e138;  1 drivers
v0x55dfb1290e40_0 .net *"_s18", 31 0, L_0x55dfb12a5fb0;  1 drivers
L_0x7ff90699e180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfb1290f70_0 .net *"_s21", 27 0, L_0x7ff90699e180;  1 drivers
L_0x7ff90699e1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfb1291050_0 .net/2u *"_s22", 31 0, L_0x7ff90699e1c8;  1 drivers
v0x55dfb1291130_0 .net *"_s24", 0 0, L_0x55dfb12a60e0;  1 drivers
v0x55dfb12911f0_0 .net *"_s26", 7 0, L_0x55dfb12a6220;  1 drivers
v0x55dfb12912d0_0 .net *"_s28", 5 0, L_0x55dfb12a6310;  1 drivers
L_0x7ff90699e060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfb12913b0_0 .net *"_s3", 27 0, L_0x7ff90699e060;  1 drivers
L_0x7ff90699e210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfb1291490_0 .net *"_s31", 1 0, L_0x7ff90699e210;  1 drivers
L_0x7ff90699e258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55dfb1291570_0 .net/2u *"_s32", 7 0, L_0x7ff90699e258;  1 drivers
L_0x7ff90699e0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfb1291650_0 .net/2u *"_s4", 31 0, L_0x7ff90699e0a8;  1 drivers
v0x55dfb1291730_0 .net *"_s6", 0 0, L_0x55dfb12a5a60;  1 drivers
v0x55dfb12917f0_0 .net *"_s8", 7 0, L_0x55dfb12a5ba0;  1 drivers
v0x55dfb12918d0_0 .net "clk", 0 0, v0x55dfb1294c30_0;  alias, 1 drivers
v0x55dfb1291970_0 .net "ra1", 3 0, L_0x55dfb12a6680;  1 drivers
v0x55dfb1291a50_0 .net "ra2", 3 0, L_0x55dfb12a6720;  1 drivers
v0x55dfb1291b30_0 .net "rd1", 7 0, L_0x55dfb12a5e20;  alias, 1 drivers
v0x55dfb1291bf0_0 .net "rd2", 7 0, L_0x55dfb12a6530;  alias, 1 drivers
v0x55dfb1291c90 .array "regb", 15 0, 7 0;
v0x55dfb1291d30_0 .net "wa3", 3 0, L_0x55dfb12a6850;  1 drivers
v0x55dfb1291e10_0 .net "wd3", 7 0, L_0x55dfb12a6e60;  alias, 1 drivers
v0x55dfb1291ef0_0 .net "we3", 0 0, v0x55dfb1295260_0;  alias, 1 drivers
E_0x55dfb124f3c0 .event posedge, v0x55dfb128f470_0;
L_0x55dfb1295940 .concat [ 4 28 0 0], L_0x55dfb12a6680, L_0x7ff90699e060;
L_0x55dfb12a5a60 .cmp/ne 32, L_0x55dfb1295940, L_0x7ff90699e0a8;
L_0x55dfb12a5ba0 .array/port v0x55dfb1291c90, L_0x55dfb12a5c40;
L_0x55dfb12a5c40 .concat [ 4 2 0 0], L_0x55dfb12a6680, L_0x7ff90699e0f0;
L_0x55dfb12a5e20 .functor MUXZ 8, L_0x7ff90699e138, L_0x55dfb12a5ba0, L_0x55dfb12a5a60, C4<>;
L_0x55dfb12a5fb0 .concat [ 4 28 0 0], L_0x55dfb12a6720, L_0x7ff90699e180;
L_0x55dfb12a60e0 .cmp/ne 32, L_0x55dfb12a5fb0, L_0x7ff90699e1c8;
L_0x55dfb12a6220 .array/port v0x55dfb1291c90, L_0x55dfb12a6310;
L_0x55dfb12a6310 .concat [ 4 2 0 0], L_0x55dfb12a6720, L_0x7ff90699e210;
L_0x55dfb12a6530 .functor MUXZ 8, L_0x7ff90699e258, L_0x55dfb12a6220, L_0x55dfb12a60e0, C4<>;
S_0x55dfb12920b0 .scope module, "SUM" "sum" 3 17, 5 28 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55dfb12922a0_0 .net "a", 9 0, L_0x55dfb12a6a90;  alias, 1 drivers
v0x55dfb12923a0_0 .net "b", 9 0, v0x55dfb1290530_0;  alias, 1 drivers
v0x55dfb12924b0_0 .net "y", 9 0, L_0x55dfb1295810;  alias, 1 drivers
L_0x55dfb1295810 .arith/sum 10, L_0x55dfb12a6a90, v0x55dfb1290530_0;
S_0x55dfb12925f0 .scope module, "mux_abs" "mux2" 3 26, 5 46 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55dfb12927c0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x55dfb12928c0_0 .net "d0", 9 0, L_0x55dfb1295810;  alias, 1 drivers
v0x55dfb12929b0_0 .net "d1", 9 0, L_0x55dfb12a6dc0;  1 drivers
v0x55dfb1292a70_0 .net "s", 0 0, v0x55dfb1294f40_0;  alias, 1 drivers
v0x55dfb1292b40_0 .net "y", 9 0, L_0x55dfb12a6c90;  alias, 1 drivers
L_0x55dfb12a6c90 .functor MUXZ 10, L_0x55dfb1295810, L_0x55dfb12a6dc0, v0x55dfb1294f40_0, C4<>;
S_0x55dfb1292cc0 .scope module, "mux_inc" "mux2" 3 25, 5 46 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55dfb1292e90 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x55dfb1292fd0_0 .net "d0", 9 0, L_0x55dfb12a6bc0;  1 drivers
L_0x7ff90699e2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55dfb12930d0_0 .net "d1", 9 0, L_0x7ff90699e2a0;  1 drivers
v0x55dfb12931b0_0 .net "s", 0 0, v0x55dfb1295080_0;  alias, 1 drivers
v0x55dfb1293280_0 .net "y", 9 0, L_0x55dfb12a6a90;  alias, 1 drivers
L_0x55dfb12a6a90 .functor MUXZ 10, L_0x55dfb12a6bc0, L_0x7ff90699e2a0, v0x55dfb1295080_0, C4<>;
S_0x55dfb1293400 .scope module, "mux_inm" "mux2" 3 27, 5 46 0, S_0x55dfb126a3b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55dfb1290910 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x55dfb12936c0_0 .net "d0", 7 0, v0x55dfb128ee60_0;  alias, 1 drivers
v0x55dfb12937d0_0 .net "d1", 7 0, L_0x55dfb12a6f00;  1 drivers
v0x55dfb1293890_0 .net "s", 0 0, v0x55dfb1295170_0;  alias, 1 drivers
v0x55dfb1293960_0 .net "y", 7 0, L_0x55dfb12a6e60;  alias, 1 drivers
L_0x55dfb12a6e60 .functor MUXZ 8, v0x55dfb128ee60_0, L_0x55dfb12a6f00, v0x55dfb1295170_0, C4<>;
    .scope S_0x55dfb1290090;
T_0 ;
    %wait E_0x55dfb124eb00;
    %load/vec4 v0x55dfb1290600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55dfb1290530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dfb1290450_0;
    %assign/vec4 v0x55dfb1290530_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dfb128f800;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x55dfb128fe90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55dfb1290740;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x55dfb1291c90 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55dfb1290740;
T_3 ;
    %wait E_0x55dfb124f3c0;
    %load/vec4 v0x55dfb1291ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55dfb1291e10_0;
    %load/vec4 v0x55dfb1291d30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfb1291c90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dfb12658a0;
T_4 ;
    %wait E_0x55dfb124e710;
    %load/vec4 v0x55dfb128ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55dfb125ee10_0;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55dfb125ee10_0;
    %inv;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55dfb125ee10_0;
    %load/vec4 v0x55dfb128ecc0_0;
    %add;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55dfb125ee10_0;
    %load/vec4 v0x55dfb128ecc0_0;
    %sub;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55dfb125ee10_0;
    %load/vec4 v0x55dfb128ecc0_0;
    %and;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55dfb125ee10_0;
    %load/vec4 v0x55dfb128ecc0_0;
    %or;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55dfb125ee10_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55dfb128ecc0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55dfb128ee60_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55dfb128f180;
T_5 ;
    %wait E_0x55dfb124eb00;
    %load/vec4 v0x55dfb128f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dfb128f5d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55dfb128f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55dfb128f530_0;
    %assign/vec4 v0x55dfb128f5d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dfb12690e0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1294c30_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294c30_0, 0, 1;
    %delay 1500, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dfb12690e0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1294ea0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294ea0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55dfb12690e0;
T_8 ;
    %vpi_call 2 42 "$monitor", "tiempo=%0d >> clk=%b, opcode=%6b \012", $time, v0x55dfb1294c30_0, v0x55dfb1294e00_0 {0 0 0};
    %vpi_call 2 43 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %delay 1500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %load/vec4 v0x55dfb12953f0_0;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %load/vec4 v0x55dfb12953f0_0;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1294f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295260_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55dfb1294cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfb1295350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfb1295170_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
