
ubuntu-preinstalled/pgrep:     file format elf32-littlearm


Disassembly of section .init:

00000e54 <.init>:
 e54:	push	{r3, lr}
 e58:	bl	1d1c <__snprintf_chk@plt+0xbbc>
 e5c:	pop	{r3, pc}

Disassembly of section .plt:

00000e60 <dev_to_tty@plt-0x14>:
     e60:	push	{lr}		; (str lr, [sp, #-4]!)
     e64:	ldr	lr, [pc, #4]	; e70 <dev_to_tty@plt-0x4>
     e68:	add	lr, pc, lr
     e6c:	ldr	pc, [lr, #8]!
     e70:	andeq	r3, r1, ip, asr #32

00000e74 <dev_to_tty@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #77824	; 0x13000
     e7c:	ldr	pc, [ip, #76]!	; 0x4c

00000e80 <signal_name_to_number@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #77824	; 0x13000
     e88:	ldr	pc, [ip, #68]!	; 0x44

00000e8c <strstr@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #77824	; 0x13000
     e94:	ldr	pc, [ip, #60]!	; 0x3c

00000e98 <getpwnam@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #77824	; 0x13000
     ea0:	ldr	pc, [ip, #52]!	; 0x34

00000ea4 <get_ns_id@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #77824	; 0x13000
     eac:	ldr	pc, [ip, #44]!	; 0x2c

00000eb0 <strcmp@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #77824	; 0x13000
     eb8:	ldr	pc, [ip, #36]!	; 0x24

00000ebc <__cxa_finalize@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #77824	; 0x13000
     ec4:	ldr	pc, [ip, #28]!

00000ec8 <strtol@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #77824	; 0x13000
     ed0:	ldr	pc, [ip, #20]!

00000ed4 <regerror@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #77824	; 0x13000
     edc:	ldr	pc, [ip, #12]!

00000ee0 <read@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #77824	; 0x13000
     ee8:	ldr	pc, [ip, #4]!

00000eec <memmove@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #73728	; 0x12000
     ef4:	ldr	pc, [ip, #4092]!	; 0xffc

00000ef8 <free@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #73728	; 0x12000
     f00:	ldr	pc, [ip, #4084]!	; 0xff4

00000f04 <ferror@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #73728	; 0x12000
     f0c:	ldr	pc, [ip, #4076]!	; 0xfec

00000f10 <_exit@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #73728	; 0x12000
     f18:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f1c <dcgettext@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #73728	; 0x12000
     f24:	ldr	pc, [ip, #4060]!	; 0xfdc

00000f28 <strdup@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #73728	; 0x12000
     f30:	ldr	pc, [ip, #4052]!	; 0xfd4

00000f34 <__stack_chk_fail@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #73728	; 0x12000
     f3c:	ldr	pc, [ip, #4044]!	; 0xfcc

00000f40 <sysconf@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #73728	; 0x12000
     f48:	ldr	pc, [ip, #4036]!	; 0xfc4

00000f4c <realloc@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #73728	; 0x12000
     f54:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f58 <regexec@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #73728	; 0x12000
     f60:	ldr	pc, [ip, #4020]!	; 0xfb4

00000f64 <textdomain@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #73728	; 0x12000
     f6c:	ldr	pc, [ip, #4012]!	; 0xfac

00000f70 <getpgrp@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #73728	; 0x12000
     f78:	ldr	pc, [ip, #4004]!	; 0xfa4

00000f7c <__fxstat64@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #73728	; 0x12000
     f84:	ldr	pc, [ip, #3996]!	; 0xf9c

00000f88 <__fpending@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #73728	; 0x12000
     f90:	ldr	pc, [ip, #3988]!	; 0xf94

00000f94 <error@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #73728	; 0x12000
     f9c:	ldr	pc, [ip, #3980]!	; 0xf8c

00000fa0 <open64@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #73728	; 0x12000
     fa8:	ldr	pc, [ip, #3972]!	; 0xf84

00000fac <malloc@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #73728	; 0x12000
     fb4:	ldr	pc, [ip, #3964]!	; 0xf7c

00000fb8 <__libc_start_main@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #73728	; 0x12000
     fc0:	ldr	pc, [ip, #3956]!	; 0xf74

00000fc4 <__gmon_start__@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #73728	; 0x12000
     fcc:	ldr	pc, [ip, #3948]!	; 0xf6c

00000fd0 <getopt_long@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #73728	; 0x12000
     fd8:	ldr	pc, [ip, #3940]!	; 0xf64

00000fdc <kill@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #73728	; 0x12000
     fe4:	ldr	pc, [ip, #3932]!	; 0xf5c

00000fe8 <__ctype_b_loc@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #73728	; 0x12000
     ff0:	ldr	pc, [ip, #3924]!	; 0xf54

00000ff4 <getpid@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #73728	; 0x12000
     ffc:	ldr	pc, [ip, #3916]!	; 0xf4c

00001000 <exit@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #73728	; 0x12000
    1008:	ldr	pc, [ip, #3908]!	; 0xf44

0000100c <flock@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #73728	; 0x12000
    1014:	ldr	pc, [ip, #3900]!	; 0xf3c

00001018 <strtoul@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #73728	; 0x12000
    1020:	ldr	pc, [ip, #3892]!	; 0xf34

00001024 <strlen@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #73728	; 0x12000
    102c:	ldr	pc, [ip, #3884]!	; 0xf2c

00001030 <strchr@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #73728	; 0x12000
    1038:	ldr	pc, [ip, #3876]!	; 0xf24

0000103c <get_ns_name@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #73728	; 0x12000
    1044:	ldr	pc, [ip, #3868]!	; 0xf1c

00001048 <__errno_location@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #73728	; 0x12000
    1050:	ldr	pc, [ip, #3860]!	; 0xf14

00001054 <__strcat_chk@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #73728	; 0x12000
    105c:	ldr	pc, [ip, #3852]!	; 0xf0c

00001060 <__sprintf_chk@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #73728	; 0x12000
    1068:	ldr	pc, [ip, #3844]!	; 0xf04

0000106c <__cxa_atexit@plt>:
    106c:			; <UNDEFINED> instruction: 0xe7fd4778
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #73728	; 0x12000
    1078:	ldr	pc, [ip, #3832]!	; 0xef8

0000107c <memset@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #73728	; 0x12000
    1084:	ldr	pc, [ip, #3824]!	; 0xef0

00001088 <strncpy@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #73728	; 0x12000
    1090:	ldr	pc, [ip, #3816]!	; 0xee8

00001094 <__printf_chk@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #73728	; 0x12000
    109c:	ldr	pc, [ip, #3808]!	; 0xee0

000010a0 <closeproc@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #73728	; 0x12000
    10a8:	ldr	pc, [ip, #3800]!	; 0xed8

000010ac <__fprintf_chk@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #73728	; 0x12000
    10b4:	ldr	pc, [ip, #3792]!	; 0xed0

000010b8 <fclose@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #73728	; 0x12000
    10c0:	ldr	pc, [ip, #3784]!	; 0xec8

000010c4 <getsid@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #73728	; 0x12000
    10cc:	ldr	pc, [ip, #3776]!	; 0xec0

000010d0 <fcntl64@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #73728	; 0x12000
    10d8:	ldr	pc, [ip, #3768]!	; 0xeb8

000010dc <setlocale@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #73728	; 0x12000
    10e4:	ldr	pc, [ip, #3760]!	; 0xeb0

000010e8 <readproc@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #73728	; 0x12000
    10f0:	ldr	pc, [ip, #3752]!	; 0xea8

000010f4 <openproc@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #73728	; 0x12000
    10fc:	ldr	pc, [ip, #3744]!	; 0xea0

00001100 <regcomp@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #73728	; 0x12000
    1108:	ldr	pc, [ip, #3736]!	; 0xe98

0000110c <bindtextdomain@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #73728	; 0x12000
    1114:	ldr	pc, [ip, #3728]!	; 0xe90

00001118 <__xstat64@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #73728	; 0x12000
    1120:	ldr	pc, [ip, #3720]!	; 0xe88

00001124 <fputs@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #73728	; 0x12000
    112c:	ldr	pc, [ip, #3712]!	; 0xe80

00001130 <abort@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #73728	; 0x12000
    1138:	ldr	pc, [ip, #3704]!	; 0xe78

0000113c <close@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #73728	; 0x12000
    1144:	ldr	pc, [ip, #3696]!	; 0xe70

00001148 <getgrnam@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #73728	; 0x12000
    1150:	ldr	pc, [ip, #3688]!	; 0xe68

00001154 <readtask@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #73728	; 0x12000
    115c:	ldr	pc, [ip, #3680]!	; 0xe60

00001160 <__snprintf_chk@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #73728	; 0x12000
    1168:	ldr	pc, [ip, #3672]!	; 0xe58

Disassembly of section .text:

0000116c <.text>:
    116c:	bcs	b3f4f0 <__snprintf_chk@plt+0xb3e390>
    1170:	bcc	b3f4f4 <__snprintf_chk@plt+0xb3e394>
    1174:	push	{r1, r3, r4, r5, r6, sl, lr}
    1178:	ldrshtlt	r4, [sp], r0
    117c:			; <UNDEFINED> instruction: 0x460f58d3
    1180:	bpl	83f504 <__snprintf_chk@plt+0x83e3a4>
    1184:			; <UNDEFINED> instruction: 0xf8df4606
    1188:	ldmdavs	fp, {r5, r9, fp, sp}
    118c:			; <UNDEFINED> instruction: 0xf04f933b
    1190:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    1194:	bcc	53f518 <__snprintf_chk@plt+0x53e3b8>
    1198:	bne	53f51c <__snprintf_chk@plt+0x53e3bc>
    119c:			; <UNDEFINED> instruction: 0xf8552006
    11a0:	stmiapl	fp!, {r1, ip, sp, pc}^
    11a4:			; <UNDEFINED> instruction: 0xf8df4479
    11a8:			; <UNDEFINED> instruction: 0xf8db4a0c
    11ac:	ldrbtmi	r2, [ip], #-0
    11b0:			; <UNDEFINED> instruction: 0xf7ff601a
    11b4:			; <UNDEFINED> instruction: 0xf8dfef94
    11b8:	strtmi	r1, [r0], -r0, lsl #20
    11bc:			; <UNDEFINED> instruction: 0xf7ff4479
    11c0:	strtmi	lr, [r0], -r6, lsr #31
    11c4:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    11c8:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11cc:			; <UNDEFINED> instruction: 0xf00158e8
    11d0:	smlatbcs	r0, fp, lr, pc	; <UNPREDICTABLE>
    11d4:	eorscs	sl, ip, #44, 16	; 0x2c0000
    11d8:			; <UNDEFINED> instruction: 0xf7ff912b
    11dc:			; <UNDEFINED> instruction: 0xf8dfef50
    11e0:			; <UNDEFINED> instruction: 0xf8db19e0
    11e4:	ldrbtmi	r0, [r9], #-0
    11e8:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
    11ec:			; <UNDEFINED> instruction: 0xf0002800
    11f0:			; <UNDEFINED> instruction: 0xf8df838f
    11f4:	strcs	r3, [r1], #-2512	; 0xfffff630
    11f8:	ldrbtmi	r4, [fp], #-678	; 0xfffffd5a
    11fc:	ldcle	0, cr6, [pc, #-112]	; 1194 <__snprintf_chk@plt+0x34>
    1200:	stmdbeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    1204:	strcc	lr, [r1], #-2
    1208:	andsle	r4, r9, r6, lsr #5
    120c:			; <UNDEFINED> instruction: 0xf85946c8
    1210:	stmdavc	r3, {r2, r8, r9, fp}
    1214:	mvnsle	r2, sp, lsr #22
    1218:			; <UNDEFINED> instruction: 0xf7ff3001
    121c:	stmdacs	r0, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
    1220:	blne	cb81ec <__snprintf_chk@plt+0xcb708c>
    1224:	strmi	r1, [r2], r1, ror #24
    1228:	addseq	r4, r2, r0, asr #12
    122c:	orreq	lr, r1, r7, lsl #22
    1230:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1234:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1238:	ldrbtmi	r3, [fp], #-3585	; 0xfffff1ff
    123c:	andge	pc, r4, r3, asr #17
    1240:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1244:	stmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1248:	ldrbtmi	r2, [r9], #-576	; 0xfffffdc0
    124c:			; <UNDEFINED> instruction: 0xf7ff4648
    1250:			; <UNDEFINED> instruction: 0xf8dfef02
    1254:	subcs	r1, r0, #124, 18	; 0x1f0000
    1258:			; <UNDEFINED> instruction: 0xf8df4648
    125c:	ldrbtmi	sl, [r9], #-2424	; 0xfffff688
    1260:			; <UNDEFINED> instruction: 0xf7ff2400
    1264:			; <UNDEFINED> instruction: 0xf8dfeef8
    1268:	ldrbtmi	r3, [sl], #2416	; 0x970
    126c:	movwls	r4, #13435	; 0x347b
    1270:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1274:	movwls	r4, #17531	; 0x447b
    1278:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    127c:	ldrbmi	r4, [r3], -sl, asr #12
    1280:			; <UNDEFINED> instruction: 0x46304639
    1284:	andhi	pc, r0, sp, asr #17
    1288:	mcr	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    128c:			; <UNDEFINED> instruction: 0xf0001c42
    1290:			; <UNDEFINED> instruction: 0xf1a082dd
    1294:			; <UNDEFINED> instruction: 0xf1bc0c3f
    1298:	stmiale	pc!, {r0, r1, r6, r7, r8, r9, sl, fp}^	; <UNPREDICTABLE>
    129c:			; <UNDEFINED> instruction: 0xf853a302
    12a0:	ldrmi	r2, [r3], #-44	; 0xffffffd4
    12a4:	svclt	0x00004718
    12a8:	andeq	r0, r0, pc, lsl #16
    12ac:			; <UNDEFINED> instruction: 0xffffffd5
    12b0:			; <UNDEFINED> instruction: 0xffffffd5
    12b4:			; <UNDEFINED> instruction: 0xffffffd5
    12b8:			; <UNDEFINED> instruction: 0xffffffd5
    12bc:			; <UNDEFINED> instruction: 0xffffffd5
    12c0:			; <UNDEFINED> instruction: 0xffffffd5
    12c4:	andeq	r0, r0, pc, lsl #11
    12c8:	andeq	r0, r0, pc, ror #10
    12cc:			; <UNDEFINED> instruction: 0xffffffd5
    12d0:			; <UNDEFINED> instruction: 0xffffffd5
    12d4:			; <UNDEFINED> instruction: 0xffffffd5
    12d8:			; <UNDEFINED> instruction: 0xffffffd5
    12dc:	andeq	r0, r0, r1, ror #10
    12e0:			; <UNDEFINED> instruction: 0xffffffd5
    12e4:			; <UNDEFINED> instruction: 0xffffffd5
    12e8:			; <UNDEFINED> instruction: 0xffffffd5
    12ec:	andeq	r0, r0, r1, asr #10
    12f0:			; <UNDEFINED> instruction: 0xffffffd5
    12f4:			; <UNDEFINED> instruction: 0xffffffd5
    12f8:			; <UNDEFINED> instruction: 0xffffffd5
    12fc:			; <UNDEFINED> instruction: 0xffffffd5
    1300:	andeq	r0, r0, pc, lsl r5
    1304:	strdeq	r0, [r0], -r9
    1308:			; <UNDEFINED> instruction: 0xffffffd5
    130c:			; <UNDEFINED> instruction: 0xffffffd5
    1310:			; <UNDEFINED> instruction: 0xffffffd5
    1314:			; <UNDEFINED> instruction: 0xffffffd5
    1318:			; <UNDEFINED> instruction: 0xffffffd5
    131c:			; <UNDEFINED> instruction: 0xffffffd5
    1320:			; <UNDEFINED> instruction: 0xffffffd5
    1324:			; <UNDEFINED> instruction: 0xffffffd5
    1328:			; <UNDEFINED> instruction: 0xffffffd5
    132c:			; <UNDEFINED> instruction: 0xffffffd5
    1330:	andeq	r0, r0, sp, ror #9
    1334:			; <UNDEFINED> instruction: 0xffffffd5
    1338:	andeq	r0, r0, r1, ror #9
    133c:	andeq	r0, r0, fp, asr #9
    1340:			; <UNDEFINED> instruction: 0x000004bf
    1344:			; <UNDEFINED> instruction: 0x000004b3
    1348:	muleq	r0, r1, r4
    134c:	andeq	r0, r0, pc, lsl #16
    1350:	andeq	r0, r0, sp, ror r4
    1354:			; <UNDEFINED> instruction: 0xffffffd5
    1358:			; <UNDEFINED> instruction: 0xffffffd5
    135c:	andeq	r0, r0, r1, ror r4
    1360:			; <UNDEFINED> instruction: 0xffffffd5
    1364:	andeq	r0, r0, r3, asr r4
    1368:	andeq	r0, r0, r5, lsr r4
    136c:			; <UNDEFINED> instruction: 0xffffffd5
    1370:			; <UNDEFINED> instruction: 0xffffffd5
    1374:	andeq	r0, r0, sp, lsl r4
    1378:	strdeq	r0, [r0], -sp
    137c:	ldrdeq	r0, [r0], -sp
    1380:			; <UNDEFINED> instruction: 0x000003bd
    1384:	andeq	r0, r0, r3, lsr #7
    1388:	muleq	r0, r7, r3
    138c:	andeq	r0, r0, fp, lsl #7
    1390:			; <UNDEFINED> instruction: 0xffffffd5
    1394:			; <UNDEFINED> instruction: 0xffffffd5
    1398:			; <UNDEFINED> instruction: 0xffffffd5
    139c:			; <UNDEFINED> instruction: 0xffffffd5
    13a0:			; <UNDEFINED> instruction: 0xffffffd5
    13a4:			; <UNDEFINED> instruction: 0xffffffd5
    13a8:			; <UNDEFINED> instruction: 0xffffffd5
    13ac:			; <UNDEFINED> instruction: 0xffffffd5
    13b0:			; <UNDEFINED> instruction: 0xffffffd5
    13b4:			; <UNDEFINED> instruction: 0xffffffd5
    13b8:			; <UNDEFINED> instruction: 0xffffffd5
    13bc:			; <UNDEFINED> instruction: 0xffffffd5
    13c0:			; <UNDEFINED> instruction: 0xffffffd5
    13c4:			; <UNDEFINED> instruction: 0xffffffd5
    13c8:			; <UNDEFINED> instruction: 0xffffffd5
    13cc:			; <UNDEFINED> instruction: 0xffffffd5
    13d0:			; <UNDEFINED> instruction: 0xffffffd5
    13d4:			; <UNDEFINED> instruction: 0xffffffd5
    13d8:			; <UNDEFINED> instruction: 0xffffffd5
    13dc:			; <UNDEFINED> instruction: 0xffffffd5
    13e0:			; <UNDEFINED> instruction: 0xffffffd5
    13e4:			; <UNDEFINED> instruction: 0xffffffd5
    13e8:			; <UNDEFINED> instruction: 0xffffffd5
    13ec:			; <UNDEFINED> instruction: 0xffffffd5
    13f0:			; <UNDEFINED> instruction: 0xffffffd5
    13f4:			; <UNDEFINED> instruction: 0xffffffd5
    13f8:			; <UNDEFINED> instruction: 0xffffffd5
    13fc:			; <UNDEFINED> instruction: 0xffffffd5
    1400:			; <UNDEFINED> instruction: 0xffffffd5
    1404:			; <UNDEFINED> instruction: 0xffffffd5
    1408:			; <UNDEFINED> instruction: 0xffffffd5
    140c:			; <UNDEFINED> instruction: 0xffffffd5
    1410:			; <UNDEFINED> instruction: 0xffffffd5
    1414:			; <UNDEFINED> instruction: 0xffffffd5
    1418:			; <UNDEFINED> instruction: 0xffffffd5
    141c:			; <UNDEFINED> instruction: 0xffffffd5
    1420:			; <UNDEFINED> instruction: 0xffffffd5
    1424:			; <UNDEFINED> instruction: 0xffffffd5
    1428:			; <UNDEFINED> instruction: 0xffffffd5
    142c:			; <UNDEFINED> instruction: 0xffffffd5
    1430:			; <UNDEFINED> instruction: 0xffffffd5
    1434:			; <UNDEFINED> instruction: 0xffffffd5
    1438:			; <UNDEFINED> instruction: 0xffffffd5
    143c:			; <UNDEFINED> instruction: 0xffffffd5
    1440:			; <UNDEFINED> instruction: 0xffffffd5
    1444:			; <UNDEFINED> instruction: 0xffffffd5
    1448:			; <UNDEFINED> instruction: 0xffffffd5
    144c:			; <UNDEFINED> instruction: 0xffffffd5
    1450:			; <UNDEFINED> instruction: 0xffffffd5
    1454:			; <UNDEFINED> instruction: 0xffffffd5
    1458:			; <UNDEFINED> instruction: 0xffffffd5
    145c:			; <UNDEFINED> instruction: 0xffffffd5
    1460:			; <UNDEFINED> instruction: 0xffffffd5
    1464:			; <UNDEFINED> instruction: 0xffffffd5
    1468:			; <UNDEFINED> instruction: 0xffffffd5
    146c:			; <UNDEFINED> instruction: 0xffffffd5
    1470:			; <UNDEFINED> instruction: 0xffffffd5
    1474:			; <UNDEFINED> instruction: 0xffffffd5
    1478:			; <UNDEFINED> instruction: 0xffffffd5
    147c:			; <UNDEFINED> instruction: 0xffffffd5
    1480:			; <UNDEFINED> instruction: 0xffffffd5
    1484:			; <UNDEFINED> instruction: 0xffffffd5
    1488:			; <UNDEFINED> instruction: 0xffffffd5
    148c:			; <UNDEFINED> instruction: 0xffffffd5
    1490:			; <UNDEFINED> instruction: 0xffffffd5
    1494:			; <UNDEFINED> instruction: 0xffffffd5
    1498:			; <UNDEFINED> instruction: 0xffffffd5
    149c:			; <UNDEFINED> instruction: 0xffffffd5
    14a0:			; <UNDEFINED> instruction: 0xffffffd5
    14a4:			; <UNDEFINED> instruction: 0xffffffd5
    14a8:			; <UNDEFINED> instruction: 0xffffffd5
    14ac:			; <UNDEFINED> instruction: 0xffffffd5
    14b0:			; <UNDEFINED> instruction: 0xffffffd5
    14b4:			; <UNDEFINED> instruction: 0xffffffd5
    14b8:			; <UNDEFINED> instruction: 0xffffffd5
    14bc:			; <UNDEFINED> instruction: 0xffffffd5
    14c0:			; <UNDEFINED> instruction: 0xffffffd5
    14c4:			; <UNDEFINED> instruction: 0xffffffd5
    14c8:			; <UNDEFINED> instruction: 0xffffffd5
    14cc:			; <UNDEFINED> instruction: 0xffffffd5
    14d0:			; <UNDEFINED> instruction: 0xffffffd5
    14d4:			; <UNDEFINED> instruction: 0xffffffd5
    14d8:			; <UNDEFINED> instruction: 0xffffffd5
    14dc:			; <UNDEFINED> instruction: 0xffffffd5
    14e0:			; <UNDEFINED> instruction: 0xffffffd5
    14e4:			; <UNDEFINED> instruction: 0xffffffd5
    14e8:			; <UNDEFINED> instruction: 0xffffffd5
    14ec:			; <UNDEFINED> instruction: 0xffffffd5
    14f0:			; <UNDEFINED> instruction: 0xffffffd5
    14f4:			; <UNDEFINED> instruction: 0xffffffd5
    14f8:			; <UNDEFINED> instruction: 0xffffffd5
    14fc:			; <UNDEFINED> instruction: 0xffffffd5
    1500:			; <UNDEFINED> instruction: 0xffffffd5
    1504:			; <UNDEFINED> instruction: 0xffffffd5
    1508:			; <UNDEFINED> instruction: 0xffffffd5
    150c:			; <UNDEFINED> instruction: 0xffffffd5
    1510:			; <UNDEFINED> instruction: 0xffffffd5
    1514:			; <UNDEFINED> instruction: 0xffffffd5
    1518:			; <UNDEFINED> instruction: 0xffffffd5
    151c:			; <UNDEFINED> instruction: 0xffffffd5
    1520:			; <UNDEFINED> instruction: 0xffffffd5
    1524:			; <UNDEFINED> instruction: 0xffffffd5
    1528:			; <UNDEFINED> instruction: 0xffffffd5
    152c:			; <UNDEFINED> instruction: 0xffffffd5
    1530:			; <UNDEFINED> instruction: 0xffffffd5
    1534:			; <UNDEFINED> instruction: 0xffffffd5
    1538:			; <UNDEFINED> instruction: 0xffffffd5
    153c:			; <UNDEFINED> instruction: 0xffffffd5
    1540:			; <UNDEFINED> instruction: 0xffffffd5
    1544:			; <UNDEFINED> instruction: 0xffffffd5
    1548:			; <UNDEFINED> instruction: 0xffffffd5
    154c:			; <UNDEFINED> instruction: 0xffffffd5
    1550:			; <UNDEFINED> instruction: 0xffffffd5
    1554:			; <UNDEFINED> instruction: 0xffffffd5
    1558:			; <UNDEFINED> instruction: 0xffffffd5
    155c:			; <UNDEFINED> instruction: 0xffffffd5
    1560:			; <UNDEFINED> instruction: 0xffffffd5
    1564:			; <UNDEFINED> instruction: 0xffffffd5
    1568:			; <UNDEFINED> instruction: 0xffffffd5
    156c:			; <UNDEFINED> instruction: 0xffffffd5
    1570:			; <UNDEFINED> instruction: 0xffffffd5
    1574:			; <UNDEFINED> instruction: 0xffffffd5
    1578:			; <UNDEFINED> instruction: 0xffffffd5
    157c:			; <UNDEFINED> instruction: 0xffffffd5
    1580:			; <UNDEFINED> instruction: 0xffffffd5
    1584:			; <UNDEFINED> instruction: 0xffffffd5
    1588:			; <UNDEFINED> instruction: 0xffffffd5
    158c:			; <UNDEFINED> instruction: 0xffffffd5
    1590:			; <UNDEFINED> instruction: 0xffffffd5
    1594:			; <UNDEFINED> instruction: 0xffffffd5
    1598:			; <UNDEFINED> instruction: 0xffffffd5
    159c:			; <UNDEFINED> instruction: 0xffffffd5
    15a0:			; <UNDEFINED> instruction: 0xffffffd5
    15a4:			; <UNDEFINED> instruction: 0xffffffd5
    15a8:			; <UNDEFINED> instruction: 0xffffffd5
    15ac:	andeq	r0, r0, r7, asr #6
    15b0:	andeq	r0, r0, fp, lsr #6
    15b4:	andeq	r0, r0, r1, lsl r3
    15b8:			; <UNDEFINED> instruction: 0x3624f8df
    15bc:	stmiapl	fp!, {r0, r1, r8, fp, ip, pc}^
    15c0:			; <UNDEFINED> instruction: 0xf0016818
    15c4:	stmdacs	r0, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    15c8:	mrcge	4, 2, APSR_nzcv, cr6, cr15, {3}
    15cc:			; <UNDEFINED> instruction: 0xf000203f
    15d0:			; <UNDEFINED> instruction: 0xf8dffc5d
    15d4:	andcs	r3, sl, #12, 12	; 0xc00000
    15d8:	stmiapl	r8!, {r8, sp}^
    15dc:			; <UNDEFINED> instruction: 0xf7ff6800
    15e0:	blls	13c7b8 <__snprintf_chk@plt+0x13b658>
    15e4:	stmdacs	r0, {r3, r4, r6, r7, r9, sp, lr}
    15e8:	strcc	sp, [r1], #-240	; 0xffffff10
    15ec:			; <UNDEFINED> instruction: 0xf8dfe644
    15f0:			; <UNDEFINED> instruction: 0xf8df35f0
    15f4:	stmiapl	fp!, {r4, r5, r6, r7, r8, sl, pc}^
    15f8:	ldmdavs	r8, {r3, r4, r5, r6, r7, sl, lr}
    15fc:			; <UNDEFINED> instruction: 0xf7ff9305
    1600:			; <UNDEFINED> instruction: 0xf8c8ec40
    1604:	andcc	r0, r1, r4
    1608:	mrcge	4, 1, APSR_nzcv, cr6, cr15, {3}
    160c:	stcl	7, cr15, [ip], #1020	; 0x3fc
    1610:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    1614:	stmdavs	r2, {r0, r3, r4, fp, ip, sp, lr}
    1618:	andscs	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    161c:			; <UNDEFINED> instruction: 0xf57f0511
    1620:	ldrmi	sl, [r8], -fp, lsr #28
    1624:	tstcs	r0, sl, lsl #4
    1628:	mcrr	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    162c:	andeq	pc, r4, r8, asr #17
    1630:			; <UNDEFINED> instruction: 0xf8dfe622
    1634:	andcs	r3, r1, #180, 10	; 0x2d000000
    1638:	orrsvs	r4, sl, #2063597568	; 0x7b000000
    163c:			; <UNDEFINED> instruction: 0xf8dfe61c
    1640:	andcs	r3, r1, #172, 10	; 0x2b000000
    1644:	ldrbvs	r4, [sl, #-1147]	; 0xfffffb85
    1648:			; <UNDEFINED> instruction: 0xf8dfe616
    164c:	ldrbtmi	r2, [sl], #-1444	; 0xfffffa5c
    1650:	ldrdne	lr, [r6], -r2
    1654:	tstmi	r9, #84992	; 0x14c00
    1658:	movweq	lr, #2641	; 0xa51
    165c:	movwcs	sp, #4534	; 0x11b6
    1660:			; <UNDEFINED> instruction: 0xe6096353
    1664:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1668:	strne	pc, [r8, #2271]	; 0x8df
    166c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1670:			; <UNDEFINED> instruction: 0xf0016818
    1674:			; <UNDEFINED> instruction: 0xf8dffb09
    1678:	ldrbtmi	r3, [fp], #-1408	; 0xfffffa80
    167c:	stmdacs	r0, {r3, r4, r8, r9, sp, lr}
    1680:			; <UNDEFINED> instruction: 0xe7a3d1b3
    1684:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1688:	ldrbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    168c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1690:			; <UNDEFINED> instruction: 0xf0016818
    1694:			; <UNDEFINED> instruction: 0xf8dffaf9
    1698:	ldrbtmi	r3, [fp], #-1384	; 0xfffffa98
    169c:	stmdacs	r0, {r3, r4, r7, r9, sp, lr}
    16a0:	ldr	sp, [r3, r3, lsr #3]
    16a4:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    16a8:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    16ac:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    16b0:			; <UNDEFINED> instruction: 0xf0016818
    16b4:			; <UNDEFINED> instruction: 0xf8dffae9
    16b8:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
    16bc:	stmdacs	r0, {r3, r4, r6, r9, sp, lr}
    16c0:			; <UNDEFINED> instruction: 0xe783d193
    16c4:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
    16c8:	stmiapl	fp!, {r0, sl, ip, sp}^
    16cc:			; <UNDEFINED> instruction: 0xf0006818
    16d0:			; <UNDEFINED> instruction: 0xf8dffbb7
    16d4:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
    16d8:	strb	r6, [sp, #1176]	; 0x498
    16dc:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    16e0:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    16e4:	blvs	14c5704 <__snprintf_chk@plt+0x14c45a4>
    16e8:	b	1452354 <__snprintf_chk@plt+0x14511f4>
    16ec:			; <UNDEFINED> instruction: 0xf47f0300
    16f0:	movwcs	sl, #8045	; 0x1f6d
    16f4:	orrsvs	r3, r3, r1, lsl #8
    16f8:			; <UNDEFINED> instruction: 0xf8dfe5be
    16fc:	ldrbtmi	r2, [sl], #-1304	; 0xfffffae8
    1700:	ldrdne	lr, [r6], -r2
    1704:	tstmi	r9, #84992	; 0x14c00
    1708:	movweq	lr, #2641	; 0xa51
    170c:	svcge	0x005ef47f
    1710:	strcc	r2, [r1], #-769	; 0xfffffcff
    1714:	str	r6, [pc, #467]!	; 18ef <__snprintf_chk@plt+0x78f>
    1718:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    171c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1720:	str	r6, [r9, #1242]!	; 0x4da
    1724:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1728:	blvs	ff4d2918 <__snprintf_chk@plt+0xff4d17b8>
    172c:			; <UNDEFINED> instruction: 0xf0402b00
    1730:	movwcs	r8, #8730	; 0x221a
    1734:	ldr	r6, [pc, #979]	; 1b0f <__snprintf_chk@plt+0x9af>
    1738:	strtcc	pc, [r4], #2271	; 0x8df
    173c:	strbtne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1740:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1744:			; <UNDEFINED> instruction: 0xf0016818
    1748:			; <UNDEFINED> instruction: 0xf8dffa9f
    174c:	ldrbtmi	r3, [fp], #-1240	; 0xfffffb28
    1750:	stmdacs	r0, {r3, r4, r9, sp, lr}
    1754:	svcge	0x0049f47f
    1758:			; <UNDEFINED> instruction: 0xf8dfe738
    175c:	andcs	r3, r1, #204, 8	; 0xcc000000
    1760:	addsvs	r4, sl, fp, ror r4
    1764:			; <UNDEFINED> instruction: 0xf8dfe588
    1768:	andcs	r3, r1, #196, 8	; 0xc4000000
    176c:	ldrvs	r4, [sl, #-1147]	; 0xfffffb85
    1770:			; <UNDEFINED> instruction: 0xf8dfe582
    1774:	stmiapl	fp!, {r2, r3, r5, r6, sl, ip, sp}^
    1778:			; <UNDEFINED> instruction: 0xf0006818
    177c:			; <UNDEFINED> instruction: 0xf8dffb61
    1780:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    1784:	ldrb	r6, [r7, #-24]!	; 0xffffffe8
    1788:	strtcc	pc, [r8], #2271	; 0x8df
    178c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1790:	ldrb	r6, [r1, #-1562]!	; 0xfffff9e6
    1794:	strtcc	pc, [r0], #2271	; 0x8df
    1798:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    179c:	strb	r6, [fp, #-218]!	; 0xffffff26
    17a0:	ldrne	pc, [r8], #2271	; 0x8df
    17a4:	andcs	r2, r0, r5, lsl #4
    17a8:			; <UNDEFINED> instruction: 0xf7ff4479
    17ac:			; <UNDEFINED> instruction: 0xf8dfebb8
    17b0:			; <UNDEFINED> instruction: 0xf8db3490
    17b4:	ldrbtmi	r2, [fp], #-0
    17b8:	andcs	r4, r1, r1, lsl #12
    17bc:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    17c0:			; <UNDEFINED> instruction: 0xf7ff2000
    17c4:			; <UNDEFINED> instruction: 0xf8dfec1e
    17c8:			; <UNDEFINED> instruction: 0xf8df3418
    17cc:	stmiapl	fp!, {r3, r4, r5, r6, sl, ip}^
    17d0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    17d4:	blx	163d7e0 <__snprintf_chk@plt+0x163c680>
    17d8:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    17dc:	tstvs	r8, fp, ror r4
    17e0:			; <UNDEFINED> instruction: 0xf47f2800
    17e4:	ldrbt	sl, [r1], r2, lsl #30
    17e8:			; <UNDEFINED> instruction: 0xf8df4bfd
    17ec:	stmiapl	fp!, {r5, r6, sl, ip}^
    17f0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    17f4:	blx	123d800 <__snprintf_chk@plt+0x123c6a0>
    17f8:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    17fc:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    1800:			; <UNDEFINED> instruction: 0xf47f2800
    1804:			; <UNDEFINED> instruction: 0xe6e1aef2
    1808:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    180c:	cfldrdvs	mvd4, [r3, #488]	; 0x1e8
    1810:	ldrbvs	r3, [r3, #769]	; 0x301
    1814:	blmi	ffcbacdc <__snprintf_chk@plt+0xffcb9b7c>
    1818:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    181c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1820:			; <UNDEFINED> instruction: 0xf0016818
    1824:			; <UNDEFINED> instruction: 0xf8dffa31
    1828:	ldrbtmi	r3, [fp], #-1076	; 0xfffffbcc
    182c:	stmdacs	r0, {r3, r4, r6, r8, sp, lr}
    1830:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {3}
    1834:	blmi	ffabb364 <__snprintf_chk@plt+0xffaba204>
    1838:	stmiapl	fp!, {r0, sl, ip, sp}^
    183c:			; <UNDEFINED> instruction: 0xf0006818
    1840:			; <UNDEFINED> instruction: 0xf8dffaff
    1844:	ldrbtmi	r3, [fp], #-1052	; 0xfffffbe4
    1848:	ldr	r6, [r5, #-1432]	; 0xfffffa68
    184c:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    1850:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1854:	bcs	220b4 <__snprintf_chk@plt+0x20f54>
    1858:			; <UNDEFINED> instruction: 0xf1b8d167
    185c:	cmnle	r8, r0, lsl #30
    1860:	strcc	pc, [r4], #-2271	; 0xfffff721
    1864:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1868:			; <UNDEFINED> instruction: 0x2e011af6
    186c:	adchi	pc, pc, r0
    1870:	orrhi	pc, pc, r0, lsl #6
    1874:			; <UNDEFINED> instruction: 0xf0002c00
    1878:	stmdage	lr, {r3, r7, r8, pc}
    187c:	ldc2l	0, cr15, [sl, #-0]
    1880:	ldrbtmi	r4, [fp], #-3066	; 0xfffff406
    1884:	pkhbtmi	r6, r0, sl, lsl #16
    1888:			; <UNDEFINED> instruction: 0xf0402a00
    188c:	cdpvs	0, 1, cr8, cr15, cr6, {5}
    1890:	svccs	0x00009e0e
    1894:	rschi	pc, ip, r0, asr #32
    1898:	vldmiavs	ip, {s9-s253}
    189c:	ldrbtmi	r6, [sl], #-2265	; 0xfffff727
    18a0:	ldmdavs	r5, {r2, r3, r8, r9, lr}
    18a4:	rschi	pc, pc, r0
    18a8:	stcle	14, cr2, [r2, #-0]
    18ac:			; <UNDEFINED> instruction: 0xf8df3701
    18b0:	adcsmi	r9, lr, #196, 6	; 0x10000003
    18b4:	streq	pc, [r8], #-416	; 0xfffffe60
    18b8:			; <UNDEFINED> instruction: 0xf1a044f9
    18bc:	andle	r0, fp, r4, lsl #16
    18c0:	eorscc	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    18c4:			; <UNDEFINED> instruction: 0xf8544649
    18c8:	andcs	r2, r1, r7, lsr r0
    18cc:	strls	r3, [r0, #-1793]	; 0xfffff8ff
    18d0:	bl	ff83f8d4 <__snprintf_chk@plt+0xff83e774>
    18d4:	ldrhle	r4, [r3, #46]!	; 0x2e
    18d8:	andcs	r4, r1, r7, ror #23
    18dc:	ldrbtmi	r4, [fp], #-2535	; 0xfffff619
    18e0:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    18e4:	eorscc	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    18e8:	eorscs	pc, r6, r4, asr r8	; <UNPREDICTABLE>
    18ec:	bl	ff4bf8f0 <__snprintf_chk@plt+0xff4be790>
    18f0:	blx	feda9130 <__snprintf_chk@plt+0xfeda7fd0>
    18f4:	stmdbeq	r0, {r1, r2, r7, ip, sp, lr, pc}^
    18f8:	blmi	fea54484 <__snprintf_chk@plt+0xfea53324>
    18fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1900:	blls	edb970 <__snprintf_chk@plt+0xeda810>
    1904:			; <UNDEFINED> instruction: 0xf040405a
    1908:	eorslt	r8, sp, r1, lsr r1
    190c:	svchi	0x00f0e8bd
    1910:			; <UNDEFINED> instruction: 0xf10d4bdc
    1914:	ldrbtmi	r0, [fp], #-2476	; 0xfffff654
    1918:	muleq	r3, r3, r8
    191c:	eorls	r0, fp, fp, lsl #24
    1920:	adcsne	pc, r0, sp, lsr #17
    1924:	adcscc	pc, r2, sp, lsl #17
    1928:			; <UNDEFINED> instruction: 0xf1b8e493
    192c:			; <UNDEFINED> instruction: 0xf0000f00
    1930:			; <UNDEFINED> instruction: 0x4640811f
    1934:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    1938:	bl	cbf93c <__snprintf_chk@plt+0xcbe7dc>
    193c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1940:	adcshi	pc, fp, r0, asr #5
    1944:	strbmi	sl, [r1], -lr, lsl #20
    1948:			; <UNDEFINED> instruction: 0xf7ff2003
    194c:	bllt	143c5b4 <__snprintf_chk@plt+0x143b454>
    1950:			; <UNDEFINED> instruction: 0xf4039b12
    1954:			; <UNDEFINED> instruction: 0xf5b34370
    1958:			; <UNDEFINED> instruction: 0xd1244f00
    195c:	tstcs	sl, #3620864	; 0x374000
    1960:			; <UNDEFINED> instruction: 0xf1732a01
    1964:	blle	78256c <__snprintf_chk@plt+0x78140c>
    1968:	ldrbtmi	r4, [fp], #-3015	; 0xfffff439
    196c:	blcs	1d0e0 <__snprintf_chk@plt+0x1bf80>
    1970:	adcshi	pc, r9, r0
    1974:	strbmi	r2, [r0], -r5, lsl #2
    1978:	bl	123f97c <__snprintf_chk@plt+0x123e81c>
    197c:			; <UNDEFINED> instruction: 0xf0003001
    1980:	bge	1a1d34 <__snprintf_chk@plt+0x1a0bd4>
    1984:	strbmi	r2, [r0], -sp, lsl #2
    1988:			; <UNDEFINED> instruction: 0xf04f2300
    198c:			; <UNDEFINED> instruction: 0xf04f0900
    1990:	movwls	r0, #27136	; 0x6a00
    1994:	bls	23c0d0 <__snprintf_chk@plt+0x23af70>
    1998:	bls	2bc0d4 <__snprintf_chk@plt+0x2baf74>
    199c:	bl	fe63f9a0 <__snprintf_chk@plt+0xfe63e840>
    19a0:			; <UNDEFINED> instruction: 0xf0003001
    19a4:			; <UNDEFINED> instruction: 0x46408098
    19a8:	bl	ff23f9ac <__snprintf_chk@plt+0xff23e84c>
    19ac:	andcs	r4, r0, #187392	; 0x2dc00
    19b0:	ldrbvs	r4, [sl], #-1147	; 0xfffffb85
    19b4:	andcs	r4, r5, #2981888	; 0x2d8000
    19b8:	ldrbtmi	r2, [r9], #-0
    19bc:	b	febbf9c0 <__snprintf_chk@plt+0xfebbe860>
    19c0:	ldrdcc	pc, [r0], -fp
    19c4:	strmi	r2, [r2], -r0, lsl #2
    19c8:			; <UNDEFINED> instruction: 0xf7ff2001
    19cc:			; <UNDEFINED> instruction: 0xf857eae4
    19d0:	blmi	fec09a64 <__snprintf_chk@plt+0xfec08904>
    19d4:	subsvs	r4, sl, fp, ror r4
    19d8:	blls	3bb71c <__snprintf_chk@plt+0x3ba5bc>
    19dc:	vldmdble	lr!, {d2-d1}
    19e0:	strcs	r4, [r0], #-4013	; 0xfffff053
    19e4:	adcsge	pc, r4, #14614528	; 0xdf0000
    19e8:			; <UNDEFINED> instruction: 0xf8df4626
    19ec:	ldrbtmi	r9, [pc], #-692	; 19f4 <__snprintf_chk@plt+0x894>
    19f0:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    19f4:			; <UNDEFINED> instruction: 0xf8d9e007
    19f8:	ldmiblt	fp!, {r4, r6, ip, sp}^
    19fc:	blls	38ea08 <__snprintf_chk@plt+0x38d8a8>
    1a00:	adcsmi	r3, r3, #1048576	; 0x100000
    1a04:	ldmdavs	r9!, {r2, r3, r5, r8, sl, fp, ip, lr, pc}^
    1a08:	eorseq	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    1a0c:	b	ff9bfa10 <__snprintf_chk@plt+0xff9be8b0>
    1a10:	mvnsle	r3, r1
    1a14:	bl	63fa18 <__snprintf_chk@plt+0x63e8b8>
    1a18:	ldrdlt	pc, [r0], -r0
    1a1c:	svceq	0x0003f1bb
    1a20:	ldrbmi	sp, [r1], -sp, ror #1
    1a24:	andcs	r2, r0, r5, lsl #4
    1a28:	b	1e3fa2c <__snprintf_chk@plt+0x1e3e8cc>
    1a2c:	eorscc	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    1a30:			; <UNDEFINED> instruction: 0x46024659
    1a34:			; <UNDEFINED> instruction: 0xf7ff2000
    1a38:	strb	lr, [r0, lr, lsr #21]!
    1a3c:	andcs	r4, r5, #2506752	; 0x264000
    1a40:	ldrbtmi	r2, [r9], #-0
    1a44:	b	1abfa48 <__snprintf_chk@plt+0x1abe8e8>
    1a48:	andeq	pc, r4, #8, 2
    1a4c:	eorscc	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    1a50:	eorscs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    1a54:	andcs	r4, r1, r1, lsl #12
    1a58:	bl	73fa5c <__snprintf_chk@plt+0x73e8fc>
    1a5c:	strcs	lr, [r0], #-1998	; 0xfffff832
    1a60:	ldrbtmi	r4, [sl], #-2705	; 0xfffff56f
    1a64:	bllt	1a9d2b4 <__snprintf_chk@plt+0x1a9c154>
    1a68:			; <UNDEFINED> instruction: 0xf084fab4
    1a6c:	strb	r0, [r3, -r0, asr #18]
    1a70:	ldrtmi	r4, [r3], -lr, lsl #17
    1a74:	smlabbcs	r1, lr, sl, r4
    1a78:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    1a7c:			; <UNDEFINED> instruction: 0xf7ff6800
    1a80:	vmovls.32	d14[0], lr
    1a84:			; <UNDEFINED> instruction: 0xf8dfe735
    1a88:			; <UNDEFINED> instruction: 0xf1a0922c
    1a8c:	svcmi	0x008a0808
    1a90:	ldrbtmi	r4, [pc], #-1273	; 1a98 <__snprintf_chk@plt+0x938>
    1a94:	strcc	lr, [r1], #-11
    1a98:	adcmi	r4, r6, #59768832	; 0x3900000
    1a9c:	andeq	pc, r1, pc, asr #32
    1aa0:	eorscs	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    1aa4:	strbmi	fp, [sp], -r8, lsl #30
    1aa8:			; <UNDEFINED> instruction: 0xf7ff462b
    1aac:	adcmi	lr, r6, #244, 20	; 0xf4000
    1ab0:	mcrls	12, 0, sp, cr14, cr1, {7}
    1ab4:			; <UNDEFINED> instruction: 0xf000e71d
    1ab8:	blmi	fe040264 <__snprintf_chk@plt+0xfe03f104>
    1abc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    1ac0:			; <UNDEFINED> instruction: 0xe777645a
    1ac4:	tstcs	r1, r9, ror r8
    1ac8:	stmdapl	r8!, {r0, r2, r3, r4, r5, r6, r9, fp, lr}
    1acc:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1ad0:	b	ffb3fad4 <__snprintf_chk@plt+0xffb3e974>
    1ad4:			; <UNDEFINED> instruction: 0xf7ffe7c8
    1ad8:	stmdavs	r3, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    1adc:			; <UNDEFINED> instruction: 0xf0333b0b
    1ae0:			; <UNDEFINED> instruction: 0xf47f0302
    1ae4:			; <UNDEFINED> instruction: 0xf10daf60
    1ae8:	andcs	r0, fp, #160, 18	; 0x280000
    1aec:	movwcs	r4, #1600	; 0x640
    1af0:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
    1af4:			; <UNDEFINED> instruction: 0x932a3328
    1af8:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1afc:			; <UNDEFINED> instruction: 0xf77f2800
    1b00:	stmdbge	r6, {r1, r4, r6, r8, r9, sl, fp, sp, pc}
    1b04:	strbmi	r2, [r8], -sl, lsl #4
    1b08:	b	fe1bfb0c <__snprintf_chk@plt+0xfe1be9ac>
    1b0c:	strbmi	r9, [fp, #-2822]	; 0xfffff4fa
    1b10:			; <UNDEFINED> instruction: 0xf67f4682
    1b14:	stmdacs	r0, {r3, r6, r8, r9, sl, fp, sp, pc}
    1b18:	svcge	0x0045f77f
    1b1c:	mulls	r0, r3, r8
    1b20:	svceq	0x0000f1b9
    1b24:			; <UNDEFINED> instruction: 0xf7ffd007
    1b28:	stmdavs	r3, {r5, r6, r9, fp, sp, lr, pc}
    1b2c:	andscc	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
    1b30:			; <UNDEFINED> instruction: 0xf57f049b
    1b34:	andscs	sl, r0, r8, lsr pc
    1b38:			; <UNDEFINED> instruction: 0xf992f000
    1b3c:	strmi	r2, [r1], r1, lsl #6
    1b40:			; <UNDEFINED> instruction: 0xf8c94640
    1b44:			; <UNDEFINED> instruction: 0xf8c93000
    1b48:			; <UNDEFINED> instruction: 0xf7ffa008
    1b4c:	blmi	177c734 <__snprintf_chk@plt+0x177b5d4>
    1b50:			; <UNDEFINED> instruction: 0xf8c3447b
    1b54:	str	r9, [r3], r4, asr #32
    1b58:	b	1dbfb5c <__snprintf_chk@plt+0x1dbe9fc>
    1b5c:	blcs	2dbb70 <__snprintf_chk@plt+0x2daa10>
    1b60:	svcge	0x000ff47f
    1b64:	strhtcs	lr, [r9], #-127	; 0xffffff81
    1b68:			; <UNDEFINED> instruction: 0xf990f000
    1b6c:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b70:	andcs	r4, r5, #1392640	; 0x154000
    1b74:	andcs	r4, r0, r9, ror r4
    1b78:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b7c:	ldrdcc	pc, [r0], -fp
    1b80:	strmi	r2, [r2], -r0, lsl #2
    1b84:			; <UNDEFINED> instruction: 0xf7ff2002
    1b88:	ldmdbmi	r0, {r1, r2, r9, fp, sp, lr, pc}^
    1b8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b90:	stmdbmi	pc, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1b94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1b98:	svclt	0x0000e7ed
    1b9c:	andeq	r2, r1, r4, asr #26
    1ba0:	andeq	r0, r0, r4, lsl r1
    1ba4:	andeq	r2, r1, r6, lsr #26
    1ba8:	andeq	r0, r0, r8, lsr r1
    1bac:	andeq	r0, r0, r4, lsr r1
    1bb0:	andeq	r2, r0, ip, asr #14
    1bb4:	andeq	r2, r0, r6, asr #11
    1bb8:	andeq	r2, r0, r4, lsr #11
    1bbc:	andeq	r0, r0, r0, lsr #2
    1bc0:	muleq	r0, sl, r5
    1bc4:	andeq	r2, r1, sl, lsl lr
    1bc8:	andeq	r2, r1, sl, asr #27
    1bcc:	andeq	r2, r0, r6, lsr #10
    1bd0:	andeq	r2, r0, r2, lsr r5
    1bd4:	andeq	r2, r1, r6, lsl #19
    1bd8:	strheq	r1, [r0], -r5
    1bdc:	andeq	r2, r1, r0, lsr #27
    1be0:	andeq	r0, r0, r0, asr #2
    1be4:	andeq	r2, r1, ip, lsl #20
    1be8:	ldrdeq	r2, [r1], -ip
    1bec:	ldrdeq	r2, [r1], -r0
    1bf0:	andeq	r2, r1, r6, asr #19
    1bf4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1bf8:	muleq	r1, sl, r9
    1bfc:	andeq	r0, r0, r7, ror #24
    1c00:	andeq	r2, r1, sl, ror r9
    1c04:	andeq	r0, r0, fp, lsr fp
    1c08:	andeq	r2, r1, sl, asr r9
    1c0c:	andeq	r2, r1, lr, lsr r9
    1c10:	andeq	r2, r1, r4, lsr r9
    1c14:	andeq	r2, r1, r6, lsl r9
    1c18:	strdeq	r2, [r1], -r6
    1c1c:	andeq	r2, r1, ip, ror #17
    1c20:	andeq	r0, r0, r7, ror #21
    1c24:	andeq	r2, r1, r6, asr #17
    1c28:			; <UNDEFINED> instruction: 0x000128b4
    1c2c:	andeq	r2, r1, r8, lsr #17
    1c30:	andeq	r2, r1, sl, lsl #17
    1c34:	andeq	r2, r1, r6, lsl #17
    1c38:	andeq	r2, r1, sl, ror r8
    1c3c:	andeq	r2, r0, r8
    1c40:	andeq	r2, r0, r6
    1c44:	muleq	r0, sp, sl
    1c48:	andeq	r2, r1, r8, lsr r8
    1c4c:	andeq	r0, r0, r9, asr #19
    1c50:	andeq	r2, r1, r8, lsl r8
    1c54:	andeq	r2, r1, r8, lsl #16
    1c58:	muleq	r0, r3, sl
    1c5c:	andeq	r2, r1, sl, ror #15
    1c60:	andeq	r2, r1, lr, asr #15
    1c64:	andeq	r2, r1, r4, asr #15
    1c68:	andeq	r0, r0, r8, lsl r1
    1c6c:	muleq	r1, r2, r7
    1c70:	andeq	r2, r1, lr, ror #14
    1c74:	andeq	r2, r0, r0, rrx
    1c78:	andeq	r1, r0, r6, asr ip
    1c7c:	andeq	r2, r0, r6, lsr r0
    1c80:			; <UNDEFINED> instruction: 0x000125bc
    1c84:	andeq	r1, r0, r2, ror lr
    1c88:	andeq	r2, r1, sl, lsr #13
    1c8c:	andeq	r2, r1, r4, ror #12
    1c90:	andeq	r1, r0, sl, asr lr
    1c94:	andeq	r2, r1, r0, asr #12
    1c98:	andeq	r2, r1, r6, lsl r6
    1c9c:	andeq	r1, r0, r4, lsl #30
    1ca0:	andeq	r2, r1, r2, lsr #12
    1ca4:	muleq	r0, sl, lr
    1ca8:			; <UNDEFINED> instruction: 0x000125b2
    1cac:	andeq	r0, r0, ip, lsr #2
    1cb0:	muleq	r0, r2, lr
    1cb4:	andeq	r1, r0, r4, lsr #21
    1cb8:	andeq	r1, r0, lr, ror lr
    1cbc:	andeq	r2, r1, r6, asr r5
    1cc0:	andeq	r1, r0, r0, asr #28
    1cc4:	andeq	r2, r1, r4, asr #9
    1cc8:	andeq	r1, r0, ip, asr ip
    1ccc:	andeq	r1, r0, r6, lsl #26
    1cd0:			; <UNDEFINED> instruction: 0x00001cb6
    1cd4:	bleq	3de18 <__snprintf_chk@plt+0x3ccb8>
    1cd8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1cdc:	strbtmi	fp, [sl], -r2, lsl #24
    1ce0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1ce4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1ce8:	ldrmi	sl, [sl], #776	; 0x308
    1cec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1cf0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1cf4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1cf8:			; <UNDEFINED> instruction: 0xf85a4b06
    1cfc:	stmdami	r6, {r0, r1, ip, sp}
    1d00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1d04:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d08:	b	4bfd0c <__snprintf_chk@plt+0x4bebac>
    1d0c:			; <UNDEFINED> instruction: 0x000121b0
    1d10:	andeq	r0, r0, r8, lsl #2
    1d14:	andeq	r0, r0, r8, lsr #2
    1d18:	andeq	r0, r0, r0, lsr r1
    1d1c:	ldr	r3, [pc, #20]	; 1d38 <__snprintf_chk@plt+0xbd8>
    1d20:	ldr	r2, [pc, #20]	; 1d3c <__snprintf_chk@plt+0xbdc>
    1d24:	add	r3, pc, r3
    1d28:	ldr	r2, [r3, r2]
    1d2c:	cmp	r2, #0
    1d30:	bxeq	lr
    1d34:	b	fc4 <__gmon_start__@plt>
    1d38:	muleq	r1, r0, r1
    1d3c:	andeq	r0, r0, r4, lsr #2
    1d40:	blmi	1d3d60 <__snprintf_chk@plt+0x1d2c00>
    1d44:	bmi	1d2f2c <__snprintf_chk@plt+0x1d1dcc>
    1d48:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d4c:	andle	r4, r3, sl, ror r4
    1d50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d54:	ldrmi	fp, [r8, -r3, lsl #2]
    1d58:	svclt	0x00004770
    1d5c:	andeq	r2, r1, ip, asr #5
    1d60:	andeq	r2, r1, r8, asr #5
    1d64:	andeq	r2, r1, ip, ror #2
    1d68:	andeq	r0, r0, r0, lsl r1
    1d6c:	stmdbmi	r9, {r3, fp, lr}
    1d70:	bmi	252f58 <__snprintf_chk@plt+0x251df8>
    1d74:	bne	252f60 <__snprintf_chk@plt+0x251e00>
    1d78:	svceq	0x00cb447a
    1d7c:			; <UNDEFINED> instruction: 0x01a1eb03
    1d80:	andle	r1, r3, r9, asr #32
    1d84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d88:	ldrmi	fp, [r8, -r3, lsl #2]
    1d8c:	svclt	0x00004770
    1d90:	andeq	r2, r1, r0, lsr #5
    1d94:	muleq	r1, ip, r2
    1d98:	andeq	r2, r1, r0, asr #2
    1d9c:	andeq	r0, r0, ip, lsr r1
    1da0:	blmi	2af1c8 <__snprintf_chk@plt+0x2ae068>
    1da4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1da8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1dac:	blmi	270360 <__snprintf_chk@plt+0x26f200>
    1db0:	ldrdlt	r5, [r3, -r3]!
    1db4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1db8:			; <UNDEFINED> instruction: 0xf7ff6818
    1dbc:			; <UNDEFINED> instruction: 0xf7ffe880
    1dc0:	blmi	1c1cc4 <__snprintf_chk@plt+0x1c0b64>
    1dc4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1dc8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1dcc:	andeq	r2, r1, sl, ror #4
    1dd0:	andeq	r2, r1, r0, lsl r1
    1dd4:	andeq	r0, r0, ip, lsl #2
    1dd8:	andeq	r2, r1, sl, asr #4
    1ddc:	andeq	r2, r1, sl, asr #4
    1de0:	svclt	0x0000e7c4
    1de4:			; <UNDEFINED> instruction: 0x4605b5f8
    1de8:	strmi	r7, [lr], -r4, lsl #16
    1dec:	eorle	r2, r1, fp, lsr #24
    1df0:	svclt	0x00182c2d
    1df4:	andsle	r2, r3, r1, lsl #14
    1df8:			; <UNDEFINED> instruction: 0xf7ffb304
    1dfc:	andcs	lr, r0, #16121856	; 0xf60000
    1e00:	stmdavs	r0, {r1, r3, r8, sp}
    1e04:			; <UNDEFINED> instruction: 0xf815e002
    1e08:	cmnlt	r4, r1, lsl #30
    1e0c:	andscc	pc, r4, r0, lsr r8	; <UNPREDICTABLE>
    1e10:			; <UNDEFINED> instruction: 0xf4133c30
    1e14:	blx	5aa1e <__snprintf_chk@plt+0x598be>
    1e18:	mvnsle	r4, r2, lsl #4
    1e1c:	ldcllt	6, cr4, [r8, #96]!	; 0x60
    1e20:	strcc	r7, [r1, #-2116]	; 0xfffff7bc
    1e24:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1e28:	blx	1fbdca <__snprintf_chk@plt+0x1fac6a>
    1e2c:	andcs	pc, r1, r2, lsl #4
    1e30:	ldcllt	0, cr6, [r8, #200]!	; 0xc8
    1e34:	stmdavc	r4, {r0, r8, r9, sl, sp}^
    1e38:			; <UNDEFINED> instruction: 0xe7dd443d
    1e3c:	ldrb	r4, [r6, r2, lsr #12]!
    1e40:	strlt	fp, [r8, #-288]	; 0xfffffee0
    1e44:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e48:	stfltd	f3, [r8, #-32]	; 0xffffffe0
    1e4c:	bmi	d3c14 <__snprintf_chk@plt+0xd2ab4>
    1e50:	andcs	r4, r3, r1, lsl #12
    1e54:			; <UNDEFINED> instruction: 0xf7ff447a
    1e58:	svclt	0x0000e89e
    1e5c:	andeq	r1, r0, ip, ror #1
    1e60:			; <UNDEFINED> instruction: 0x4604b510
    1e64:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e68:	svclt	0x00181e23
    1e6c:	stmdacs	r0, {r0, r8, r9, sp}
    1e70:	movwcs	fp, #3864	; 0xf18
    1e74:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    1e78:	strtmi	r4, [r3], -r3, lsl #20
    1e7c:	andcs	r2, r3, r0, lsl #2
    1e80:			; <UNDEFINED> instruction: 0xf7ff447a
    1e84:	svclt	0x0000e888
    1e88:	ldrdeq	r1, [r0], -r8
    1e8c:	ldmdacs	pc!, {r0, r2, r5, r7, r8, sl, fp, lr}	; <UNPREDICTABLE>
    1e90:	ldrbtmi	fp, [sp], #-1408	; 0xfffffa80
    1e94:	rscshi	pc, pc, r0
    1e98:	blmi	fe91492c <__snprintf_chk@plt+0xfe9137cc>
    1e9c:	stmiapl	lr!, {r1, r3, r5, r7, fp, ip, lr}^
    1ea0:	stmibmi	r3!, {r2, r4, fp, sp, lr}
    1ea4:	andcs	r2, r0, r5, lsl #4
    1ea8:	ldrbtmi	r4, [r9], #-4002	; 0xfffff05e
    1eac:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1eb0:			; <UNDEFINED> instruction: 0xf7ff4621
    1eb4:	stmibmi	r0!, {r3, r4, r5, r8, fp, sp, lr, pc}
    1eb8:	andcs	r2, r0, r5, lsl #4
    1ebc:	ldrbtmi	r4, [pc], #-1145	; 1ec4 <__snprintf_chk@plt+0xd64>
    1ec0:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ec4:			; <UNDEFINED> instruction: 0x21014b9d
    1ec8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1ecc:	strtmi	r4, [r0], -r2, lsl #12
    1ed0:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ed4:	andcs	r4, r5, #2523136	; 0x268000
    1ed8:	ldrbtmi	r2, [r9], #-0
    1edc:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ee0:			; <UNDEFINED> instruction: 0xf7ff4621
    1ee4:	ldmdavs	sp!, {r5, r8, fp, sp, lr, pc}
    1ee8:			; <UNDEFINED> instruction: 0xf0002d00
    1eec:	stccs	0, cr8, [r1, #-864]	; 0xfffffca0
    1ef0:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
    1ef4:	andcs	r4, r5, #2408448	; 0x24c000
    1ef8:	ldrbtmi	r2, [r9], #-0
    1efc:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f00:			; <UNDEFINED> instruction: 0xf7ff4621
    1f04:	ldmibmi	r0, {r4, r8, fp, sp, lr, pc}
    1f08:	andcs	r2, r0, r5, lsl #4
    1f0c:			; <UNDEFINED> instruction: 0xf7ff4479
    1f10:	strtmi	lr, [r1], -r6, lsl #16
    1f14:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f18:	andcs	r4, r5, #140, 18	; 0x230000
    1f1c:	ldrbtmi	r2, [r9], #-0
    1f20:	svc	0x00fcf7fe
    1f24:			; <UNDEFINED> instruction: 0xf7ff4621
    1f28:	stmibmi	r9, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    1f2c:	andcs	r2, r0, r5, lsl #4
    1f30:			; <UNDEFINED> instruction: 0xf7fe4479
    1f34:	qsub8mi	lr, r1, r4
    1f38:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f3c:	andcs	r4, r5, #2179072	; 0x214000
    1f40:	ldrbtmi	r2, [r9], #-0
    1f44:	svc	0x00eaf7fe
    1f48:			; <UNDEFINED> instruction: 0xf7ff4621
    1f4c:	stmibmi	r2, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    1f50:	andcs	r2, r0, r5, lsl #4
    1f54:			; <UNDEFINED> instruction: 0xf7fe4479
    1f58:	strtmi	lr, [r1], -r2, ror #31
    1f5c:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f60:	andcs	r4, r5, #2064384	; 0x1f8000
    1f64:	ldrbtmi	r2, [r9], #-0
    1f68:	svc	0x00d8f7fe
    1f6c:			; <UNDEFINED> instruction: 0xf7ff4621
    1f70:	ldmdbmi	fp!, {r1, r3, r4, r6, r7, fp, sp, lr, pc}^
    1f74:	andcs	r2, r0, r5, lsl #4
    1f78:			; <UNDEFINED> instruction: 0xf7fe4479
    1f7c:			; <UNDEFINED> instruction: 0x4621efd0
    1f80:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f84:	andcs	r4, r5, #1949696	; 0x1dc000
    1f88:	ldrbtmi	r2, [r9], #-0
    1f8c:	svc	0x00c6f7fe
    1f90:			; <UNDEFINED> instruction: 0xf7ff4621
    1f94:	ldmdbmi	r4!, {r3, r6, r7, fp, sp, lr, pc}^
    1f98:	andcs	r2, r0, r5, lsl #4
    1f9c:			; <UNDEFINED> instruction: 0xf7fe4479
    1fa0:			; <UNDEFINED> instruction: 0x4621efbe
    1fa4:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fa8:	andcs	r4, r5, #112, 18	; 0x1c0000
    1fac:	ldrbtmi	r2, [r9], #-0
    1fb0:	svc	0x00b4f7fe
    1fb4:			; <UNDEFINED> instruction: 0xf7ff4621
    1fb8:	stmdbmi	sp!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}^
    1fbc:	andcs	r2, r0, r5, lsl #4
    1fc0:			; <UNDEFINED> instruction: 0xf7fe4479
    1fc4:	strtmi	lr, [r1], -ip, lsr #31
    1fc8:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fcc:	andcs	r4, r5, #1720320	; 0x1a4000
    1fd0:	ldrbtmi	r2, [r9], #-0
    1fd4:	svc	0x00a2f7fe
    1fd8:			; <UNDEFINED> instruction: 0xf7ff4621
    1fdc:	stmdbmi	r6!, {r2, r5, r7, fp, sp, lr, pc}^
    1fe0:	andcs	r2, r0, r5, lsl #4
    1fe4:			; <UNDEFINED> instruction: 0xf7fe4479
    1fe8:	qadd8mi	lr, r1, sl
    1fec:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ff0:	andcs	r4, r5, #1605632	; 0x188000
    1ff4:	ldrbtmi	r2, [r9], #-0
    1ff8:	svc	0x0090f7fe
    1ffc:			; <UNDEFINED> instruction: 0xf7ff4621
    2000:	ldmdbmi	pc, {r1, r4, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2004:	andcs	r2, r0, r5, lsl #4
    2008:			; <UNDEFINED> instruction: 0xf7fe4479
    200c:	strtmi	lr, [r1], -r8, lsl #31
    2010:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2014:	andcs	r4, r5, #1490944	; 0x16c000
    2018:	ldrbtmi	r2, [r9], #-0
    201c:	svc	0x007ef7fe
    2020:			; <UNDEFINED> instruction: 0xf7ff4621
    2024:	ldmdbmi	r8, {r7, fp, sp, lr, pc}^
    2028:	andcs	r2, r0, r5, lsl #4
    202c:			; <UNDEFINED> instruction: 0xf7fe4479
    2030:	qsub16mi	lr, r1, r6
    2034:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2038:	andcs	r4, r5, #84, 18	; 0x150000
    203c:	ldrbtmi	r2, [r9], #-0
    2040:	svc	0x006cf7fe
    2044:			; <UNDEFINED> instruction: 0xf7ff4621
    2048:	ldmdbmi	r1, {r1, r2, r3, r5, r6, fp, sp, lr, pc}^
    204c:	andcs	r2, r0, r5, lsl #4
    2050:			; <UNDEFINED> instruction: 0xf7fe4479
    2054:	strtmi	lr, [r1], -r4, ror #30
    2058:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    205c:	andcs	r4, r5, #1261568	; 0x134000
    2060:	ldrbtmi	r2, [r9], #-0
    2064:	svc	0x005af7fe
    2068:			; <UNDEFINED> instruction: 0xf7ff4621
    206c:	stmdbmi	sl, {r2, r3, r4, r6, fp, sp, lr, pc}^
    2070:	andcs	r2, r0, r5, lsl #4
    2074:			; <UNDEFINED> instruction: 0xf7fe4479
    2078:	blmi	123ddc8 <__snprintf_chk@plt+0x123cc68>
    207c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2080:	strtmi	r4, [r0], -r2, lsl #12
    2084:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2088:	adcmi	r6, r0, #48, 16	; 0x300000
    208c:	andcs	fp, r2, ip, lsl #30
    2090:			; <UNDEFINED> instruction: 0xf7fe2000
    2094:	blmi	97df74 <__snprintf_chk@plt+0x97ce14>
    2098:	ldmdavs	r4!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    209c:	stmdbmi	r0, {r0, r8, r9, sl, sp, lr, pc}^
    20a0:	strtmi	r2, [r8], -r5, lsl #4
    20a4:			; <UNDEFINED> instruction: 0xf7fe4479
    20a8:	qasxmi	lr, r1, sl
    20ac:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20b0:	andcs	r4, r5, #60, 18	; 0xf0000
    20b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    20b8:	svc	0x0030f7fe
    20bc:			; <UNDEFINED> instruction: 0xf7ff4621
    20c0:	ldmdbmi	r9!, {r1, r4, r5, fp, sp, lr, pc}
    20c4:	strtmi	r2, [r8], -r5, lsl #4
    20c8:			; <UNDEFINED> instruction: 0xf7fe4479
    20cc:	strtmi	lr, [r1], -r8, lsr #30
    20d0:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d4:	andcs	r4, r5, #868352	; 0xd4000
    20d8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    20dc:	svc	0x001ef7fe
    20e0:			; <UNDEFINED> instruction: 0xf7ff4621
    20e4:	ldmdbmi	r2!, {r5, fp, sp, lr, pc}
    20e8:	andcs	r4, r5, #40, 12	; 0x2800000
    20ec:			; <UNDEFINED> instruction: 0xf7fe4479
    20f0:	qadd16mi	lr, r1, r6
    20f4:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20f8:			; <UNDEFINED> instruction: 0xe6f8683d
    20fc:	andcs	r4, r5, #737280	; 0xb4000
    2100:	ldrbtmi	r2, [r9], #-0
    2104:	svc	0x000af7fe
    2108:			; <UNDEFINED> instruction: 0xf7ff4621
    210c:	stmdbmi	sl!, {r2, r3, fp, sp, lr, pc}
    2110:	andcs	r2, r0, r5, lsl #4
    2114:			; <UNDEFINED> instruction: 0xf7fe4479
    2118:	strtmi	lr, [r1], -r2, lsl #30
    211c:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2120:	svclt	0x0000e6e8
    2124:	andeq	r2, r1, r6, lsr #32
    2128:	andeq	r0, r0, ip, lsr #2
    212c:	andeq	r0, r0, ip, lsl r1
    2130:	andeq	r1, r0, sl, asr #1
    2134:	andeq	r2, r1, r6, asr r1
    2138:	andeq	r1, r0, r4, asr #1
    213c:	andeq	r0, r0, r8, lsr r1
    2140:	andeq	r1, r0, r2, asr #1
    2144:	andeq	r1, r0, r2, lsr r2
    2148:	andeq	r1, r0, r8, asr r2
    214c:	andeq	r1, r0, r2, lsl #5
    2150:	andeq	r1, r0, ip, lsr #5
    2154:	andeq	r1, r0, lr, asr #5
    2158:	strdeq	r1, [r0], -r4
    215c:	andeq	r1, r0, lr, lsl r3
    2160:	andeq	r1, r0, r8, asr #6
    2164:	andeq	r1, r0, r2, lsl #7
    2168:	andeq	r1, r0, r0, lsr #7
    216c:	andeq	r1, r0, sl, asr #7
    2170:	andeq	r1, r0, ip, ror #7
    2174:	andeq	r1, r0, sl, lsl #8
    2178:	andeq	r1, r0, r8, lsr r4
    217c:	andeq	r1, r0, r6, asr r4
    2180:	andeq	r1, r0, r0, lsl #9
    2184:	andeq	r1, r0, r6, lsr #9
    2188:	andeq	r1, r0, ip, lsl #10
    218c:	strdeq	r1, [r0], -r6
    2190:	andeq	r1, r0, ip, lsr #11
    2194:	andeq	r1, r0, r6, asr #11
    2198:	andeq	r1, r0, ip, ror #11
    219c:	strdeq	r1, [r0], -lr
    21a0:	andeq	r0, r0, r4, lsl #30
    21a4:	andeq	r0, r0, sl, lsr #30
    21a8:	andeq	r0, r0, r0, asr pc
    21ac:	andeq	r0, r0, sl, ror pc
    21b0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    21b4:			; <UNDEFINED> instruction: 0x00000fb2
    21b8:	andeq	r0, r0, r4, ror #31
    21bc:			; <UNDEFINED> instruction: 0x4605b538
    21c0:	mrc2	7, 0, pc, cr0, cr15, {7}
    21c4:	tstlt	r8, r1, lsl #8
    21c8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    21cc:	andcs	r4, r5, #98304	; 0x18000
    21d0:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    21d4:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    21d8:	strtmi	r4, [r1], -fp, lsr #12
    21dc:	strtmi	r4, [r0], -r2, lsl #12
    21e0:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    21e4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    21e8:			; <UNDEFINED> instruction: 0x000014b6
    21ec:			; <UNDEFINED> instruction: 0x4606b570
    21f0:			; <UNDEFINED> instruction: 0xf7ff460d
    21f4:	strdlt	pc, [r8, #-215]	; 0xffffff29
    21f8:	strcs	r6, [r1], #-2088	; 0xfffff7d8
    21fc:	strtmi	fp, [r0], -r8, lsl #2
    2200:			; <UNDEFINED> instruction: 0xf7febd70
    2204:	eorvs	lr, r8, r0, ror #30
    2208:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    220c:	andcs	r4, r5, #98304	; 0x18000
    2210:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    2214:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2218:			; <UNDEFINED> instruction: 0x46214633
    221c:	strtmi	r4, [r0], -r2, lsl #12
    2220:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    2224:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2228:	andeq	r1, r0, sl, lsl #9
    222c:			; <UNDEFINED> instruction: 0x4606b570
    2230:			; <UNDEFINED> instruction: 0xf7ff460d
    2234:	ldrsblt	pc, [r0, #-215]	; 0xffffff29	; <UNPREDICTABLE>
    2238:	strcs	r6, [r1], #-2091	; 0xfffff7d5
    223c:	strtmi	fp, [r0], -fp, lsl #2
    2240:			; <UNDEFINED> instruction: 0xf7febd70
    2244:	strcs	lr, [r1], #-3734	; 0xfffff16a
    2248:	strtmi	r6, [r0], -r8, lsr #32
    224c:	stmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2250:	strmi	r2, [r4], -r5, lsl #4
    2254:			; <UNDEFINED> instruction: 0xf7fe4479
    2258:	ldrtmi	lr, [r3], -r2, ror #28
    225c:	strmi	r4, [r2], -r1, lsr #12
    2260:			; <UNDEFINED> instruction: 0xf7fe4620
    2264:			; <UNDEFINED> instruction: 0x4620ee98
    2268:	svclt	0x0000bd70
    226c:	andeq	r1, r0, r0, ror #8
    2270:			; <UNDEFINED> instruction: 0x4605b570
    2274:			; <UNDEFINED> instruction: 0xf7ff460e
    2278:	strcs	pc, [r1], #-3509	; 0xfffff24b
    227c:	strtmi	fp, [r0], -r8, lsl #2
    2280:			; <UNDEFINED> instruction: 0x4604bd70
    2284:			; <UNDEFINED> instruction: 0xf7fe4628
    2288:			; <UNDEFINED> instruction: 0xb120ee08
    228c:	strcs	r6, [r1], #-2179	; 0xfffff77d
    2290:	eorsvs	r4, r3, r0, lsr #12
    2294:	stmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2298:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    229c:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    22a0:	strtmi	r4, [r1], -fp, lsr #12
    22a4:	strtmi	r4, [r0], -r2, lsl #12
    22a8:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    22ac:	svclt	0x0000e7e7
    22b0:	andeq	r1, r0, r6, lsr r4
    22b4:			; <UNDEFINED> instruction: 0x4605b570
    22b8:			; <UNDEFINED> instruction: 0xf7ff460e
    22bc:	strcs	pc, [r1], #-3475	; 0xfffff26d
    22c0:	strtmi	fp, [r0], -r8, lsl #2
    22c4:			; <UNDEFINED> instruction: 0x4604bd70
    22c8:			; <UNDEFINED> instruction: 0xf7fe4628
    22cc:			; <UNDEFINED> instruction: 0xb120ef3e
    22d0:	strcs	r6, [r1], #-2179	; 0xfffff77d
    22d4:	eorsvs	r4, r3, r0, lsr #12
    22d8:	stmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    22dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    22e0:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    22e4:	strtmi	r4, [r1], -fp, lsr #12
    22e8:	strtmi	r4, [r0], -r2, lsl #12
    22ec:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    22f0:	svclt	0x0000e7e7
    22f4:	andeq	r1, r0, sl, lsl #8
    22f8:			; <UNDEFINED> instruction: 0x460cb510
    22fc:			; <UNDEFINED> instruction: 0xf7feb130
    2300:			; <UNDEFINED> instruction: 0x4601ee14
    2304:	andcs	fp, r1, r0, lsr r1
    2308:	ldclt	0, cr6, [r0, #-388]	; 0xfffffe7c
    230c:	andcs	r4, r1, r1, lsl #12
    2310:	ldclt	0, cr6, [r0, #-388]	; 0xfffffe7c
    2314:	andcs	r4, r3, r2, lsl #20
    2318:			; <UNDEFINED> instruction: 0xf7fe447a
    231c:	svclt	0x0000ee3c
    2320:	andeq	r0, r0, r8, lsr #24
    2324:			; <UNDEFINED> instruction: 0x460db570
    2328:			; <UNDEFINED> instruction: 0xb1b84604
    232c:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    2330:			; <UNDEFINED> instruction: 0xb1a84601
    2334:	strtmi	r4, [r0], -sp, lsl #28
    2338:	strcs	r6, [r0], #-105	; 0xffffff97
    233c:	eorsvs	r4, r4, lr, ror r4
    2340:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    2344:	svclt	0x001d1c43
    2348:	andcs	r6, r1, #3211264	; 0x310000
    234c:	vpmax.u8	d15, d0, d2
    2350:	svclt	0x001e4620
    2354:	ldrmi	r4, [r0], -fp, lsl #6
    2358:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
    235c:	strb	r4, [r9, r1, lsl #12]!
    2360:	andcs	r4, r3, r3, lsl #20
    2364:			; <UNDEFINED> instruction: 0xf7fe447a
    2368:	svclt	0x0000ee16
    236c:	andeq	r1, r1, r8, asr #25
    2370:	ldrdeq	r0, [r0], -ip
    2374:	svcmi	0x00f0e92d
    2378:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    237c:	blhi	13d838 <__snprintf_chk@plt+0x13c6d8>
    2380:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2384:			; <UNDEFINED> instruction: 0xf8df447a
    2388:			; <UNDEFINED> instruction: 0xf6ad484c
    238c:	ldmpl	r3, {r2, r5, r7, r8, sl, fp, sp}^
    2390:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    2394:	bcc	fe7406d0 <__snprintf_chk@plt+0xfe73f570>
    2398:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    239c:			; <UNDEFINED> instruction: 0xf7fe9013
    23a0:	strmi	lr, [r3], -sl, lsr #28
    23a4:	movwls	r2, #40960	; 0xa000
    23a8:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    23ac:	andls	r4, r9, r5, lsl #12
    23b0:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    23b4:	strtmi	r4, [r8], -r3, lsl #12
    23b8:			; <UNDEFINED> instruction: 0xf7ff930b
    23bc:			; <UNDEFINED> instruction: 0x4603fd51
    23c0:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    23c4:			; <UNDEFINED> instruction: 0xf7ff3a10
    23c8:			; <UNDEFINED> instruction: 0xf8dffd4b
    23cc:	strcs	r3, [r2, #-2060]	; 0xfffff7f4
    23d0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    23d4:	bcs	13de0 <__snprintf_chk@plt+0x12c80>
    23d8:	orrshi	pc, r9, #0
    23dc:	ubfxcc	pc, pc, #17, #29
    23e0:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    23e4:			; <UNDEFINED> instruction: 0xf0002a00
    23e8:			; <UNDEFINED> instruction: 0xf045838d
    23ec:			; <UNDEFINED> instruction: 0xf8df0520
    23f0:	ldrbtmi	r3, [fp], #-2032	; 0xfffff810
    23f4:	andne	lr, r6, #3457024	; 0x34c000
    23f8:	tstle	r3, sl, lsl #6
    23fc:	bcs	1cc6c <__snprintf_chk@plt+0x1bb0c>
    2400:			; <UNDEFINED> instruction: 0x83abf000
    2404:	strbeq	pc, [r0, #-69]	; 0xffffffbb	; <UNPREDICTABLE>
    2408:			; <UNDEFINED> instruction: 0x37d8f8df
    240c:	bvs	ff6d3600 <__snprintf_chk@plt+0xff6d24a0>
    2410:	vst4.8	{d27,d29,d31,d33}, [r5], fp
    2414:			; <UNDEFINED> instruction: 0xf8df4500
    2418:	ldrbtmi	r3, [fp], #-2000	; 0xfffff830
    241c:	tstlt	pc, pc, lsl fp	; <UNPREDICTABLE>
    2420:	blcs	1d194 <__snprintf_chk@plt+0x1c034>
    2424:	cmnhi	r9, #0	; <UNPREDICTABLE>
    2428:			; <UNDEFINED> instruction: 0xf7fe4628
    242c:	strmi	lr, [r3], r4, ror #28
    2430:	sbfxpl	pc, pc, #17, #25
    2434:	stmdavs	pc!, {r0, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    2438:			; <UNDEFINED> instruction: 0xf0002f00
    243c:	eorcs	r8, r0, fp, lsl #7
    2440:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    2444:	vmla.f64	d6, d24, d27
    2448:	blcs	4e90 <__snprintf_chk@plt+0x3d30>
    244c:	movthi	pc, #41024	; 0xa040	; <UNPREDICTABLE>
    2450:			; <UNDEFINED> instruction: 0x679cf8df
    2454:	mrc	6, 0, r4, cr8, cr9, {1}
    2458:	ldrbtmi	r0, [lr], #-2704	; 0xfffff570
    245c:			; <UNDEFINED> instruction: 0xf0426bf2
    2460:			; <UNDEFINED> instruction: 0xf7fe0209
    2464:	blvs	fecfdda4 <__snprintf_chk@plt+0xfecfcc44>
    2468:	blcs	13c84 <__snprintf_chk@plt+0x12b24>
    246c:	teqhi	r6, #64	; 0x40	; <UNPREDICTABLE>
    2470:			; <UNDEFINED> instruction: 0xf0402d00
    2474:			; <UNDEFINED> instruction: 0xf8df8398
    2478:	ldrbtmi	r2, [sl], #-1916	; 0xfffff884
    247c:	movwne	lr, #27090	; 0x69d2
    2480:	blx	fecdcfc8 <__snprintf_chk@plt+0xfecdbe68>
    2484:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2488:	bl	1992e04 <__snprintf_chk@plt+0x1991ca4>
    248c:	stmdbcs	r0, {r1, r2, r9, sl}
    2490:	strpl	lr, [r6], -sp, asr #19
    2494:	strmi	fp, [fp], -ip, lsl #30
    2498:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    249c:	stmdacs	r0, {r1, r2, r3, r8, r9, ip, pc}
    24a0:	movwhi	pc, #28736	; 0x7040	; <UNPREDICTABLE>
    24a4:			; <UNDEFINED> instruction: 0xae14abda
    24a8:	vst4.8	{d18,d20,d22,d24}, [pc], r0
    24ac:	ldrmi	r7, [ip], -r6, asr #4
    24b0:	ldrtmi	r4, [r0], -sl, lsl #13
    24b4:	bcc	43dce0 <__snprintf_chk@plt+0x43cb80>
    24b8:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    24bc:	vst1.8	{d20-d22}, [pc :128], r0
    24c0:	ldrbmi	r7, [r1], -r6, asr #4
    24c4:	ldcl	7, cr15, [sl, #1016]	; 0x3f8
    24c8:			; <UNDEFINED> instruction: 0x372cf8df
    24cc:	eorge	pc, r0, sp, asr #17
    24d0:	movwls	r4, #50299	; 0xc47b
    24d4:			; <UNDEFINED> instruction: 0x3724f8df
    24d8:	andsge	pc, r4, sp, asr #17
    24dc:	movwls	r4, #54395	; 0xd47b
    24e0:			; <UNDEFINED> instruction: 0x371cf8df
    24e4:	tstls	r1, #2063597568	; 0x7b000000
    24e8:			; <UNDEFINED> instruction: 0x3718f8df
    24ec:	tstls	r2, #2063597568	; 0x7b000000
    24f0:			; <UNDEFINED> instruction: 0x46584631
    24f4:	ldcl	7, cr15, [r8, #1016]!	; 0x3f8
    24f8:			; <UNDEFINED> instruction: 0xf0002800
    24fc:	ldmdavs	r1!, {r2, r3, r4, r6, r9, pc}
    2500:	addsmi	r9, r9, #10240	; 0x2800
    2504:	blls	3368dc <__snprintf_chk@plt+0x33577c>
    2508:	blcs	1cc7c <__snprintf_chk@plt+0x1bb1c>
    250c:	sbchi	pc, r5, r0
    2510:	movwcs	lr, #59862	; 0xe9d6
    2514:	strmi	lr, [r6, #-2525]	; 0xfffff623
    2518:	svclt	0x000842ab
    251c:			; <UNDEFINED> instruction: 0xf08042a2
    2520:	strcs	r8, [r0], #-188	; 0xffffff44
    2524:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    2528:	teqne	r4, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
    252c:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2530:			; <UNDEFINED> instruction: 0xf0002900
    2534:	ldmvs	r8, {r1, r3, r4, r5, r8, pc}
    2538:			; <UNDEFINED> instruction: 0xf0404310
    253c:	ldfvsp	f0, [fp], {165}	; 0xa5
    2540:			; <UNDEFINED> instruction: 0xf0002b00
    2544:	blls	262d14 <__snprintf_chk@plt+0x261bb4>
    2548:	stmibge	r8!, {r0, r2, r3, r4, r6, r9, sl, fp, ip}
    254c:	strbmi	r4, [r8], -sl, lsr #12
    2550:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2554:			; <UNDEFINED> instruction: 0xf8092300
    2558:	stccs	0, cr3, [r0], {5}
    255c:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    2560:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    2564:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2568:			; <UNDEFINED> instruction: 0xf0002a00
    256c:	ldmvs	fp, {r0, r1, r2, r5, r6, r7, r8, pc}
    2570:	blcs	13e20 <__snprintf_chk@plt+0x12cc0>
    2574:	mvnhi	pc, r0
    2578:	teqcc	r4, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
    257c:			; <UNDEFINED> instruction: 0xf0002b00
    2580:	mrc	1, 0, r8, cr8, cr15, {6}
    2584:	stmdbls	fp, {r4, r9, fp}
    2588:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    258c:	bne	43ddf4 <__snprintf_chk@plt+0x43cc94>
    2590:	cdp	3, 1, cr2, cr8, cr0, {0}
    2594:			; <UNDEFINED> instruction: 0x461a0a90
    2598:	strbpl	r9, [fp, #-768]	; 0xfffffd00
    259c:	ldcl	7, cr15, [ip], {254}	; 0xfe
    25a0:			; <UNDEFINED> instruction: 0xf080fab0
    25a4:			; <UNDEFINED> instruction: 0xf8df0940
    25a8:	ldrbtmi	r3, [fp], #-1640	; 0xfffff998
    25ac:	addmi	r6, r2, #92160	; 0x16800
    25b0:	ldmibvs	sl, {r1, r2, r3, r4, r7, ip, lr, pc}^
    25b4:			; <UNDEFINED> instruction: 0xf0002a00
    25b8:	ldmib	r6, {r0, r4, r5, r8, pc}^
    25bc:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
    25c0:	ldmdavs	r1!, {r1, r2, r8, sl, lr}
    25c4:	svclt	0x000842ab
    25c8:			; <UNDEFINED> instruction: 0xf00042a2
    25cc:			; <UNDEFINED> instruction: 0xf8df81e9
    25d0:	ldrbtmi	r0, [r8], #-1604	; 0xfffff9bc
    25d4:	andls	r6, r5, r0, lsl #19
    25d8:			; <UNDEFINED> instruction: 0xf0402800
    25dc:	tstls	lr, sp, lsr #2
    25e0:	movwcs	lr, #27085	; 0x69cd
    25e4:	bls	229200 <__snprintf_chk@plt+0x2280a0>
    25e8:			; <UNDEFINED> instruction: 0xf0004293
    25ec:			; <UNDEFINED> instruction: 0xf1ba812f
    25f0:			; <UNDEFINED> instruction: 0xf0000f00
    25f4:			; <UNDEFINED> instruction: 0xf8df82c3
    25f8:	bls	14fe80 <__snprintf_chk@plt+0x14ed20>
    25fc:	ldmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    2600:	ldmvs	sp, {r0, r4, r6, r7}^
    2604:	andls	r3, r5, #268435456	; 0x10000000
    2608:	bl	29d978 <__snprintf_chk@plt+0x29c818>
    260c:	cfldrsvs	mvf0, [fp, #-4]
    2610:			; <UNDEFINED> instruction: 0xf84a432a
    2614:	tstmi	r3, #1
    2618:	strbmi	sp, [r8], -r9
    261c:	svceq	0x0000f1b9
    2620:			; <UNDEFINED> instruction: 0xf7fed004
    2624:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    2628:	adchi	pc, r2, #0
    262c:			; <UNDEFINED> instruction: 0xf8df6060
    2630:	ldrbtmi	r3, [fp], #-1516	; 0xfffffa14
    2634:	bcs	1dba4 <__snprintf_chk@plt+0x1ca44>
    2638:	svcge	0x005af43f
    263c:	blcs	1c6b0 <__snprintf_chk@plt+0x1b550>
    2640:	svcge	0x0056f47f
    2644:	ldrbmi	r9, [r7], -r5, lsl #24
    2648:	andsls	pc, r4, sp, asr #17
    264c:	ldrcc	pc, [r2, #-579]!	; 0xfffffdbd
    2650:	bls	43debc <__snprintf_chk@plt+0x43cd5c>
    2654:	ldrcc	pc, [r3, #-704]!	; 0xfffffd40
    2658:	ldrdge	pc, [r8], #-141	; 0xffffff73
    265c:	strtmi	r9, [r0], pc, lsl #10
    2660:	ldrtmi	r4, [r1], -sl, asr #12
    2664:			; <UNDEFINED> instruction: 0xf7fe4658
    2668:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    266c:	bicshi	pc, r5, r0
    2670:	ldrdpl	pc, [r0], -r9
    2674:	adcmi	r6, fp, #3342336	; 0x330000
    2678:	blls	236a48 <__snprintf_chk@plt+0x2358e8>
    267c:			; <UNDEFINED> instruction: 0xf000429c
    2680:			; <UNDEFINED> instruction: 0xf8da80b2
    2684:	bl	1c67bc <__snprintf_chk@plt+0x1c565c>
    2688:			; <UNDEFINED> instruction: 0xf8da08c4
    268c:	movwmi	r3, #45068	; 0xb00c
    2690:			; <UNDEFINED> instruction: 0xf847d174
    2694:	strcc	r5, [r1], #-52	; 0xffffffcc
    2698:	blls	37c624 <__snprintf_chk@plt+0x37b4c4>
    269c:			; <UNDEFINED> instruction: 0xb143699b
    26a0:	movwcs	lr, #59862	; 0xe9d6
    26a4:	strmi	lr, [r6, #-2525]	; 0xfffff623
    26a8:	svclt	0x0008429d
    26ac:			; <UNDEFINED> instruction: 0xf4ff4294
    26b0:			; <UNDEFINED> instruction: 0xf8dfaf38
    26b4:	ldrbtmi	r3, [fp], #-1388	; 0xfffffa94
    26b8:	bcs	1d728 <__snprintf_chk@plt+0x1c5c8>
    26bc:	msrhi	CPSR_f, r0, asr #32
    26c0:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    26c4:	cfldrdvs	mvd4, [sl], {123}	; 0x7b
    26c8:			; <UNDEFINED> instruction: 0xf0402a00
    26cc:			; <UNDEFINED> instruction: 0xf8df813f
    26d0:	ldrbtmi	r3, [fp], #-1368	; 0xfffffaa8
    26d4:	bcs	1cf44 <__snprintf_chk@plt+0x1bde4>
    26d8:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    26dc:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    26e0:	blvs	6938d4 <__snprintf_chk@plt+0x692774>
    26e4:			; <UNDEFINED> instruction: 0xf0402a00
    26e8:			; <UNDEFINED> instruction: 0xf8df814d
    26ec:	ldrbtmi	r3, [fp], #-1348	; 0xfffffabc
    26f0:	bcs	1cb60 <__snprintf_chk@plt+0x1ba00>
    26f4:	orrhi	pc, r3, r0, asr #32
    26f8:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
    26fc:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2700:			; <UNDEFINED> instruction: 0xf0402a00
    2704:			; <UNDEFINED> instruction: 0xf8df8190
    2708:	ldrbtmi	r3, [fp], #-1328	; 0xfffffad0
    270c:	bcs	1d07c <__snprintf_chk@plt+0x1bf1c>
    2710:	orrshi	pc, r7, r0, asr #32
    2714:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    2718:	bvs	ff6d390c <__snprintf_chk@plt+0xff6d27ac>
    271c:			; <UNDEFINED> instruction: 0xf0402b00
    2720:			; <UNDEFINED> instruction: 0xf8df81a5
    2724:	ldrbtmi	r5, [sp], #-1308	; 0xfffffae4
    2728:	blcs	1d1dc <__snprintf_chk@plt+0x1c07c>
    272c:			; <UNDEFINED> instruction: 0x81b6f000
    2730:	adcmi	pc, r8, #14024704	; 0xd60000
    2734:			; <UNDEFINED> instruction: 0xf43f2c00
    2738:			; <UNDEFINED> instruction: 0xf60daef5
    273c:			; <UNDEFINED> instruction: 0x9100179c
    2740:	smlattcs	r1, r3, r7, r1
    2744:	tstls	r1, r2, lsr #12
    2748:	mvnscs	r4, r8, lsr r6
    274c:	bl	fe4c074c <__snprintf_chk@plt+0xfe4bf5ec>
    2750:	vstrcs	s12, [r0, #-692]	; 0xfffffd4c
    2754:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    2758:	stccs	8, cr6, [r0], {44}	; 0x2c
    275c:	mcrge	7, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    2760:	and	r3, r2, r4, lsl #10
    2764:			; <UNDEFINED> instruction: 0xf43f3c01
    2768:			; <UNDEFINED> instruction: 0xf855aedd
    276c:			; <UNDEFINED> instruction: 0x46390034
    2770:	bl	fe7c0770 <__snprintf_chk@plt+0xfe7bf610>
    2774:	mvnsle	r2, r0, lsl #16
    2778:	ldrb	r2, [r3], r1, lsl #8
    277c:	stmdacs	r0, {r0, r2, fp, ip, pc}
    2780:	teqhi	fp, r0	; <UNPREDICTABLE>
    2784:	bl	ff440784 <__snprintf_chk@plt+0xff43f624>
    2788:			; <UNDEFINED> instruction: 0xf0002800
    278c:	stmib	r8, {r0, r4, r5, r6, r7, r8, pc}^
    2790:	str	r5, [r0, r0]
    2794:	strtcc	pc, [ip], #2271	; 0x8df
    2798:	ldrbmi	r2, [r4], -r0, lsl #4
    279c:	ldrbtmi	r7, [fp], #-58	; 0xffffffc6
    27a0:	ldrsbtls	pc, [ip], -sp	; <UNPREDICTABLE>
    27a4:	ldrdge	pc, [r0], #-141	; 0xffffff73
    27a8:			; <UNDEFINED> instruction: 0xf8df68da
    27ac:	ldrbtmi	r3, [fp], #-1180	; 0xfffffb64
    27b0:	blcs	1db24 <__snprintf_chk@plt+0x1c9c4>
    27b4:	adchi	pc, r6, r0, asr #32
    27b8:			; <UNDEFINED> instruction: 0xf0002a00
    27bc:	blls	262a9c <__snprintf_chk@plt+0x26193c>
    27c0:			; <UNDEFINED> instruction: 0xf8d61e5d
    27c4:	blcs	ec9c <__snprintf_chk@plt+0xdb3c>
    27c8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {1}
    27cc:	strtmi	r9, [sl], -fp, lsl #18
    27d0:			; <UNDEFINED> instruction: 0xf7fe4648
    27d4:	movwcs	lr, #3162	; 0xc5a
    27d8:	andcc	pc, r5, r9, lsl #16
    27dc:			; <UNDEFINED> instruction: 0xf47f2c00
    27e0:			; <UNDEFINED> instruction: 0x2000aebf
    27e4:	blls	3fc368 <__snprintf_chk@plt+0x3fb208>
    27e8:	vqsub.u8	d4, d16, d12
    27ec:	bl	122f3c <__snprintf_chk@plt+0x121ddc>
    27f0:	ldrtmi	r0, [r8], -r4, lsl #7
    27f4:	movwcc	r1, #16539	; 0x409b
    27f8:	b	13e7420 <__snprintf_chk@plt+0x13e62c0>
    27fc:	strbmi	r0, [r1], -r3, asr #17
    2800:	bl	fe940800 <__snprintf_chk@plt+0xfe93f6a0>
    2804:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    2808:	svcge	0x003bf47f
    280c:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2810:	strbmi	r4, [r3], -r1, lsl #12
    2814:	ldrbtmi	r2, [sl], #-3
    2818:	bl	fef40818 <__snprintf_chk@plt+0xfef3f6b8>
    281c:	blcs	1ce90 <__snprintf_chk@plt+0x1bd30>
    2820:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
    2824:	movwcs	lr, #59862	; 0xe9d6
    2828:	strmi	lr, [r6, #-2525]	; 0xfffff623
    282c:	adcmi	r6, fp, #3211264	; 0x310000
    2830:	adcmi	fp, r2, #8, 30
    2834:	tsthi	r3, r0	; <UNPREDICTABLE>
    2838:	movwcs	lr, #27085	; 0x69cd
    283c:	movwls	r2, #21248	; 0x5300
    2840:	bls	22945c <__snprintf_chk@plt+0x2282fc>
    2844:	addsmi	r9, r3, #-2147483645	; 0x80000003
    2848:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    284c:	vpmax.s8	d25, d3, d5
    2850:	vbic.i32	d19, #512	; 0x00000200
    2854:	addsmi	r3, sl, #-872415232	; 0xcc000000
    2858:	orrshi	pc, pc, r0, lsl #6
    285c:	ldrbmi	r9, [r0], -r5, lsl #22
    2860:	orreq	lr, r3, #3072	; 0xc00
    2864:	movwcc	r1, #16539	; 0x409b
    2868:	sbcseq	r9, ip, r8, lsl #6
    286c:			; <UNDEFINED> instruction: 0xf7fe4621
    2870:	strmi	lr, [r2], lr, ror #22
    2874:			; <UNDEFINED> instruction: 0xf47f2800
    2878:	bmi	ffd6e378 <__snprintf_chk@plt+0xffd6d218>
    287c:	strtmi	r4, [r3], -r1, lsl #12
    2880:	ldrbtmi	r2, [sl], #-3
    2884:	bl	fe1c0884 <__snprintf_chk@plt+0xfe1bf724>
    2888:	movwcs	r9, #2059	; 0x80b
    288c:	stmdavs	fp, {r0, r1, ip, sp, lr}
    2890:	blcs	28cbc <__snprintf_chk@plt+0x27b5c>
    2894:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2898:	stmiami	lr!, {r0, r1, r2, r7, r8, sl, fp, ip, lr, pc}^
    289c:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    28a0:	bmi	ffb68ccc <__snprintf_chk@plt+0xffb67b6c>
    28a4:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    28a8:	strtmi	r9, [r2], pc, lsl #20
    28ac:	ldrbtmi	r9, [sl], #-3851	; 0xfffff0f5
    28b0:	ldrdls	pc, [r4], #-141	; 0xffffff73
    28b4:	strmi	r4, [r4], -sp, lsl #12
    28b8:	strtmi	lr, [r9], -r1
    28bc:	stmib	sp, {r1, r3, r6, r9, sl, lr}^
    28c0:	ldrtmi	r2, [r8], -r1, lsl #6
    28c4:	mvnscc	pc, #79	; 0x4f
    28c8:	strls	r2, [r0], #-513	; 0xfffffdff
    28cc:	mcrr	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    28d0:			; <UNDEFINED> instruction: 0xf6ff2800
    28d4:	adcmi	sl, r8, #380	; 0x17c
    28d8:			; <UNDEFINED> instruction: 0xf8d6da0b
    28dc:	bne	b4edb4 <__snprintf_chk@plt+0xb4dc54>
    28e0:			; <UNDEFINED> instruction: 0xf8534407
    28e4:			; <UNDEFINED> instruction: 0xf1083008
    28e8:	blcs	4900 <__snprintf_chk@plt+0x37a0>
    28ec:	stccs	15, cr11, [r1, #-96]	; 0xffffffa0
    28f0:	blmi	ff6b9c84 <__snprintf_chk@plt+0xff6b8b24>
    28f4:			; <UNDEFINED> instruction: 0xf8dd4654
    28f8:	ldrbtmi	r9, [fp], #-60	; 0xffffffc4
    28fc:	ldrdge	pc, [r0], #-141	; 0xffffff73
    2900:	smmls	r2, sl, r8, r6
    2904:	vnmlsne.f64	d25, d13, d9
    2908:			; <UNDEFINED> instruction: 0xf47f2a00
    290c:	ssax	sl, ip, sl
    2910:	ldmdavs	r0!, {r2, r4, fp, sp, lr}^
    2914:	stcle	12, cr2, [r3], {-0}
    2918:	stccc	6, cr14, [r1], {3}
    291c:	cfmvdhrge	mvd2, pc
    2920:	eorscc	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    2924:			; <UNDEFINED> instruction: 0xd1f84298
    2928:	stccs	6, cr14, [r0], {202}	; 0xca
    292c:	svcge	0x0059f43f
    2930:	ldrbtmi	r4, [fp], #-3019	; 0xfffff435
    2934:	blcs	1caa8 <__snprintf_chk@plt+0x1b948>
    2938:	mcrge	4, 0, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    293c:	ldrt	r2, [r2], -r1
    2940:	beq	43e1a8 <__snprintf_chk@plt+0x43d048>
    2944:			; <UNDEFINED> instruction: 0xf7fea9a8
    2948:	ldr	lr, [pc], -r0, lsr #23
    294c:			; <UNDEFINED> instruction: 0xf8d66814
    2950:	sfmcs	f0, 4, [r0], {164}	; 0xa4
    2954:	strb	sp, [r4, #3075]!	; 0xc03
    2958:			; <UNDEFINED> instruction: 0xf43f3c01
    295c:			; <UNDEFINED> instruction: 0xf852ade3
    2960:	addsmi	r3, r8, #52	; 0x34
    2964:			; <UNDEFINED> instruction: 0xe6b2d1f8
    2968:			; <UNDEFINED> instruction: 0xf8d66814
    296c:	sfmcs	f0, 4, [r0], {152}	; 0x98
    2970:	ldrb	sp, [r6, #3075]	; 0xc03
    2974:			; <UNDEFINED> instruction: 0xf43f3c01
    2978:			; <UNDEFINED> instruction: 0xf852add5
    297c:	addsmi	r3, r8, #52	; 0x34
    2980:			; <UNDEFINED> instruction: 0xe6abd1f8
    2984:			; <UNDEFINED> instruction: 0xf8d66814
    2988:	sfmcs	f0, 4, [r0], {172}	; 0xac
    298c:	strb	sp, [r8, #3075]	; 0xc03
    2990:			; <UNDEFINED> instruction: 0xf43f3c01
    2994:			; <UNDEFINED> instruction: 0xf852adc7
    2998:	addsmi	r3, r8, #52	; 0x34
    299c:			; <UNDEFINED> instruction: 0xe6a4d1f8
    29a0:	addmi	r9, r8, #917504	; 0xe0000
    29a4:	mrcge	7, 0, APSR_nzcv, cr3, cr15, {3}
    29a8:			; <UNDEFINED> instruction: 0x46584631
    29ac:	bl	fe7409ac <__snprintf_chk@plt+0xfe73f84c>
    29b0:			; <UNDEFINED> instruction: 0xf47f2800
    29b4:	ldrbmi	sl, [r8], -r4, lsr #27
    29b8:	bl	1cc09b8 <__snprintf_chk@plt+0x1cbf858>
    29bc:	stmdals	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
    29c0:	blls	154230 <__snprintf_chk@plt+0x1530d0>
    29c4:			; <UNDEFINED> instruction: 0xf7fe6013
    29c8:			; <UNDEFINED> instruction: 0xee18ea98
    29cc:			; <UNDEFINED> instruction: 0xf7fe0a10
    29d0:			; <UNDEFINED> instruction: 0x4648ea94
    29d4:	b	fe4409d4 <__snprintf_chk@plt+0xfe43f874>
    29d8:	blmi	1f55468 <__snprintf_chk@plt+0x1f54308>
    29dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    29e0:			; <UNDEFINED> instruction: 0xf8dd681a
    29e4:			; <UNDEFINED> instruction: 0x405a3a9c
    29e8:	sbcshi	pc, fp, r0, asr #32
    29ec:			; <UNDEFINED> instruction: 0xf60d4650
    29f0:	ldc	13, cr2, [sp], #656	; 0x290
    29f4:	pop	{r2, r8, r9, fp, pc}
    29f8:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    29fc:	ldmdavs	r4, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
    2a00:	adcseq	pc, r4, #14024704	; 0xd60000
    2a04:	stcle	12, cr2, [r3], {-0}
    2a08:	cfstr32cc	mvfx14, [r1], {139}	; 0x8b
    2a0c:	cfstrsge	mvf15, [sl, #252]	; 0xfc
    2a10:	eorscc	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    2a14:			; <UNDEFINED> instruction: 0xd1f84298
    2a18:			; <UNDEFINED> instruction: 0xf8dde66e
    2a1c:	ssatmi	r9, #27, r4
    2a20:	andshi	pc, r4, sp, asr #17
    2a24:	ldmdavs	r4, {r2, r5, r6, r8, sl, sp, lr, pc}
    2a28:	adcseq	pc, r8, #14024704	; 0xd60000
    2a2c:	stcle	12, cr2, [r3], {-0}
    2a30:	cfstr32cc	mvfx14, [r1], {119}	; 0x77
    2a34:	cfldrdge	mvd15, [r6, #-252]!	; 0xffffff04
    2a38:	eorscc	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    2a3c:			; <UNDEFINED> instruction: 0xd1f84298
    2a40:	ldmdavs	r4, {r0, r5, r6, r9, sl, sp, lr, pc}
    2a44:	addseq	pc, ip, #14024704	; 0xd60000
    2a48:	stcle	12, cr2, [r3], {-0}
    2a4c:	cfstr32cc	mvfx14, [r1], {105}	; 0x69
    2a50:	cfstrdge	mvd15, [r8, #-252]!	; 0xffffff04
    2a54:	eorscc	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    2a58:			; <UNDEFINED> instruction: 0xd1f84298
    2a5c:	blls	3bc3cc <__snprintf_chk@plt+0x3bb26c>
    2a60:			; <UNDEFINED> instruction: 0xf6ff428b
    2a64:	strtmi	sl, [r2], -r5, asr #26
    2a68:	strbt	r4, [r5], fp, lsr #12
    2a6c:			; <UNDEFINED> instruction: 0xf50d4a7e
    2a70:	movwcs	r6, #1232	; 0x4d0
    2a74:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2a78:	vpmax.s8	<illegal reg q7.5>, <illegal reg q1.5>, q0
    2a7c:	strle	r0, [r9, #-2002]	; 0xfffff82e
    2a80:	ldmne	r5!, {r1, r3, r4, r7}
    2a84:			; <UNDEFINED> instruction: 0xf8d54422
    2a88:			; <UNDEFINED> instruction: 0xf8d252e0
    2a8c:	addsmi	r2, r5, #224, 4
    2a90:	cfstrdge	mvd15, [r7, #-508]	; 0xfffffe04
    2a94:	blcs	18f6a0 <__snprintf_chk@plt+0x18e540>
    2a98:	strb	sp, [r2], -lr, ror #3
    2a9c:	stmdacs	r0, {r3, r5, r7, sl, fp, sp, lr}
    2aa0:	mcrge	4, 3, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    2aa4:			; <UNDEFINED> instruction: 0xf7fe7d31
    2aa8:	vmlsne.f32	s28, s9, s8
    2aac:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    2ab0:			; <UNDEFINED> instruction: 0xf50de538
    2ab4:			; <UNDEFINED> instruction: 0xf00061d0
    2ab8:	stmdacs	r0, {r0, r6, r7, r8, fp, ip, sp, lr, pc}
    2abc:	cfldrdge	mvd15, [r2], #252	; 0xfc
    2ac0:	andcs	r4, r5, #1736704	; 0x1a8000
    2ac4:	ldrbtmi	r2, [r9], #-0
    2ac8:	b	a40ac8 <__snprintf_chk@plt+0xa3f968>
    2acc:	stmiapl	r3!, {r3, r5, r6, r8, r9, fp, lr}^
    2ad0:			; <UNDEFINED> instruction: 0xf7fe6819
    2ad4:	andcs	lr, r3, r8, lsr #22
    2ad8:	b	fe4c0ad8 <__snprintf_chk@plt+0xfe4bf978>
    2adc:			; <UNDEFINED> instruction: 0xf7fe4638
    2ae0:	strb	lr, [r5], #2572	; 0xa0c
    2ae4:			; <UNDEFINED> instruction: 0xf7fe4638
    2ae8:	mulcc	r5, lr, sl
    2aec:			; <UNDEFINED> instruction: 0xf9b8f7ff
    2af0:	strls	r4, [r0, -r0, ror #22]
    2af4:	rscscc	pc, pc, #79	; 0x4f
    2af8:	tstcs	r1, fp, ror r4
    2afc:			; <UNDEFINED> instruction: 0xf7fe4607
    2b00:	strt	lr, [r5], #2736	; 0xab0
    2b04:	blcs	1d078 <__snprintf_chk@plt+0x1bf18>
    2b08:	cfstrdge	mvd15, [pc], #-508	; 2914 <__snprintf_chk@plt+0x17b4>
    2b0c:	ldmib	r3, {r0, r1, r2, r3, r5, r6, sl, sp, lr, pc}^
    2b10:	tstmi	sp, #134217728	; 0x8000000
    2b14:	strcs	fp, [r2, #-3864]	; 0xfffff0e8
    2b18:			; <UNDEFINED> instruction: 0xf8d7e460
    2b1c:	b	13e2b24 <__snprintf_chk@plt+0x13e19c4>
    2b20:	ldrtmi	r0, [r0], -r8, lsl #13
    2b24:			; <UNDEFINED> instruction: 0xf99cf7ff
    2b28:	svceq	0x0000f1b8
    2b2c:	mvnscc	pc, #8, 2
    2b30:	stcle	6, cr4, [r8, #-4]
    2b34:	strcc	r4, [r8, -r6, lsl #8]
    2b38:	eorscs	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    2b3c:	mrrcne	11, 0, r3, r8, cr1
    2b40:	stccs	8, cr15, [r4, #-280]	; 0xfffffee8
    2b44:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [r5 :256], r8
    2b48:	strbmi	r4, [r2], -r0, lsl #1
    2b4c:	b	ff4c0b4c <__snprintf_chk@plt+0xff4bf9ec>
    2b50:	strbt	r4, [sp], #-1667	; 0xfffff97d
    2b54:	bvc	fe43e37c <__snprintf_chk@plt+0xfe43d21c>
    2b58:	bvs	16bbd94 <__snprintf_chk@plt+0x16bac34>
    2b5c:			; <UNDEFINED> instruction: 0xf47f2a00
    2b60:	bvs	fe6edcac <__snprintf_chk@plt+0xfe6ecb4c>
    2b64:			; <UNDEFINED> instruction: 0xf47f2b00
    2b68:			; <UNDEFINED> instruction: 0xf045ac4d
    2b6c:	strb	r0, [fp], #-1312	; 0xfffffae0
    2b70:	tstcs	r0, r1, asr #20
    2b74:	ldrbtmi	r2, [sl], #-3
    2b78:	b	340b78 <__snprintf_chk@plt+0x33fa18>
    2b7c:	andcs	r4, r5, #1032192	; 0xfc000
    2b80:	andcs	r4, r0, r9, ror r4
    2b84:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b88:	strmi	r2, [r2], -r0, lsl #2
    2b8c:			; <UNDEFINED> instruction: 0xf7fe2001
    2b90:	ldmdbmi	fp!, {r1, r9, fp, sp, lr, pc}
    2b94:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b98:	ldmdbmi	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2b9c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ba0:			; <UNDEFINED> instruction: 0xf7fee7ef
    2ba4:	strtmi	lr, [r8], -r8, asr #19
    2ba8:	ldrne	pc, [ip, #1549]	; 0x60d
    2bac:	bne	fe43e414 <__snprintf_chk@plt+0xfe43d2b4>
    2bb0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    2bb4:			; <UNDEFINED> instruction: 0xf7fe462a
    2bb8:	blmi	b7d1f8 <__snprintf_chk@plt+0xb7c098>
    2bbc:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    2bc0:			; <UNDEFINED> instruction: 0xf7fe6819
    2bc4:			; <UNDEFINED> instruction: 0x2002eab0
    2bc8:	b	6c0bc8 <__snprintf_chk@plt+0x6bfa68>
    2bcc:	andeq	r1, r1, r4, lsr fp
    2bd0:	andeq	r0, r0, r4, lsl r1
    2bd4:	andeq	r1, r1, r8, lsr #22
    2bd8:	andeq	r1, r1, r4, asr #24
    2bdc:	andeq	r1, r1, r4, lsr ip
    2be0:	andeq	r1, r1, r2, lsr #24
    2be4:	andeq	r1, r1, r8, lsl #24
    2be8:	strdeq	r1, [r1], -sl
    2bec:	andeq	r1, r1, r0, ror #23
    2bf0:			; <UNDEFINED> instruction: 0x00011bba
    2bf4:	muleq	r1, sl, fp
    2bf8:	andeq	r1, r1, r4, asr #22
    2bfc:	andeq	r1, r1, r8, lsr fp
    2c00:	andeq	r1, r0, ip, lsl r2
    2c04:	andeq	r1, r1, r8, lsr #22
    2c08:	andeq	r1, r1, r8, ror #21
    2c0c:			; <UNDEFINED> instruction: 0x00011ab0
    2c10:	andeq	r1, r1, sl, ror #20
    2c14:	andeq	r1, r1, r2, asr #20
    2c18:	andeq	r1, r1, r8, lsl sl
    2c1c:	andeq	r1, r1, r2, ror #19
    2c20:	andeq	r1, r1, lr, asr r9
    2c24:	andeq	r1, r1, r0, asr r9
    2c28:	andeq	r1, r1, r2, asr #18
    2c2c:	andeq	r1, r1, r4, lsr r9
    2c30:	andeq	r1, r1, r6, lsr #18
    2c34:	andeq	r1, r1, r8, lsl r9
    2c38:	andeq	r1, r1, sl, lsl #18
    2c3c:	strdeq	r1, [r1], -ip
    2c40:	andeq	r1, r1, lr, ror #17
    2c44:	andeq	r1, r1, r6, ror r8
    2c48:	andeq	r1, r1, r6, ror #16
    2c4c:	andeq	r0, r0, r2, asr #14
    2c50:	ldrdeq	r0, [r0], -r6
    2c54:	andeq	r1, r0, r8, ror r0
    2c58:	andeq	r1, r0, r2, asr #32
    2c5c:	andeq	r1, r1, sl, lsl r7
    2c60:	andeq	r1, r1, r2, ror #13
    2c64:	ldrdeq	r1, [r1], -ip
    2c68:	muleq	r1, r0, r5
    2c6c:	andeq	r0, r0, r6, asr #24
    2c70:	andeq	r0, r0, ip, lsl r1
    2c74:	andeq	r0, r0, ip, lsl #24
    2c78:	andeq	r0, r0, sl, asr #7
    2c7c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c80:	andeq	r0, r0, r6, lsr #23
    2c84:	muleq	r0, lr, fp
    2c88:	svcmi	0x00f0e92d
    2c8c:	stmdavc	r6, {r0, r1, r7, ip, sp, pc}
    2c90:	suble	r2, r9, r0, lsl #28
    2c94:			; <UNDEFINED> instruction: 0xf7fe460f
    2c98:	andls	lr, r1, r8, asr #18
    2c9c:	rsble	r2, r6, r0, lsl #16
    2ca0:	vmax.s8	d18, d3, d0
    2ca4:			; <UNDEFINED> instruction: 0x46353932
    2ca8:	strmi	r4, [fp, #1715]!	; 0x6b3
    2cac:	ldrdge	pc, [r4], -sp
    2cb0:	ldmdbcc	r3!, {r6, r7, r9, ip, sp, lr, pc}
    2cb4:			; <UNDEFINED> instruction: 0xd01346b0
    2cb8:	ldrbmi	r2, [r0], -ip, lsr #2
    2cbc:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cc0:			; <UNDEFINED> instruction: 0xb3204604
    2cc4:	andhi	pc, r0, r0, lsl #17
    2cc8:			; <UNDEFINED> instruction: 0xf10bb136
    2ccc:	ldrbmi	r0, [r0], -r1, lsl #22
    2cd0:	biceq	lr, fp, r6, lsl #22
    2cd4:			; <UNDEFINED> instruction: 0xb3a847b8
    2cd8:			; <UNDEFINED> instruction: 0xf10445ab
    2cdc:	mvnle	r0, r1, lsl #20
    2ce0:	cfldr32le	mvfx4, [r2], #-812	; 0xfffffcd4
    2ce4:	streq	lr, [fp, #2827]	; 0xb0b
    2ce8:	adcne	r4, sp, r0, lsr r6
    2cec:	strcc	r1, [r4, #-3436]	; 0xfffff294
    2cf0:	strtmi	r0, [r1], -r4, ror #1
    2cf4:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cf8:	orrlt	r4, r8, #6291456	; 0x600000
    2cfc:	ldrbmi	r2, [r0], -ip, lsr #2
    2d00:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d04:	tstlt	r0, r4, lsl #12
    2d08:	andhi	pc, r0, r4, lsl #17
    2d0c:	ldrsblt	lr, [lr, #-125]!	; 0xffffff83
    2d10:	bleq	7f144 <__snprintf_chk@plt+0x7dfe4>
    2d14:	bl	19465c <__snprintf_chk@plt+0x1934fc>
    2d18:	ldrmi	r0, [r8, fp, asr #3]!
    2d1c:	stmdals	r1, {r4, r7, r8, ip, sp, pc}
    2d20:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d24:	andlt	pc, r0, r6, asr #17
    2d28:	andlt	r4, r3, r0, lsr r6
    2d2c:	svchi	0x00f0e8bd
    2d30:			; <UNDEFINED> instruction: 0xf7fe9801
    2d34:			; <UNDEFINED> instruction: 0xf1bbe8e2
    2d38:	mvnsle	r0, r0, lsl #30
    2d3c:	andlt	r4, r3, r0, lsr r6
    2d40:	svchi	0x00f0e8bd
    2d44:			; <UNDEFINED> instruction: 0xf7fe2002
    2d48:	stmdbmi	ip, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    2d4c:	andcs	r2, r0, r5, lsl #4
    2d50:			; <UNDEFINED> instruction: 0xf7fe4479
    2d54:	smlattcs	r0, r4, r8, lr
    2d58:	andcs	r4, r1, r2, lsl #12
    2d5c:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d60:	strmi	r4, [r1], -r7, lsl #20
    2d64:	andcs	r4, r3, r3, lsr #12
    2d68:			; <UNDEFINED> instruction: 0xf7fe447a
    2d6c:	bmi	17d1c4 <__snprintf_chk@plt+0x17c064>
    2d70:	andcs	r4, r3, r1, lsl #12
    2d74:			; <UNDEFINED> instruction: 0xf7fe447a
    2d78:	svclt	0x0000e90e
    2d7c:	andeq	r0, r0, ip, ror #19
    2d80:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d84:	andeq	r0, r0, ip, asr #3
    2d88:			; <UNDEFINED> instruction: 0x4604b570
    2d8c:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d90:	strtmi	r4, [r0], -r6, lsl #12
    2d94:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d98:	strtmi	r4, [r0], -r5, lsl #12
    2d9c:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da0:	ldmdblt	r5, {r2, r9, sl, lr}^
    2da4:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    2da8:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dac:	stccc	8, cr6, [r9], {4}
    2db0:			; <UNDEFINED> instruction: 0xf04fbf18
    2db4:			; <UNDEFINED> instruction: 0x462034ff
    2db8:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    2dbc:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dc0:	blcs	81cdd4 <__snprintf_chk@plt+0x81bc74>
    2dc4:	andvs	sp, r4, r3
    2dc8:	ldrbtcc	pc, [pc], #79	; 2dd0 <__snprintf_chk@plt+0x1c70>	; <UNPREDICTABLE>
    2dcc:			; <UNDEFINED> instruction: 0xf04fe7f3
    2dd0:	udf	#847	; 0x34f
    2dd4:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    2dd8:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    2ddc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2de0:			; <UNDEFINED> instruction: 0xffd2f7ff
    2de4:			; <UNDEFINED> instruction: 0xf7feb128
    2de8:	stmdavs	r3, {r4, r5, r8, fp, sp, lr, pc}
    2dec:	blcs	814608 <__snprintf_chk@plt+0x8134a8>
    2df0:	blmi	3f721c <__snprintf_chk@plt+0x3f60bc>
    2df4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    2df8:			; <UNDEFINED> instruction: 0xffc6f7ff
    2dfc:			; <UNDEFINED> instruction: 0xbd38b900
    2e00:			; <UNDEFINED> instruction: 0xf7fe2001
    2e04:	stmdbmi	fp, {r1, r2, r7, fp, sp, lr, pc}
    2e08:	andcs	r2, r0, r5, lsl #4
    2e0c:			; <UNDEFINED> instruction: 0xf7fe4479
    2e10:	bmi	27d030 <__snprintf_chk@plt+0x27bed0>
    2e14:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    2e18:	andcs	r4, r0, r3, lsl #12
    2e1c:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e20:			; <UNDEFINED> instruction: 0xf7fe2001
    2e24:	svclt	0x0000e876
    2e28:	ldrdeq	r1, [r1], -lr
    2e2c:	andeq	r0, r0, ip, lsr #2
    2e30:	andeq	r0, r0, ip, lsl r1
    2e34:	andeq	r0, r0, r8, lsl #24
    2e38:	muleq	r0, sl, r8
    2e3c:	blmi	9956d8 <__snprintf_chk@plt+0x994578>
    2e40:	push	{r1, r3, r4, r5, r6, sl, lr}
    2e44:			; <UNDEFINED> instruction: 0xf04f47f0
    2e48:			; <UNDEFINED> instruction: 0xf8df0a00
    2e4c:	umlallt	r9, ip, r0, r0
    2e50:			; <UNDEFINED> instruction: 0xf50158d3
    2e54:	ldrbtmi	r7, [r9], #1848	; 0x738
    2e58:			; <UNDEFINED> instruction: 0xf10dad1e
    2e5c:	ldmdavs	fp, {r4, fp}
    2e60:			; <UNDEFINED> instruction: 0xf04f932b
    2e64:	strmi	r0, [r6], -r0, lsl #6
    2e68:	and	r4, r5, r4, asr r6
    2e6c:			; <UNDEFINED> instruction: 0xf8479b1c
    2e70:	strcc	r3, [r1], #-36	; 0xffffffdc
    2e74:	andsle	r2, pc, r6, lsl #24
    2e78:			; <UNDEFINED> instruction: 0xf7fe4620
    2e7c:	teqcs	r2, #224, 16	; 0xe00000
    2e80:	andcs	r4, r1, #26214400	; 0x1900000
    2e84:	andls	pc, r0, sp, asr #17
    2e88:	andvs	lr, r1, sp, asr #19
    2e8c:			; <UNDEFINED> instruction: 0xf7fe4628
    2e90:	strbmi	lr, [r2], -r8, ror #18
    2e94:	andcs	r4, r3, r9, lsr #12
    2e98:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e9c:	rscle	r2, r5, r0, lsl #16
    2ea0:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ea4:	stmdavs	r3, {r9, sp}
    2ea8:	eorcs	pc, r4, r7, asr #16
    2eac:	blcs	8feb8 <__snprintf_chk@plt+0x8ed58>
    2eb0:			; <UNDEFINED> instruction: 0x469abf18
    2eb4:	bicsle	r2, pc, r6, lsl #24
    2eb8:	blmi	1d56e4 <__snprintf_chk@plt+0x1d4584>
    2ebc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ec0:	blls	adcf30 <__snprintf_chk@plt+0xadbdd0>
    2ec4:	qaddle	r4, sl, r3
    2ec8:	eorlt	r4, ip, r0, asr r6
    2ecc:			; <UNDEFINED> instruction: 0x87f0e8bd
    2ed0:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ed4:	andeq	r1, r1, r8, ror r0
    2ed8:	andeq	r0, r0, r4, lsl r1
    2edc:	andeq	r0, r0, sl, asr #23
    2ee0:	strdeq	r0, [r1], -ip
    2ee4:	mvnsmi	lr, #737280	; 0xb4000
    2ee8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2eec:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2ef0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2ef4:	svc	0x00aef7fd
    2ef8:	blne	1d940f4 <__snprintf_chk@plt+0x1d92f94>
    2efc:	strhle	r1, [sl], -r6
    2f00:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2f04:	svccc	0x0004f855
    2f08:	strbmi	r3, [sl], -r1, lsl #8
    2f0c:	ldrtmi	r4, [r8], -r1, asr #12
    2f10:	adcmi	r4, r6, #152, 14	; 0x2600000
    2f14:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2f18:	svclt	0x000083f8
    2f1c:	strdeq	r0, [r1], -sl
    2f20:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    2f24:	svclt	0x00004770
    2f28:	tstcs	r0, r2, lsl #22
    2f2c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2f30:	ldmlt	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f34:	ldrdeq	r1, [r1], -r4

Disassembly of section .fini:

00002f38 <.fini>:
    2f38:	push	{r3, lr}
    2f3c:	pop	{r3, pc}
