#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17866e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1786360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x17acaf0 .functor NOT 1, L_0x17d6ea0, C4<0>, C4<0>, C4<0>;
L_0x17d6c80 .functor XOR 2, L_0x17d6b40, L_0x17d6be0, C4<00>, C4<00>;
L_0x17d6d90 .functor XOR 2, L_0x17d6c80, L_0x17d6cf0, C4<00>, C4<00>;
v0x17d3ec0_0 .net "Y2_dut", 0 0, L_0x17d5fe0;  1 drivers
v0x17d3f80_0 .net "Y2_ref", 0 0, L_0x179fc50;  1 drivers
v0x17d4020_0 .net "Y4_dut", 0 0, L_0x17d6610;  1 drivers
v0x17d40f0_0 .net "Y4_ref", 0 0, L_0x17d55a0;  1 drivers
v0x17d41c0_0 .net *"_ivl_10", 1 0, L_0x17d6cf0;  1 drivers
v0x17d42b0_0 .net *"_ivl_12", 1 0, L_0x17d6d90;  1 drivers
v0x17d4350_0 .net *"_ivl_2", 1 0, L_0x17d6aa0;  1 drivers
v0x17d4410_0 .net *"_ivl_4", 1 0, L_0x17d6b40;  1 drivers
v0x17d44f0_0 .net *"_ivl_6", 1 0, L_0x17d6be0;  1 drivers
v0x17d45d0_0 .net *"_ivl_8", 1 0, L_0x17d6c80;  1 drivers
v0x17d46b0_0 .var "clk", 0 0;
v0x17d4750_0 .var/2u "stats1", 223 0;
v0x17d4810_0 .var/2u "strobe", 0 0;
v0x17d48d0_0 .net "tb_match", 0 0, L_0x17d6ea0;  1 drivers
v0x17d49a0_0 .net "tb_mismatch", 0 0, L_0x17acaf0;  1 drivers
v0x17d4a40_0 .net "w", 0 0, v0x17d2320_0;  1 drivers
v0x17d4ae0_0 .net "y", 6 1, v0x17d23c0_0;  1 drivers
L_0x17d6aa0 .concat [ 1 1 0 0], L_0x17d55a0, L_0x179fc50;
L_0x17d6b40 .concat [ 1 1 0 0], L_0x17d55a0, L_0x179fc50;
L_0x17d6be0 .concat [ 1 1 0 0], L_0x17d6610, L_0x17d5fe0;
L_0x17d6cf0 .concat [ 1 1 0 0], L_0x17d55a0, L_0x179fc50;
L_0x17d6ea0 .cmp/eeq 2, L_0x17d6aa0, L_0x17d6d90;
S_0x179ef80 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1786360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x178aa50 .functor NOT 1, v0x17d2320_0, C4<0>, C4<0>, C4<0>;
L_0x179fc50 .functor AND 1, L_0x17d4d00, L_0x178aa50, C4<1>, C4<1>;
L_0x17acb60 .functor OR 1, L_0x17d4ef0, L_0x17d4f90, C4<0>, C4<0>;
L_0x17d51a0 .functor OR 1, L_0x17acb60, L_0x17d50d0, C4<0>, C4<0>;
L_0x17d5490 .functor OR 1, L_0x17d51a0, L_0x17d52e0, C4<0>, C4<0>;
L_0x17d55a0 .functor AND 1, L_0x17d5490, v0x17d2320_0, C4<1>, C4<1>;
v0x17acc60_0 .net "Y2", 0 0, L_0x179fc50;  alias, 1 drivers
v0x17acd00_0 .net "Y4", 0 0, L_0x17d55a0;  alias, 1 drivers
v0x178ab60_0 .net *"_ivl_1", 0 0, L_0x17d4d00;  1 drivers
v0x178ac30_0 .net *"_ivl_10", 0 0, L_0x17acb60;  1 drivers
v0x17d1330_0 .net *"_ivl_13", 0 0, L_0x17d50d0;  1 drivers
v0x17d1460_0 .net *"_ivl_14", 0 0, L_0x17d51a0;  1 drivers
v0x17d1540_0 .net *"_ivl_17", 0 0, L_0x17d52e0;  1 drivers
v0x17d1620_0 .net *"_ivl_18", 0 0, L_0x17d5490;  1 drivers
v0x17d1700_0 .net *"_ivl_2", 0 0, L_0x178aa50;  1 drivers
v0x17d1870_0 .net *"_ivl_7", 0 0, L_0x17d4ef0;  1 drivers
v0x17d1950_0 .net *"_ivl_9", 0 0, L_0x17d4f90;  1 drivers
v0x17d1a30_0 .net "w", 0 0, v0x17d2320_0;  alias, 1 drivers
v0x17d1af0_0 .net "y", 6 1, v0x17d23c0_0;  alias, 1 drivers
L_0x17d4d00 .part v0x17d23c0_0, 0, 1;
L_0x17d4ef0 .part v0x17d23c0_0, 1, 1;
L_0x17d4f90 .part v0x17d23c0_0, 2, 1;
L_0x17d50d0 .part v0x17d23c0_0, 4, 1;
L_0x17d52e0 .part v0x17d23c0_0, 5, 1;
S_0x17d1c50 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1786360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x17d1eb0_0 .net "clk", 0 0, v0x17d46b0_0;  1 drivers
v0x17d1f90_0 .var/2s "errored1", 31 0;
v0x17d2070_0 .var/2s "onehot_error", 31 0;
v0x17d2130_0 .net "tb_match", 0 0, L_0x17d6ea0;  alias, 1 drivers
v0x17d21f0_0 .var/2s "temp", 31 0;
v0x17d2320_0 .var "w", 0 0;
v0x17d23c0_0 .var "y", 6 1;
E_0x1799270/0 .event negedge, v0x17d1eb0_0;
E_0x1799270/1 .event posedge, v0x17d1eb0_0;
E_0x1799270 .event/or E_0x1799270/0, E_0x1799270/1;
S_0x17d24c0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1786360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x17d5790 .functor NOT 1, v0x17d2320_0, C4<0>, C4<0>, C4<0>;
L_0x17d5800 .functor AND 1, L_0x17d56f0, L_0x17d5790, C4<1>, C4<1>;
L_0x17d59b0 .functor NOT 1, v0x17d2320_0, C4<0>, C4<0>, C4<0>;
L_0x17d5a20 .functor AND 1, L_0x17d5910, L_0x17d59b0, C4<1>, C4<1>;
L_0x17d5b60 .functor OR 1, L_0x17d5800, L_0x17d5a20, C4<0>, C4<0>;
L_0x17d5d10 .functor NOT 1, v0x17d2320_0, C4<0>, C4<0>, C4<0>;
L_0x17d5ed0 .functor AND 1, L_0x17d5c70, L_0x17d5d10, C4<1>, C4<1>;
L_0x17d5fe0 .functor OR 1, L_0x17d5b60, L_0x17d5ed0, C4<0>, C4<0>;
L_0x17d6260 .functor NOT 1, v0x17d2320_0, C4<0>, C4<0>, C4<0>;
L_0x17d62d0 .functor AND 1, L_0x17d6190, L_0x17d6260, C4<1>, C4<1>;
L_0x17d64e0 .functor NOT 1, v0x17d2320_0, C4<0>, C4<0>, C4<0>;
L_0x17d6550 .functor AND 1, L_0x17d6440, L_0x17d64e0, C4<1>, C4<1>;
L_0x17d6680 .functor OR 1, L_0x17d62d0, L_0x17d6550, C4<0>, C4<0>;
L_0x17d6870 .functor AND 1, L_0x17d6790, v0x17d2320_0, C4<1>, C4<1>;
L_0x17d6610 .functor OR 1, L_0x17d6680, L_0x17d6870, C4<0>, C4<0>;
v0x17d2760_0 .net "Y2", 0 0, L_0x17d5fe0;  alias, 1 drivers
v0x17d2820_0 .net "Y4", 0 0, L_0x17d6610;  alias, 1 drivers
v0x17d28e0_0 .net *"_ivl_1", 0 0, L_0x17d56f0;  1 drivers
v0x17d29d0_0 .net *"_ivl_10", 0 0, L_0x17d5a20;  1 drivers
v0x17d2ab0_0 .net *"_ivl_12", 0 0, L_0x17d5b60;  1 drivers
v0x17d2be0_0 .net *"_ivl_15", 0 0, L_0x17d5c70;  1 drivers
v0x17d2cc0_0 .net *"_ivl_16", 0 0, L_0x17d5d10;  1 drivers
v0x17d2da0_0 .net *"_ivl_18", 0 0, L_0x17d5ed0;  1 drivers
v0x17d2e80_0 .net *"_ivl_2", 0 0, L_0x17d5790;  1 drivers
v0x17d2ff0_0 .net *"_ivl_23", 0 0, L_0x17d6190;  1 drivers
v0x17d30d0_0 .net *"_ivl_24", 0 0, L_0x17d6260;  1 drivers
v0x17d31b0_0 .net *"_ivl_26", 0 0, L_0x17d62d0;  1 drivers
v0x17d3290_0 .net *"_ivl_29", 0 0, L_0x17d6440;  1 drivers
v0x17d3370_0 .net *"_ivl_30", 0 0, L_0x17d64e0;  1 drivers
v0x17d3450_0 .net *"_ivl_32", 0 0, L_0x17d6550;  1 drivers
v0x17d3530_0 .net *"_ivl_34", 0 0, L_0x17d6680;  1 drivers
v0x17d3610_0 .net *"_ivl_37", 0 0, L_0x17d6790;  1 drivers
v0x17d36f0_0 .net *"_ivl_38", 0 0, L_0x17d6870;  1 drivers
v0x17d37d0_0 .net *"_ivl_4", 0 0, L_0x17d5800;  1 drivers
v0x17d38b0_0 .net *"_ivl_7", 0 0, L_0x17d5910;  1 drivers
v0x17d3990_0 .net *"_ivl_8", 0 0, L_0x17d59b0;  1 drivers
v0x17d3a70_0 .net "w", 0 0, v0x17d2320_0;  alias, 1 drivers
v0x17d3b10_0 .net "y", 6 1, v0x17d23c0_0;  alias, 1 drivers
L_0x17d56f0 .part v0x17d23c0_0, 0, 1;
L_0x17d5910 .part v0x17d23c0_0, 1, 1;
L_0x17d5c70 .part v0x17d23c0_0, 4, 1;
L_0x17d6190 .part v0x17d23c0_0, 1, 1;
L_0x17d6440 .part v0x17d23c0_0, 2, 1;
L_0x17d6790 .part v0x17d23c0_0, 5, 1;
S_0x17d3ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1786360;
 .timescale -12 -12;
E_0x1798dc0 .event anyedge, v0x17d4810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d4810_0;
    %nor/r;
    %assign/vec4 v0x17d4810_0, 0;
    %wait E_0x1798dc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17d1c50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d1f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d2070_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x17d1c50;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1799270;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x17d23c0_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17d2320_0, 0;
    %load/vec4 v0x17d2130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d2070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17d2070_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17d1f90_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1799270;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x17d21f0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x17d21f0_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x17d21f0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x17d21f0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x17d21f0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x17d21f0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x17d23c0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17d2320_0, 0;
    %load/vec4 v0x17d2130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d1f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x17d1f90_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x17d2070_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x17d1f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x17d2070_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x17d1f90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1786360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d4810_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1786360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d46b0_0;
    %inv;
    %store/vec4 v0x17d46b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1786360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17d1eb0_0, v0x17d49a0_0, v0x17d4ae0_0, v0x17d4a40_0, v0x17d3f80_0, v0x17d3ec0_0, v0x17d40f0_0, v0x17d4020_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1786360;
T_6 ;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1786360;
T_7 ;
    %wait E_0x1799270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d4750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
    %load/vec4 v0x17d48d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d4750_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x17d3f80_0;
    %load/vec4 v0x17d3f80_0;
    %load/vec4 v0x17d3ec0_0;
    %xor;
    %load/vec4 v0x17d3f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x17d40f0_0;
    %load/vec4 v0x17d40f0_0;
    %load/vec4 v0x17d4020_0;
    %xor;
    %load/vec4 v0x17d40f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x17d4750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d4750_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/m2014_q6c/iter0/response4/top_module.sv";
