-- Quartus II VHDL Template
-- Basic Shift Register

library ieee;
use ieee.std_logic_1164.all;
use work.mips_uni_pkg.all;

entity alu_ctr is
	port 
	(
		op_alu		: in std_logic_vector(1 downto 0);
		funct			: in std_logic_vector(5 downto 0);
		alu_op	   : in std_logic_vector(4 downto 0)
	);
end entity;