Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 25 23:00:26 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.51e-02    0.112 1.32e+07    0.150 100.0
  U0_ClkGate (ClkGate)                 3.79e-05 4.61e-04 2.09e+04 5.20e-04   0.3
  U0_UART_TX (UART_TX_test_1)          2.11e-04 3.00e-03 7.08e+05 3.92e-03   2.6
    U0_MUX (MUX)                       1.26e-07 4.22e-07 2.28e+04 2.33e-05   0.0
    U0_parity_calc (parity_calc_test_1)
                                       6.83e-06 1.00e-03 2.56e+05 1.27e-03   0.8
    U0_FSM (FSM_test_1)                1.79e-06 3.77e-04 1.16e+05 4.96e-04   0.3
    U0_serializer (serializer_test_1)  2.02e-04 1.62e-03 3.10e+05 2.13e-03   1.4
  U0_PULSE_GEN (PULSE_GEN_test_1)      2.29e-08 1.20e-04 1.80e+04 1.38e-04   0.1
  U1_ClkDiv (ClkDiv_test_1)            5.25e-04 4.15e-03 6.83e+05 5.35e-03   3.6
    add_74 (ClkDiv_DW01_inc_1)         3.12e-05 4.66e-05 8.90e+04 1.67e-04   0.1
    add_50 (ClkDiv_DW01_inc_0)         2.97e-05 4.32e-05 9.67e+04 1.70e-04   0.1
  U0_ClkDiv (ClkDiv_RATIO_WIDTH6_test_1)
                                       2.95e-04 3.64e-03 5.37e+05 4.47e-03   3.0
  U1_RST_SYNC (RST_SYNC_test_1)        1.10e-05 7.77e-04 2.88e+04 8.17e-04   0.5
  U0_RST_SYNC (RST_SYNC_test_0)        8.60e-06 7.06e-04 2.86e+04 7.43e-04   0.5
  U0_ASYNC_FIFO (ASYNC_FIFO_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                       9.71e-04 2.31e-02 2.39e+06 2.65e-02  17.6
    U1_GRAY_CONV (GRAY_CONV_PTR_WIDTH4_1)
                                          0.000    0.000 3.94e+04 3.94e-05   0.0
    U0_GRAY_CONV (GRAY_CONV_PTR_WIDTH4_0)
                                       5.11e-06 1.05e-05 3.96e+04 5.52e-05   0.0
    U1_DF_SYNC (DF_SYNC_BUS_WIDTH4_test_1)
                                       3.29e-06 2.23e-03 1.05e+05 2.34e-03   1.6
    U0_DF_SYNC (DF_SYNC_BUS_WIDTH4_test_0)
                                       3.00e-07 1.04e-03 1.08e+05 1.15e-03   0.8
    U0_FIFO_WR (FIFO_WR_PTR_WIDTH4_test_1)
                                       1.23e-04 1.83e-03 1.88e+05 2.14e-03   1.4
    U0_FIFO_RD (FIFO_RD_PTR_WIDTH4_test_1)
                                       5.54e-07 6.36e-04 2.05e+05 8.41e-04   0.6
    U0_FIFO_MEM_CNTRL (FIFO_MEM_CNTRL_DATA_WIDTH8_MEM_DEPTH8_PTR_WIDTH4_test_1)
                                       8.40e-04 1.74e-02 1.69e+06 1.99e-02  13.2
  U0_RegFile (RegFile_BUS_WIDTH8_DEPTH8_ADDR_WIDTH4_PAR_EN1_PAR_TYPE0_PRESCALE32_DIV_RATIO32_test_1)
                                       1.83e-03 2.21e-02 1.92e+06 2.59e-02  17.2
  U0_ALU (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_test_1)
                                       4.64e-04 3.27e-02 4.35e+06 3.75e-02  24.9
    mult_23 (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW02_mult_0)
                                       4.11e-05 2.36e-05 1.66e+06 1.72e-03   1.1
    add_21 (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_add_0)
                                       6.28e-06 5.78e-05 2.10e+05 2.74e-04   0.2
    sub_22 (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW01_sub_0)
                                       7.50e-06 5.80e-05 2.48e+05 3.13e-04   0.2
    div_24 (ALU_OPRND_WIDTH8_OUT_WIDTH16_CTRL_WIDTH4_DW_div_uns_0)
                                       5.08e-05 2.38e-04 1.24e+06 1.53e-03   1.0
  U0_SYS_CTRL (SYS_CTRL_ALU_WIDTH16_ADDR_WIDTH4_DATA_BUS_WIDTH8_ALUFN_WIDTH4_test_1)
                                       1.05e-03 4.80e-03 6.67e+05 6.51e-03   4.3
  U0_DATA_SYNC (DATA_SYNC_BUS_WIDTH8_test_1)
                                       2.21e-05 3.29e-03 2.07e+05 3.52e-03   2.3
    U0_sync_bus (sync_bus_test_1)      1.23e-05 2.17e-03 1.49e+05 2.33e-03   1.5
    U0_DS_pulse (DS_pulse_test_1)      8.21e-06 5.58e-04 3.13e+04 5.97e-04   0.4
      inst_PULSE_GEN (PULSE_GEN_test_0)
                                       3.94e-06 2.77e-04 1.77e+04 2.99e-04   0.2
    U0_multi_ff (multi_ff_test_1)      1.62e-06 5.68e-04 2.64e+04 5.96e-04   0.4
  U0_UART_RX (UART_RX_WIDTH8_test_1)   1.18e-03 9.97e-03 1.46e+06 1.26e-02   8.4
    U0_parity_check (parity_check)     2.31e-05 8.48e-05 1.14e+05 2.22e-04   0.1
    U0_stop_check (stop_check)            0.000    0.000 1.31e+04 1.31e-05   0.0
    U0_start_check (start_check)          0.000    0.000 2.93e+03 2.93e-06   0.0
    U0_deserializer (deserializer_test_1)
                                       7.00e-05 4.24e-03 3.49e+05 4.65e-03   3.1
    U0_data_sampling (data_sampling_test_1)
                                       2.15e-04 1.23e-03 3.82e+05 1.83e-03   1.2
    U0_edge_bit_counter (edge_bit_counter_test_1)
                                       5.20e-04 3.01e-03 4.05e+05 3.93e-03   2.6
    U0_FSM (UART_RX_FSM_test_1)        3.56e-04 1.41e-03 1.89e+05 1.96e-03   1.3
  U7_mux2X1 (mux2X1_7)                 2.45e-03 2.02e-04 2.35e+04 2.67e-03   1.8
  U6_mux2X1 (mux2X1_0)                 5.18e-03 2.59e-04 2.35e+04 5.46e-03   3.6
  U5_mux2X1 (mux2X1_2)                 1.11e-04 8.75e-05 1.15e+04 2.10e-04   0.1
  U4_mux2X1 (mux2X1_3)                 3.66e-03 1.84e-03 1.15e+04 5.52e-03   3.7
  U3_mux2X1 (mux2X1_4)                 2.67e-04 7.03e-05 1.14e+04 3.49e-04   0.2
  U2_mux2X1 (mux2X1_5)                 9.64e-06 2.21e-06 1.29e+04 2.47e-05   0.0
  U1_mux2X1 (mux2X1_6)                 5.21e-04 1.93e-04 1.15e+04 7.26e-04   0.5
  U0_mux2X1 (mux2X1_1)                 4.01e-03 2.66e-04 1.14e+04 4.29e-03   2.8
1
