

================================================================
== Vitis HLS Report for 'stencil_Pipeline_stencil_label1_stencil_label2'
================================================================
* Date:           Sat Apr  5 07:27:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.441 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39064|    39064|  0.195 ms|  0.195 ms|  39064|  39064|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stencil_label1_stencil_label2  |    39062|    39062|         8|          5|          1|  7812|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.01>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 12 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filter_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_8"   --->   Operation 16 'read' 'filter_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filter_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_7"   --->   Operation 17 'read' 'filter_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_6"   --->   Operation 18 'read' 'filter_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filter_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_5"   --->   Operation 19 'read' 'filter_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filter_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_4"   --->   Operation 20 'read' 'filter_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filter_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_3"   --->   Operation 21 'read' 'filter_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filter_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_2"   --->   Operation 22 'read' 'filter_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_1"   --->   Operation 23 'read' 'filter_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filter_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load"   --->   Operation 24 'read' 'filter_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %r"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %stencil_label3"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [stencil.c:7]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.64ns)   --->   "%icmp_ln7 = icmp_eq  i13 %indvar_flatten_load, i13 7812" [stencil.c:7]   --->   Operation 31 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.75ns)   --->   "%add_ln7 = add i13 %indvar_flatten_load, i13 1" [stencil.c:7]   --->   Operation 32 'add' 'add_ln7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc29, void %for.end31.exitStub" [stencil.c:7]   --->   Operation 33 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [stencil.c:8]   --->   Operation 34 'load' 'c_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_load = load i7 %r"   --->   Operation 35 'load' 'r_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp_eq  i6 %c_load, i6 62" [stencil.c:8]   --->   Operation 36 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.29ns)   --->   "%select_ln4 = select i1 %icmp_ln8, i6 0, i6 %c_load" [stencil.c:4]   --->   Operation 37 'select' 'select_ln4' <Predicate = (!icmp_ln7)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%empty_6 = add i7 %r_load, i7 1"   --->   Operation 38 'add' 'empty_6' <Predicate = (!icmp_ln7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i7 %empty_6, i7 %r_load" [stencil.c:7]   --->   Operation 39 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln7, i6 %select_ln4" [stencil.c:12]   --->   Operation 40 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i13 %add_ln" [stencil.c:12]   --->   Operation 41 'zext' 'zext_ln12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln12" [stencil.c:12]   --->   Operation 42 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%orig_load = load i13 %orig_addr" [stencil.c:12]   --->   Operation 43 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%add_ln12 = add i13 %add_ln, i13 1" [stencil.c:12]   --->   Operation 44 'add' 'add_ln12' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i13 %add_ln12" [stencil.c:12]   --->   Operation 45 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_1" [stencil.c:12]   --->   Operation 46 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.24ns)   --->   "%orig_load_1 = load i13 %orig_addr_1" [stencil.c:12]   --->   Operation 47 'load' 'orig_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln8 = store i13 %add_ln7, i13 %indvar_flatten" [stencil.c:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln8 = store i7 %select_ln7, i7 %r" [stencil.c:8]   --->   Operation 49 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%p_mid1 = add i7 %r_load, i7 2"   --->   Operation 50 'add' 'p_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln4_1 = select i1 %icmp_ln8, i7 %p_mid1, i7 %empty_6" [stencil.c:4]   --->   Operation 51 'select' 'select_ln4_1' <Predicate = (!icmp_ln7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (1.24ns)   --->   "%orig_load = load i13 %orig_addr" [stencil.c:12]   --->   Operation 52 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%orig_load_1 = load i13 %orig_addr_1" [stencil.c:12]   --->   Operation 53 'load' 'orig_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "%add_ln12_1 = add i13 %add_ln, i13 2" [stencil.c:12]   --->   Operation 54 'add' 'add_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i13 %add_ln12_1" [stencil.c:12]   --->   Operation 55 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_2" [stencil.c:12]   --->   Operation 56 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.24ns)   --->   "%orig_load_2 = load i13 %orig_addr_2" [stencil.c:12]   --->   Operation 57 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%add_ln12_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %select_ln4_1, i6 %select_ln4" [stencil.c:12]   --->   Operation 58 'bitconcatenate' 'add_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i13 %add_ln12_3" [stencil.c:12]   --->   Operation 59 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_3" [stencil.c:12]   --->   Operation 60 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.24ns)   --->   "%orig_load_3 = load i13 %orig_addr_3" [stencil.c:12]   --->   Operation 61 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 62 [1/1] (3.17ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [stencil.c:12]   --->   Operation 62 'mul' 'mul_ln12' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (3.17ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [stencil.c:12]   --->   Operation 63 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (1.24ns)   --->   "%orig_load_2 = load i13 %orig_addr_2" [stencil.c:12]   --->   Operation 64 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 65 [1/2] (1.24ns)   --->   "%orig_load_3 = load i13 %orig_addr_3" [stencil.c:12]   --->   Operation 65 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 66 [1/1] (0.75ns)   --->   "%add_ln12_2 = add i13 %add_ln12_3, i13 1" [stencil.c:12]   --->   Operation 66 'add' 'add_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i13 %add_ln12_2" [stencil.c:12]   --->   Operation 67 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_4" [stencil.c:12]   --->   Operation 68 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.24ns)   --->   "%orig_load_4 = load i13 %orig_addr_4" [stencil.c:12]   --->   Operation 69 'load' 'orig_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 70 [1/1] (0.75ns)   --->   "%add_ln12_4 = add i13 %add_ln12_3, i13 2" [stencil.c:12]   --->   Operation 70 'add' 'add_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i13 %add_ln12_4" [stencil.c:12]   --->   Operation 71 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_5" [stencil.c:12]   --->   Operation 72 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.24ns)   --->   "%orig_load_5 = load i13 %orig_addr_5" [stencil.c:12]   --->   Operation 73 'load' 'orig_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln4)   --->   "%select_ln4_2 = select i1 %icmp_ln8, i7 3, i7 2" [stencil.c:4]   --->   Operation 74 'select' 'select_ln4_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln4 = add i7 %r_load, i7 %select_ln4_2" [stencil.c:4]   --->   Operation 75 'add' 'add_ln4' <Predicate = (!icmp_ln7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (3.17ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [stencil.c:12]   --->   Operation 76 'mul' 'mul_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (3.17ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [stencil.c:12]   --->   Operation 77 'mul' 'mul_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/2] (1.24ns)   --->   "%orig_load_4 = load i13 %orig_addr_4" [stencil.c:12]   --->   Operation 78 'load' 'orig_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 79 [1/2] (1.24ns)   --->   "%orig_load_5 = load i13 %orig_addr_5" [stencil.c:12]   --->   Operation 79 'load' 'orig_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%add_ln12_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %add_ln4, i6 %select_ln4" [stencil.c:12]   --->   Operation 80 'bitconcatenate' 'add_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i13 %add_ln12_6" [stencil.c:12]   --->   Operation 81 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_6" [stencil.c:12]   --->   Operation 82 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (1.24ns)   --->   "%orig_load_6 = load i13 %orig_addr_6" [stencil.c:12]   --->   Operation 83 'load' 'orig_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 84 [1/1] (0.75ns)   --->   "%add_ln12_5 = add i13 %add_ln12_6, i13 1" [stencil.c:12]   --->   Operation 84 'add' 'add_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i13 %add_ln12_5" [stencil.c:12]   --->   Operation 85 'zext' 'zext_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_7" [stencil.c:12]   --->   Operation 86 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.24ns)   --->   "%orig_load_7 = load i13 %orig_addr_7" [stencil.c:12]   --->   Operation 87 'load' 'orig_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%add_ln13 = add i32 %mul_ln12_1, i32 %mul_ln12" [stencil.c:13]   --->   Operation 88 'add' 'add_ln13' <Predicate = (!icmp_ln7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 89 [1/1] (3.17ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [stencil.c:12]   --->   Operation 89 'mul' 'mul_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (3.17ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [stencil.c:12]   --->   Operation 90 'mul' 'mul_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (1.24ns)   --->   "%orig_load_6 = load i13 %orig_addr_6" [stencil.c:12]   --->   Operation 91 'load' 'orig_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 92 [1/2] (1.24ns)   --->   "%orig_load_7 = load i13 %orig_addr_7" [stencil.c:12]   --->   Operation 92 'load' 'orig_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 93 [1/1] (0.75ns)   --->   "%add_ln12_7 = add i13 %add_ln12_6, i13 2" [stencil.c:12]   --->   Operation 93 'add' 'add_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i13 %add_ln12_7" [stencil.c:12]   --->   Operation 94 'zext' 'zext_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_8" [stencil.c:12]   --->   Operation 95 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.24ns)   --->   "%orig_load_8 = load i13 %orig_addr_8" [stencil.c:12]   --->   Operation 96 'load' 'orig_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_5 : Operation 97 [1/1] (0.88ns)   --->   "%add_ln13_1 = add i32 %mul_ln12_2, i32 %mul_ln12_3" [stencil.c:13]   --->   Operation 97 'add' 'add_ln13_1' <Predicate = (!icmp_ln7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln8 = add i6 %select_ln4, i6 1" [stencil.c:8]   --->   Operation 98 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln8 = store i6 %add_ln8, i6 %c" [stencil.c:8]   --->   Operation 99 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 100 [1/1] (3.17ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [stencil.c:12]   --->   Operation 100 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (3.17ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [stencil.c:12]   --->   Operation 101 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/2] (1.24ns)   --->   "%orig_load_8 = load i13 %orig_addr_8" [stencil.c:12]   --->   Operation 102 'load' 'orig_load_8' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 103 [1/1] (3.17ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [stencil.c:12]   --->   Operation 103 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @stencil_label1_stencil_label2_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7812, i64 7812, i64 7812"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [stencil.c:5]   --->   Operation 107 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_2 = add i32 %add_ln13_1, i32 %add_ln13" [stencil.c:13]   --->   Operation 108 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_3 = add i32 %mul_ln12_4, i32 %mul_ln12_5" [stencil.c:13]   --->   Operation 109 'add' 'add_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_4 = add i32 %mul_ln12_7, i32 %mul_ln12_8" [stencil.c:13]   --->   Operation 110 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 111 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_5 = add i32 %add_ln13_4, i32 %mul_ln12_6" [stencil.c:13]   --->   Operation 111 'add' 'add_ln13_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_6 = add i32 %add_ln13_5, i32 %add_ln13_3" [stencil.c:13]   --->   Operation 112 'add' 'add_ln13_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln13_7 = add i32 %add_ln13_6, i32 %add_ln13_2" [stencil.c:13]   --->   Operation 113 'add' 'add_ln13_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln12" [stencil.c:16]   --->   Operation 114 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.24ns)   --->   "%store_ln16 = store i32 %add_ln13_7, i13 %sol_addr" [stencil.c:16]   --->   Operation 115 'store' 'store_ln16' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln8 = br void %stencil_label3" [stencil.c:8]   --->   Operation 116 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.02ns
The critical path consists of the following:
	'alloca' operation ('r') [13]  (0 ns)
	'load' operation ('r_load') on local variable 'r' [38]  (0 ns)
	'add' operation ('empty_6') [44]  (0.706 ns)
	'select' operation ('select_ln7', stencil.c:7) [49]  (0.308 ns)
	'add' operation ('add_ln12', stencil.c:12) [56]  (0.755 ns)
	'getelementptr' operation ('orig_addr_1', stencil.c:12) [58]  (0 ns)
	'load' operation ('orig_load_1', stencil.c:12) on array 'orig' [59]  (1.25 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'add' operation ('p_mid1') [43]  (0.706 ns)
	'select' operation ('select_ln4_1', stencil.c:4) [45]  (0.308 ns)
	'getelementptr' operation ('orig_addr_3', stencil.c:12) [68]  (0 ns)
	'load' operation ('orig_load_3', stencil.c:12) on array 'orig' [69]  (1.25 ns)

 <State 3>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', stencil.c:12) [55]  (3.17 ns)

 <State 4>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_2', stencil.c:12) [65]  (3.17 ns)

 <State 5>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_4', stencil.c:12) [75]  (3.17 ns)

 <State 6>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_6', stencil.c:12) [85]  (3.17 ns)

 <State 7>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_8', stencil.c:12) [95]  (3.17 ns)

 <State 8>: 3.44ns
The critical path consists of the following:
	'add' operation ('add_ln13_4', stencil.c:13) [100]  (0 ns)
	'add' operation ('add_ln13_5', stencil.c:13) [101]  (0.731 ns)
	'add' operation ('add_ln13_6', stencil.c:13) [102]  (0.731 ns)
	'add' operation ('add_ln13_7', stencil.c:13) [103]  (0.731 ns)
	'store' operation ('store_ln16', stencil.c:16) of variable 'add_ln13_7', stencil.c:13 on array 'sol' [105]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
