// Seed: 559647669
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    output tri1 id_8
);
  wire  id_10;
  logic id_11;
  always @(-1 ==? id_3 or posedge 1 == 1 - id_6) id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.id_2 = 0;
  logic id_12 = 1 == -1'b0;
  wire  id_13 = id_4;
  wire  id_14;
  ;
endmodule
