{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679962200256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679962200256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 18:10:00 2023 " "Processing started: Mon Mar 27 18:10:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679962200256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962200256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962200256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679962200504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679962200504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro_in " "Found entity 1: registro_in" {  } { { "registro_in.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/registro_in.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_logic " "Found entity 1: right_shift_logic" {  } { { "right_shift_logic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/right_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_logic " "Found entity 1: left_shift_logic" {  } { { "left_shift_logic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/left_shift_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_arithmetic " "Found entity 1: right_shift_arithmetic" {  } { { "right_shift_arithmetic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/right_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_shift_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift_arithmetic " "Found entity 1: left_shift_arithmetic" {  } { { "left_shift_arithmetic.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/left_shift_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205592 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_7 " "Found entity 2: display_7" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_not " "Found entity 1: alu_not" {  } { { "alu_not.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "nbit_adder.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/nbit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "andGate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/andGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file orgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "orGate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/orGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorgate.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorgate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "xorGate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/xorGate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_mux " "Found entity 1: N_mux" {  } { { "N_mux.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/N_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_and_gate " "Found entity 1: n_bit_and_gate" {  } { { "n_bit_and_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_or_gate " "Found entity 1: n_bit_or_gate" {  } { { "n_bit_or_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_xor_gate " "Found entity 1: n_bit_xor_gate" {  } { { "n_bit_xor_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bit_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_not_gate " "Found entity 1: n_bit_not_gate" {  } { { "n_bit_not_gate.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registro_out " "Found entity 1: registro_out" {  } { { "registro_out.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/registro_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "time_test.sv(15) " "Verilog HDL information at time_test.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "time_test.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/time_test.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1679962205604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_test " "Found entity 1: time_test" {  } { { "time_test.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/time_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679962205604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962205604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "time_test " "Elaborating entity \"time_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679962205626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:_alu " "Elaborating entity \"alu\" for hierarchy \"alu:_alu\"" {  } { { "time_test.sv" "_alu" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/time_test.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(37) " "Verilog HDL assignment warning at alu.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205637 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(50) " "Verilog HDL assignment warning at alu.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(51) " "Verilog HDL assignment warning at alu.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(59) " "Verilog HDL assignment warning at alu.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(67) " "Verilog HDL assignment warning at alu.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(75) " "Verilog HDL assignment warning at alu.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(83) " "Verilog HDL assignment warning at alu.sv(83): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(91) " "Verilog HDL assignment warning at alu.sv(91): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(99) " "Verilog HDL assignment warning at alu.sv(99): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205638 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(107) " "Verilog HDL assignment warning at alu.sv(107): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205639 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(115) " "Verilog HDL assignment warning at alu.sv(115): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205639 "|time_test|alu:_alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(123) " "Verilog HDL assignment warning at alu.sv(123): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679962205639 "|time_test|alu:_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_logic alu:_alu\|right_shift_logic:shift_RL " "Elaborating entity \"right_shift_logic\" for hierarchy \"alu:_alu\|right_shift_logic:shift_RL\"" {  } { { "alu.sv" "shift_RL" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_mux alu:_alu\|right_shift_logic:shift_RL\|N_mux:b1\[0\].mx " "Elaborating entity \"N_mux\" for hierarchy \"alu:_alu\|right_shift_logic:shift_RL\|N_mux:b1\[0\].mx\"" {  } { { "right_shift_logic.sv" "b1\[0\].mx" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/right_shift_logic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt N_mux.sv(6) " "Verilog HDL or VHDL warning at N_mux.sv(6): object \"shamt\" assigned a value but never read" {  } { { "N_mux.sv" "" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/N_mux.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679962205715 "|time_test|alu:_alu|right_shift_logic:shift_RL|N_mux:b1[0].mx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_logic alu:_alu\|left_shift_logic:shift_LL " "Elaborating entity \"left_shift_logic\" for hierarchy \"alu:_alu\|left_shift_logic:shift_LL\"" {  } { { "alu.sv" "shift_LL" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_arithmetic alu:_alu\|right_shift_arithmetic:shift_RA " "Elaborating entity \"right_shift_arithmetic\" for hierarchy \"alu:_alu\|right_shift_arithmetic:shift_RA\"" {  } { { "alu.sv" "shift_RA" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift_arithmetic alu:_alu\|left_shift_arithmetic:shift_LA " "Elaborating entity \"left_shift_arithmetic\" for hierarchy \"alu:_alu\|left_shift_arithmetic:shift_LA\"" {  } { { "alu.sv" "shift_LA" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder alu:_alu\|nbit_adder:_adder " "Elaborating entity \"nbit_adder\" for hierarchy \"alu:_alu\|nbit_adder:_adder\"" {  } { { "alu.sv" "_adder" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:_alu\|nbit_adder:_adder\|full_adder:generate_n_bit_adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"alu:_alu\|nbit_adder:_adder\|full_adder:generate_n_bit_adder\[0\].f\"" {  } { { "nbit_adder.sv" "generate_n_bit_adder\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/nbit_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_not_gate alu:_alu\|n_bit_not_gate:_not " "Elaborating entity \"n_bit_not_gate\" for hierarchy \"alu:_alu\|n_bit_not_gate:_not\"" {  } { { "alu.sv" "_not" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_not alu:_alu\|n_bit_not_gate:_not\|alu_not:generate_n_bit_not\[0\].f " "Elaborating entity \"alu_not\" for hierarchy \"alu:_alu\|n_bit_not_gate:_not\|alu_not:generate_n_bit_not\[0\].f\"" {  } { { "n_bit_not_gate.sv" "generate_n_bit_not\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_not_gate.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_and_gate alu:_alu\|n_bit_and_gate:_and " "Elaborating entity \"n_bit_and_gate\" for hierarchy \"alu:_alu\|n_bit_and_gate:_and\"" {  } { { "alu.sv" "_and" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate alu:_alu\|n_bit_and_gate:_and\|andGate:generate_n_bit_and\[0\].f " "Elaborating entity \"andGate\" for hierarchy \"alu:_alu\|n_bit_and_gate:_and\|andGate:generate_n_bit_and\[0\].f\"" {  } { { "n_bit_and_gate.sv" "generate_n_bit_and\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_and_gate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_or_gate alu:_alu\|n_bit_or_gate:_or " "Elaborating entity \"n_bit_or_gate\" for hierarchy \"alu:_alu\|n_bit_or_gate:_or\"" {  } { { "alu.sv" "_or" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate alu:_alu\|n_bit_or_gate:_or\|orGate:generate_n_bit_or\[0\].f " "Elaborating entity \"orGate\" for hierarchy \"alu:_alu\|n_bit_or_gate:_or\|orGate:generate_n_bit_or\[0\].f\"" {  } { { "n_bit_or_gate.sv" "generate_n_bit_or\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_or_gate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_xor_gate alu:_alu\|n_bit_xor_gate:_xor " "Elaborating entity \"n_bit_xor_gate\" for hierarchy \"alu:_alu\|n_bit_xor_gate:_xor\"" {  } { { "alu.sv" "_xor" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962205998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate alu:_alu\|n_bit_xor_gate:_xor\|xorGate:generate_n_bit_xor\[0\].f " "Elaborating entity \"xorGate\" for hierarchy \"alu:_alu\|n_bit_xor_gate:_xor\|xorGate:generate_n_bit_xor\[0\].f\"" {  } { { "n_bit_xor_gate.sv" "generate_n_bit_xor\[0\].f" { Text "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/n_bit_xor_gate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962206004 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679962206907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/output_files/alu.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/sfallas_digital_design_lab_2023/Laboratorio_3/problema_2/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962207429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679962207531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679962207531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "809 " "Implemented 809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679962207578 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679962207578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "702 " "Implemented 702 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679962207578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679962207578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679962207595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 18:10:07 2023 " "Processing ended: Mon Mar 27 18:10:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679962207595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679962207595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679962207595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679962207595 ""}
