<stg><name>response_Pipeline_VITIS_LOOP_325_1_VITIS_LOOP_326_2</name>


<trans_list>

<trans id="337" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:1 %zext_ln325_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln325

]]></Node>
<StgValue><ssdm name="zext_ln325_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="52" op_0_bw="21">
<![CDATA[
newFuncRoot:2 %zext_ln325_cast = zext i21 %zext_ln325_read

]]></Node>
<StgValue><ssdm name="zext_ln325_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %RStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SyyStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %SxxStream, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body10.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body10.i:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body10.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body10.i:2 %icmp_ln325 = icmp_eq  i12 %indvar_flatten_load, i12 2142

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body10.i:3 %add_ln325 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln325"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body10.i:4 %br_ln325 = br i1 %icmp_ln325, void %for.inc81.i, void %response.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc81.i:137 %store_ln326 = store i12 %add_ln325, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc81.i:4 %tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %SxxStream

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="256">
<![CDATA[
for.inc81.i:5 %Sxx_var = trunc i256 %tmp

]]></Node>
<StgValue><ssdm name="Sxx_var"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:6 %Sxx_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="Sxx_var_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:7 %tmp_31_i7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_31_i7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:8 %tmp_32_i8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_32_i8"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:9 %tmp_33_i9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_33_i9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:10 %tmp_34_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:11 %tmp_35_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:12 %tmp_36_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc81.i:13 %tmp_10 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %SyyStream

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="256">
<![CDATA[
for.inc81.i:14 %Syy_var = trunc i256 %tmp_10

]]></Node>
<StgValue><ssdm name="Syy_var"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:15 %Syy_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="Syy_var_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:16 %tmp_37_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:17 %tmp_38_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:18 %tmp_39_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:19 %tmp_40_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:20 %tmp_41_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:21 %tmp_42_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_10, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc81.i:22 %tmp_11 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %SxyStream

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="256">
<![CDATA[
for.inc81.i:23 %Sxy_var = trunc i256 %tmp_11

]]></Node>
<StgValue><ssdm name="Sxy_var"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:24 %Sxy_var_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="Sxy_var_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:25 %tmp_43_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:26 %tmp_44_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:27 %tmp_45_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:28 %tmp_46_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_46_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:29 %tmp_47_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:30 %tmp_48_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %tmp_11, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:31 %trace = add i32 %Syy_var, i32 %Sxx_var

]]></Node>
<StgValue><ssdm name="trace"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:33 %det1 = mul i32 %Syy_var, i32 %Sxx_var

]]></Node>
<StgValue><ssdm name="det1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:34 %det2 = mul i32 %Sxy_var, i32 %Sxy_var

]]></Node>
<StgValue><ssdm name="det2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:44 %trace_1 = add i32 %Syy_var_1, i32 %Sxx_var_1

]]></Node>
<StgValue><ssdm name="trace_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:46 %det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1

]]></Node>
<StgValue><ssdm name="det1_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:47 %det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1

]]></Node>
<StgValue><ssdm name="det2_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:57 %trace_2 = add i32 %tmp_37_i, i32 %tmp_31_i7

]]></Node>
<StgValue><ssdm name="trace_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:59 %det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7

]]></Node>
<StgValue><ssdm name="det1_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:60 %det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i

]]></Node>
<StgValue><ssdm name="det2_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:70 %trace_3 = add i32 %tmp_38_i, i32 %tmp_32_i8

]]></Node>
<StgValue><ssdm name="trace_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:72 %det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8

]]></Node>
<StgValue><ssdm name="det1_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:73 %det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="det2_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:83 %trace_4 = add i32 %tmp_39_i, i32 %tmp_33_i9

]]></Node>
<StgValue><ssdm name="trace_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:85 %det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9

]]></Node>
<StgValue><ssdm name="det1_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:86 %det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i

]]></Node>
<StgValue><ssdm name="det2_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:96 %trace_5 = add i32 %tmp_40_i, i32 %tmp_34_i

]]></Node>
<StgValue><ssdm name="trace_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:98 %det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i

]]></Node>
<StgValue><ssdm name="det1_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:99 %det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i

]]></Node>
<StgValue><ssdm name="det2_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:109 %trace_6 = add i32 %tmp_41_i, i32 %tmp_35_i

]]></Node>
<StgValue><ssdm name="trace_6"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:111 %det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i

]]></Node>
<StgValue><ssdm name="det1_6"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:112 %det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i

]]></Node>
<StgValue><ssdm name="det2_6"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:122 %trace_7 = add i32 %tmp_42_i, i32 %tmp_36_i

]]></Node>
<StgValue><ssdm name="trace_7"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:124 %det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i

]]></Node>
<StgValue><ssdm name="det1_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:125 %det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i

]]></Node>
<StgValue><ssdm name="det2_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="85" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:32 %traceSquare = mul i32 %trace, i32 %trace

]]></Node>
<StgValue><ssdm name="traceSquare"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:33 %det1 = mul i32 %Syy_var, i32 %Sxx_var

]]></Node>
<StgValue><ssdm name="det1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:34 %det2 = mul i32 %Sxy_var, i32 %Sxy_var

]]></Node>
<StgValue><ssdm name="det2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:45 %traceSquare_1 = mul i32 %trace_1, i32 %trace_1

]]></Node>
<StgValue><ssdm name="traceSquare_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:46 %det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1

]]></Node>
<StgValue><ssdm name="det1_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:47 %det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1

]]></Node>
<StgValue><ssdm name="det2_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:58 %traceSquare_2 = mul i32 %trace_2, i32 %trace_2

]]></Node>
<StgValue><ssdm name="traceSquare_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:59 %det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7

]]></Node>
<StgValue><ssdm name="det1_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:60 %det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i

]]></Node>
<StgValue><ssdm name="det2_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:71 %traceSquare_3 = mul i32 %trace_3, i32 %trace_3

]]></Node>
<StgValue><ssdm name="traceSquare_3"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:72 %det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8

]]></Node>
<StgValue><ssdm name="det1_3"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:73 %det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="det2_3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:84 %traceSquare_4 = mul i32 %trace_4, i32 %trace_4

]]></Node>
<StgValue><ssdm name="traceSquare_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:85 %det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9

]]></Node>
<StgValue><ssdm name="det1_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:86 %det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i

]]></Node>
<StgValue><ssdm name="det2_4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:97 %traceSquare_5 = mul i32 %trace_5, i32 %trace_5

]]></Node>
<StgValue><ssdm name="traceSquare_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:98 %det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i

]]></Node>
<StgValue><ssdm name="det1_5"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:99 %det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i

]]></Node>
<StgValue><ssdm name="det2_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:110 %traceSquare_6 = mul i32 %trace_6, i32 %trace_6

]]></Node>
<StgValue><ssdm name="traceSquare_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:111 %det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i

]]></Node>
<StgValue><ssdm name="det1_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:112 %det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i

]]></Node>
<StgValue><ssdm name="det2_6"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:123 %traceSquare_7 = mul i32 %trace_7, i32 %trace_7

]]></Node>
<StgValue><ssdm name="traceSquare_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:124 %det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i

]]></Node>
<StgValue><ssdm name="det1_7"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:125 %det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i

]]></Node>
<StgValue><ssdm name="det2_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="109" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:32 %traceSquare = mul i32 %trace, i32 %trace

]]></Node>
<StgValue><ssdm name="traceSquare"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:33 %det1 = mul i32 %Syy_var, i32 %Sxx_var

]]></Node>
<StgValue><ssdm name="det1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:34 %det2 = mul i32 %Sxy_var, i32 %Sxy_var

]]></Node>
<StgValue><ssdm name="det2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:45 %traceSquare_1 = mul i32 %trace_1, i32 %trace_1

]]></Node>
<StgValue><ssdm name="traceSquare_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:46 %det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1

]]></Node>
<StgValue><ssdm name="det1_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:47 %det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1

]]></Node>
<StgValue><ssdm name="det2_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:58 %traceSquare_2 = mul i32 %trace_2, i32 %trace_2

]]></Node>
<StgValue><ssdm name="traceSquare_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:59 %det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7

]]></Node>
<StgValue><ssdm name="det1_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:60 %det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i

]]></Node>
<StgValue><ssdm name="det2_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:71 %traceSquare_3 = mul i32 %trace_3, i32 %trace_3

]]></Node>
<StgValue><ssdm name="traceSquare_3"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:72 %det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8

]]></Node>
<StgValue><ssdm name="det1_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:73 %det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="det2_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:84 %traceSquare_4 = mul i32 %trace_4, i32 %trace_4

]]></Node>
<StgValue><ssdm name="traceSquare_4"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:85 %det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9

]]></Node>
<StgValue><ssdm name="det1_4"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:86 %det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i

]]></Node>
<StgValue><ssdm name="det2_4"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:97 %traceSquare_5 = mul i32 %trace_5, i32 %trace_5

]]></Node>
<StgValue><ssdm name="traceSquare_5"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:98 %det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i

]]></Node>
<StgValue><ssdm name="det1_5"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:99 %det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i

]]></Node>
<StgValue><ssdm name="det2_5"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:110 %traceSquare_6 = mul i32 %trace_6, i32 %trace_6

]]></Node>
<StgValue><ssdm name="traceSquare_6"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:111 %det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i

]]></Node>
<StgValue><ssdm name="det1_6"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:112 %det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i

]]></Node>
<StgValue><ssdm name="det2_6"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:123 %traceSquare_7 = mul i32 %trace_7, i32 %trace_7

]]></Node>
<StgValue><ssdm name="traceSquare_7"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:124 %det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i

]]></Node>
<StgValue><ssdm name="det1_7"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:125 %det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i

]]></Node>
<StgValue><ssdm name="det2_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="133" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:32 %traceSquare = mul i32 %trace, i32 %trace

]]></Node>
<StgValue><ssdm name="traceSquare"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:33 %det1 = mul i32 %Syy_var, i32 %Sxx_var

]]></Node>
<StgValue><ssdm name="det1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:34 %det2 = mul i32 %Sxy_var, i32 %Sxy_var

]]></Node>
<StgValue><ssdm name="det2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:45 %traceSquare_1 = mul i32 %trace_1, i32 %trace_1

]]></Node>
<StgValue><ssdm name="traceSquare_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:46 %det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1

]]></Node>
<StgValue><ssdm name="det1_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:47 %det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1

]]></Node>
<StgValue><ssdm name="det2_1"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:58 %traceSquare_2 = mul i32 %trace_2, i32 %trace_2

]]></Node>
<StgValue><ssdm name="traceSquare_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:59 %det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7

]]></Node>
<StgValue><ssdm name="det1_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:60 %det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i

]]></Node>
<StgValue><ssdm name="det2_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:71 %traceSquare_3 = mul i32 %trace_3, i32 %trace_3

]]></Node>
<StgValue><ssdm name="traceSquare_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:72 %det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8

]]></Node>
<StgValue><ssdm name="det1_3"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:73 %det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="det2_3"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:84 %traceSquare_4 = mul i32 %trace_4, i32 %trace_4

]]></Node>
<StgValue><ssdm name="traceSquare_4"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:85 %det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9

]]></Node>
<StgValue><ssdm name="det1_4"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:86 %det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i

]]></Node>
<StgValue><ssdm name="det2_4"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:97 %traceSquare_5 = mul i32 %trace_5, i32 %trace_5

]]></Node>
<StgValue><ssdm name="traceSquare_5"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:98 %det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i

]]></Node>
<StgValue><ssdm name="det1_5"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:99 %det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i

]]></Node>
<StgValue><ssdm name="det2_5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:110 %traceSquare_6 = mul i32 %trace_6, i32 %trace_6

]]></Node>
<StgValue><ssdm name="traceSquare_6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:111 %det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i

]]></Node>
<StgValue><ssdm name="det1_6"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:112 %det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i

]]></Node>
<StgValue><ssdm name="det2_6"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:123 %traceSquare_7 = mul i32 %trace_7, i32 %trace_7

]]></Node>
<StgValue><ssdm name="traceSquare_7"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:124 %det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i

]]></Node>
<StgValue><ssdm name="det1_7"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:125 %det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i

]]></Node>
<StgValue><ssdm name="det2_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="157" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:32 %traceSquare = mul i32 %trace, i32 %trace

]]></Node>
<StgValue><ssdm name="traceSquare"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:33 %det1 = mul i32 %Syy_var, i32 %Sxx_var

]]></Node>
<StgValue><ssdm name="det1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:34 %det2 = mul i32 %Sxy_var, i32 %Sxy_var

]]></Node>
<StgValue><ssdm name="det2"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:45 %traceSquare_1 = mul i32 %trace_1, i32 %trace_1

]]></Node>
<StgValue><ssdm name="traceSquare_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:46 %det1_1 = mul i32 %Syy_var_1, i32 %Sxx_var_1

]]></Node>
<StgValue><ssdm name="det1_1"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:47 %det2_1 = mul i32 %Sxy_var_1, i32 %Sxy_var_1

]]></Node>
<StgValue><ssdm name="det2_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:58 %traceSquare_2 = mul i32 %trace_2, i32 %trace_2

]]></Node>
<StgValue><ssdm name="traceSquare_2"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:59 %det1_2 = mul i32 %tmp_37_i, i32 %tmp_31_i7

]]></Node>
<StgValue><ssdm name="det1_2"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:60 %det2_2 = mul i32 %tmp_43_i, i32 %tmp_43_i

]]></Node>
<StgValue><ssdm name="det2_2"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:71 %traceSquare_3 = mul i32 %trace_3, i32 %trace_3

]]></Node>
<StgValue><ssdm name="traceSquare_3"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:72 %det1_3 = mul i32 %tmp_38_i, i32 %tmp_32_i8

]]></Node>
<StgValue><ssdm name="det1_3"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:73 %det2_3 = mul i32 %tmp_44_i, i32 %tmp_44_i

]]></Node>
<StgValue><ssdm name="det2_3"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:84 %traceSquare_4 = mul i32 %trace_4, i32 %trace_4

]]></Node>
<StgValue><ssdm name="traceSquare_4"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:85 %det1_4 = mul i32 %tmp_39_i, i32 %tmp_33_i9

]]></Node>
<StgValue><ssdm name="det1_4"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:86 %det2_4 = mul i32 %tmp_45_i, i32 %tmp_45_i

]]></Node>
<StgValue><ssdm name="det2_4"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:97 %traceSquare_5 = mul i32 %trace_5, i32 %trace_5

]]></Node>
<StgValue><ssdm name="traceSquare_5"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:98 %det1_5 = mul i32 %tmp_40_i, i32 %tmp_34_i

]]></Node>
<StgValue><ssdm name="det1_5"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:99 %det2_5 = mul i32 %tmp_46_i, i32 %tmp_46_i

]]></Node>
<StgValue><ssdm name="det2_5"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:110 %traceSquare_6 = mul i32 %trace_6, i32 %trace_6

]]></Node>
<StgValue><ssdm name="traceSquare_6"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:111 %det1_6 = mul i32 %tmp_41_i, i32 %tmp_35_i

]]></Node>
<StgValue><ssdm name="det1_6"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:112 %det2_6 = mul i32 %tmp_47_i, i32 %tmp_47_i

]]></Node>
<StgValue><ssdm name="det2_6"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:123 %traceSquare_7 = mul i32 %trace_7, i32 %trace_7

]]></Node>
<StgValue><ssdm name="traceSquare_7"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:124 %det1_7 = mul i32 %tmp_42_i, i32 %tmp_36_i

]]></Node>
<StgValue><ssdm name="det1_7"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:125 %det2_7 = mul i32 %tmp_48_i, i32 %tmp_48_i

]]></Node>
<StgValue><ssdm name="det2_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="181" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:32 %traceSquare = mul i32 %trace, i32 %trace

]]></Node>
<StgValue><ssdm name="traceSquare"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:35 %det = sub i32 %det1, i32 %det2

]]></Node>
<StgValue><ssdm name="det"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:45 %traceSquare_1 = mul i32 %trace_1, i32 %trace_1

]]></Node>
<StgValue><ssdm name="traceSquare_1"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:48 %det_1 = sub i32 %det1_1, i32 %det2_1

]]></Node>
<StgValue><ssdm name="det_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:58 %traceSquare_2 = mul i32 %trace_2, i32 %trace_2

]]></Node>
<StgValue><ssdm name="traceSquare_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:61 %det_2 = sub i32 %det1_2, i32 %det2_2

]]></Node>
<StgValue><ssdm name="det_2"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:71 %traceSquare_3 = mul i32 %trace_3, i32 %trace_3

]]></Node>
<StgValue><ssdm name="traceSquare_3"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:74 %det_3 = sub i32 %det1_3, i32 %det2_3

]]></Node>
<StgValue><ssdm name="det_3"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:84 %traceSquare_4 = mul i32 %trace_4, i32 %trace_4

]]></Node>
<StgValue><ssdm name="traceSquare_4"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:87 %det_4 = sub i32 %det1_4, i32 %det2_4

]]></Node>
<StgValue><ssdm name="det_4"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:97 %traceSquare_5 = mul i32 %trace_5, i32 %trace_5

]]></Node>
<StgValue><ssdm name="traceSquare_5"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:100 %det_5 = sub i32 %det1_5, i32 %det2_5

]]></Node>
<StgValue><ssdm name="det_5"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:110 %traceSquare_6 = mul i32 %trace_6, i32 %trace_6

]]></Node>
<StgValue><ssdm name="traceSquare_6"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:113 %det_6 = sub i32 %det1_6, i32 %det2_6

]]></Node>
<StgValue><ssdm name="det_6"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:123 %traceSquare_7 = mul i32 %trace_7, i32 %trace_7

]]></Node>
<StgValue><ssdm name="traceSquare_7"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc81.i:126 %det_7 = sub i32 %det1_7, i32 %det2_7

]]></Node>
<StgValue><ssdm name="det_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:36 %sext_ln1319 = sext i32 %traceSquare

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:37 %r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:49 %sext_ln1319_1 = sext i32 %traceSquare_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:50 %r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:62 %sext_ln1319_2 = sext i32 %traceSquare_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_2"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:63 %r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:75 %sext_ln1319_3 = sext i32 %traceSquare_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_3"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:76 %r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:88 %sext_ln1319_4 = sext i32 %traceSquare_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:89 %r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:101 %sext_ln1319_5 = sext i32 %traceSquare_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_5"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:102 %r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:114 %sext_ln1319_6 = sext i32 %traceSquare_6

]]></Node>
<StgValue><ssdm name="sext_ln1319_6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:115 %r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="52" op_0_bw="32">
<![CDATA[
for.inc81.i:127 %sext_ln1319_7 = sext i32 %traceSquare_7

]]></Node>
<StgValue><ssdm name="sext_ln1319_7"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:128 %r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="213" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:37 %r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:50 %r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:63 %r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:76 %r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:89 %r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:102 %r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:115 %r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:128 %r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="221" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:37 %r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:50 %r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:63 %r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:76 %r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:89 %r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:102 %r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:115 %r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:128 %r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="229" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:37 %r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:50 %r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:63 %r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:76 %r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:89 %r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:102 %r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:115 %r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:128 %r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="237" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:37 %r_V = mul i52 %sext_ln1319, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:50 %r_V_1 = mul i52 %sext_ln1319_1, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:63 %r_V_2 = mul i52 %sext_ln1319_2, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:76 %r_V_3 = mul i52 %sext_ln1319_3, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:89 %r_V_4 = mul i52 %sext_ln1319_4, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:102 %r_V_5 = mul i52 %sext_ln1319_5, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:115 %r_V_6 = mul i52 %sext_ln1319_6, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:128 %r_V_7 = mul i52 %sext_ln1319_7, i52 %zext_ln325_cast

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:38 %lhs_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det, i20 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:39 %ret_V = sub i52 %lhs_1, i52 %r_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:40 %p_Val2_s = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:42 %ret_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:51 %lhs_3 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_1, i20 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:52 %ret_V_2 = sub i52 %lhs_3, i52 %r_V_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:53 %p_Val2_1 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_2, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:55 %ret_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_2, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:64 %lhs_5 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_2, i20 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:65 %ret_V_4 = sub i52 %lhs_5, i52 %r_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:66 %p_Val2_2 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_4, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:68 %ret_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_4, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:77 %lhs_7 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_3, i20 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:78 %ret_V_6 = sub i52 %lhs_7, i52 %r_V_3

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:79 %p_Val2_3 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_6, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:81 %ret_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_6, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:90 %lhs_9 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_4, i20 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:91 %ret_V_8 = sub i52 %lhs_9, i52 %r_V_4

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:92 %p_Val2_4 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_8, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:94 %ret_V_9 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_8, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:103 %lhs_11 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_5, i20 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:104 %ret_V_10 = sub i52 %lhs_11, i52 %r_V_5

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:105 %p_Val2_5 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_10, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:107 %ret_V_11 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_10, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:116 %lhs_13 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_6, i20 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:117 %ret_V_12 = sub i52 %lhs_13, i52 %r_V_6

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:118 %p_Val2_6 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_12, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:120 %ret_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_12, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="52" op_0_bw="52" op_1_bw="32" op_2_bw="20">
<![CDATA[
for.inc81.i:129 %lhs_15 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %det_7, i20 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc81.i:130 %ret_V_14 = sub i52 %lhs_15, i52 %r_V_7

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="39" op_0_bw="39" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:131 %p_Val2_7 = partselect i39 @_ssdm_op_PartSelect.i39.i52.i32.i32, i52 %ret_V_14, i32 13, i32 51

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc81.i:133 %ret_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_14, i32 20, i32 51

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="277" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:41 %icmp_ln1695 = icmp_sgt  i39 %p_Val2_s, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:43 %res_var = select i1 %icmp_ln1695, i32 %ret_V_1, i32 0

]]></Node>
<StgValue><ssdm name="res_var"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:54 %icmp_ln1695_1 = icmp_sgt  i39 %p_Val2_1, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_1"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:56 %res_var_1 = select i1 %icmp_ln1695_1, i32 %ret_V_3, i32 0

]]></Node>
<StgValue><ssdm name="res_var_1"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:67 %icmp_ln1695_2 = icmp_sgt  i39 %p_Val2_2, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_2"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:69 %select_ln1695 = select i1 %icmp_ln1695_2, i32 %ret_V_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1695"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:80 %icmp_ln1695_3 = icmp_sgt  i39 %p_Val2_3, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_3"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:82 %select_ln1695_1 = select i1 %icmp_ln1695_3, i32 %ret_V_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1695_1"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:93 %icmp_ln1695_4 = icmp_sgt  i39 %p_Val2_4, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_4"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:95 %select_ln1695_2 = select i1 %icmp_ln1695_4, i32 %ret_V_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1695_2"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:106 %icmp_ln1695_5 = icmp_sgt  i39 %p_Val2_5, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_5"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:108 %select_ln1695_3 = select i1 %icmp_ln1695_5, i32 %ret_V_11, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1695_3"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:119 %icmp_ln1695_6 = icmp_sgt  i39 %p_Val2_6, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_6"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:121 %select_ln1695_4 = select i1 %icmp_ln1695_6, i32 %ret_V_13, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1695_4"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="39" op_1_bw="39">
<![CDATA[
for.inc81.i:132 %icmp_ln1695_7 = icmp_sgt  i39 %p_Val2_7, i39 56576

]]></Node>
<StgValue><ssdm name="icmp_ln1695_7"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc81.i:134 %select_ln1695_5 = select i1 %icmp_ln1695_7, i32 %ret_V_15, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1695_5"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
response.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc81.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_325_1_VITIS_LOOP_326_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc81.i:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2142, i64 2142, i64 2142

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc81.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc81.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
for.inc81.i:135 %p_0 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln1695_5, i32 %select_ln1695_4, i32 %select_ln1695_3, i32 %select_ln1695_2, i32 %select_ln1695_1, i32 %select_ln1695, i32 %res_var_1, i32 %res_var

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
for.inc81.i:136 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %RStream, i256 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.inc81.i:138 %br_ln326 = br void %for.body10.i

]]></Node>
<StgValue><ssdm name="br_ln326"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
