;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -30, 9
	ADD -30, 9
	MOV -1, <-20
	SUB 0, 702
	DJN 20, <12
	JMZ @270, @1
	ADD #270, <1
	ADD #270, <1
	ADD -30, 609
	ADD -30, 609
	ADD 3, 20
	SLT 20, @12
	JMZ 30, 9
	SPL 0, <702
	JMZ 30, 9
	SUB @121, 106
	SUB 101, <-1
	ADD -30, 9
	ADD -30, 9
	JMP <127, 106
	JMZ @270, @1
	JMZ @270, @1
	SLT 20, @12
	ADD @121, 106
	JMZ @270, @1
	SLT 20, @12
	JMZ @270, @1
	SPL 0, <702
	ADD -7, <-120
	ADD -30, 9
	SUB 0, 702
	SPL @300, 99
	SPL @300, 99
	SPL @300, 99
	SPL @300, 99
	SUB 111, <136
	ADD 3, 21
	SPL @300, 99
	ADD 3, 21
	SPL @300, 99
	SPL 0, <702
	SUB 111, <136
	SPL 0, <702
	SPL 0, <702
	CMP -207, <-120
	ADD 3, 21
	JMZ @270, @1
	MOV -7, <-20
	SLT 20, @12
	DJN 20, <12
	JMZ @270, @1
	ADD #270, <1
