# Verilog-Markov-Decision-Process

# See project report for details 

# Modules that are implimented 
- 32 bit Floating Point Double Multiplier*	
- 16 bit Floating Point Double Multiplier*
- 32 bit Floating Point Single Multiplier*
- 16 bit Floating Point Single Multiplier
- 32 bit Floating Point Double Adder*
- 16 bit Floating Point Double Adder
- Floating Point to Decimal Decoder
- Markov Decision Process State Machine
- User Interface
- Debouncer
- H-sync/V-sync Generator
- VGA module

