{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 01:44:06 2018 " "Info: Processing started: Sat Dec 01 01:44:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off openmips_min_sopc_tb -c openmips_min_sopc_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } } { "c:/program files/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register openmips:openmips0\|if_id:if_id0\|id_inst\[11\] register openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\] 116.04 MHz 8.618 ns Internal " "Info: Clock \"clk\" has Internal fmax of 116.04 MHz between source register \"openmips:openmips0\|if_id:if_id0\|id_inst\[11\]\" and destination register \"openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\]\" (period= 8.618 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.175 ns + Longest register register " "Info: + Longest register to register delay is 8.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns openmips:openmips0\|if_id:if_id0\|id_inst\[11\] 1 REG LC_X9_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N0; Fanout = 9; REG Node = 'openmips:openmips0\|if_id:if_id0\|id_inst\[11\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|if_id:if_id0|id_inst[11] } "NODE_NAME" } } { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.754 ns) + CELL(0.319 ns) 2.073 ns openmips:openmips0\|id:id0\|imm\[7\]~9 2 COMB LC_X4_Y7_N9 5 " "Info: 2: + IC(1.754 ns) + CELL(0.319 ns) = 2.073 ns; Loc. = LC_X4_Y7_N9; Fanout = 5; COMB Node = 'openmips:openmips0\|id:id0\|imm\[7\]~9'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { openmips:openmips0|if_id:if_id0|id_inst[11] openmips:openmips0|id:id0|imm[7]~9 } "NODE_NAME" } } { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.125 ns) 2.689 ns openmips:openmips0\|id:id0\|imm\[7\]~14 3 COMB LC_X4_Y7_N2 2 " "Info: 3: + IC(0.491 ns) + CELL(0.125 ns) = 2.689 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'openmips:openmips0\|id:id0\|imm\[7\]~14'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { openmips:openmips0|id:id0|imm[7]~9 openmips:openmips0|id:id0|imm[7]~14 } "NODE_NAME" } } { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.039 ns) + CELL(0.319 ns) 7.047 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1~54 4 COMB LC_X9_Y5_N8 1 " "Info: 4: + IC(4.039 ns) + CELL(0.319 ns) = 7.047 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1~54'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { openmips:openmips0|id:id0|imm[7]~14 openmips:openmips0|id_ex:id_ex0|ex_reg1~54 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 7.363 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1~56 5 COMB LC_X9_Y5_N9 1 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 7.363 ns; Loc. = LC_X9_Y5_N9; Fanout = 1; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1~56'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg1~54 openmips:openmips0|id_ex:id_ex0|ex_reg1~56 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.369 ns) 8.175 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\] 6 REG LC_X9_Y5_N7 2 " "Info: 6: + IC(0.443 ns) + CELL(0.369 ns) = 8.175 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg1~56 openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 15.38 % ) " "Info: Total cell delay = 1.257 ns ( 15.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.918 ns ( 84.62 % ) " "Info: Total interconnect delay = 6.918 ns ( 84.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { openmips:openmips0|if_id:if_id0|id_inst[11] openmips:openmips0|id:id0|imm[7]~9 openmips:openmips0|id:id0|imm[7]~14 openmips:openmips0|id_ex:id_ex0|ex_reg1~54 openmips:openmips0|id_ex:id_ex0|ex_reg1~56 openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.175 ns" { openmips:openmips0|if_id:if_id0|id_inst[11] {} openmips:openmips0|id:id0|imm[7]~9 {} openmips:openmips0|id:id0|imm[7]~14 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~54 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~56 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 1.754ns 0.491ns 4.039ns 0.191ns 0.443ns } { 0.000ns 0.319ns 0.125ns 0.319ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 143 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 143; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\] 2 REG LC_X9_Y5_N7 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.302 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 143 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 143; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|if_id:if_id0\|id_inst\[11\] 2 REG LC_X9_Y7_N0 9 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X9_Y7_N0; Fanout = 9; REG Node = 'openmips:openmips0\|if_id:if_id0\|id_inst\[11\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[11] } "NODE_NAME" } } { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[11] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[11] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[11] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[11] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../if_id.v" "" { Text "D:/prog10/Desktop/project/if_id.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.175 ns" { openmips:openmips0|if_id:if_id0|id_inst[11] openmips:openmips0|id:id0|imm[7]~9 openmips:openmips0|id:id0|imm[7]~14 openmips:openmips0|id_ex:id_ex0|ex_reg1~54 openmips:openmips0|id_ex:id_ex0|ex_reg1~56 openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.175 ns" { openmips:openmips0|if_id:if_id0|id_inst[11] {} openmips:openmips0|id:id0|imm[7]~9 {} openmips:openmips0|id:id0|imm[7]~14 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~54 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~56 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 1.754ns 0.491ns 4.039ns 0.191ns 0.443ns } { 0.000ns 0.319ns 0.125ns 0.319ns 0.125ns 0.369ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|if_id:if_id0|id_inst[11] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|if_id:if_id0|id_inst[11] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\] rst clk 7.152 ns register " "Info: tsu for register \"openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\]\" (data pin = \"rst\", clock pin = \"clk\") is 7.152 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.246 ns + Longest pin register " "Info: + Longest pin to register delay is 9.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_44 156 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_44; Fanout = 156; PIN Node = 'rst'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.462 ns) 3.144 ns openmips:openmips0\|id:id0\|imm\[7\]~9 2 COMB LC_X4_Y7_N9 5 " "Info: 2: + IC(1.974 ns) + CELL(0.462 ns) = 3.144 ns; Loc. = LC_X4_Y7_N9; Fanout = 5; COMB Node = 'openmips:openmips0\|id:id0\|imm\[7\]~9'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.436 ns" { rst openmips:openmips0|id:id0|imm[7]~9 } "NODE_NAME" } } { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.125 ns) 3.760 ns openmips:openmips0\|id:id0\|imm\[7\]~14 3 COMB LC_X4_Y7_N2 2 " "Info: 3: + IC(0.491 ns) + CELL(0.125 ns) = 3.760 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'openmips:openmips0\|id:id0\|imm\[7\]~14'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { openmips:openmips0|id:id0|imm[7]~9 openmips:openmips0|id:id0|imm[7]~14 } "NODE_NAME" } } { "../id.v" "" { Text "D:/prog10/Desktop/project/id.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.039 ns) + CELL(0.319 ns) 8.118 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1~54 4 COMB LC_X9_Y5_N8 1 " "Info: 4: + IC(4.039 ns) + CELL(0.319 ns) = 8.118 ns; Loc. = LC_X9_Y5_N8; Fanout = 1; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1~54'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { openmips:openmips0|id:id0|imm[7]~14 openmips:openmips0|id_ex:id_ex0|ex_reg1~54 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.434 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1~56 5 COMB LC_X9_Y5_N9 1 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 8.434 ns; Loc. = LC_X9_Y5_N9; Fanout = 1; COMB Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1~56'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg1~54 openmips:openmips0|id_ex:id_ex0|ex_reg1~56 } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.369 ns) 9.246 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\] 6 REG LC_X9_Y5_N7 2 " "Info: 6: + IC(0.443 ns) + CELL(0.369 ns) = 9.246 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { openmips:openmips0|id_ex:id_ex0|ex_reg1~56 openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 22.80 % ) " "Info: Total cell delay = 2.108 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.138 ns ( 77.20 % ) " "Info: Total interconnect delay = 7.138 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { rst openmips:openmips0|id:id0|imm[7]~9 openmips:openmips0|id:id0|imm[7]~14 openmips:openmips0|id_ex:id_ex0|ex_reg1~54 openmips:openmips0|id_ex:id_ex0|ex_reg1~56 openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { rst {} rst~combout {} openmips:openmips0|id:id0|imm[7]~9 {} openmips:openmips0|id:id0|imm[7]~14 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~54 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~56 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.974ns 0.491ns 4.039ns 0.191ns 0.443ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 143 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 143; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\] 2 REG LC_X9_Y5_N7 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X9_Y5_N7; Fanout = 2; REG Node = 'openmips:openmips0\|id_ex:id_ex0\|ex_reg1\[7\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "../id_ex.v" "" { Text "D:/prog10/Desktop/project/id_ex.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.246 ns" { rst openmips:openmips0|id:id0|imm[7]~9 openmips:openmips0|id:id0|imm[7]~14 openmips:openmips0|id_ex:id_ex0|ex_reg1~54 openmips:openmips0|id_ex:id_ex0|ex_reg1~56 openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.246 ns" { rst {} rst~combout {} openmips:openmips0|id:id0|imm[7]~9 {} openmips:openmips0|id:id0|imm[7]~14 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~54 {} openmips:openmips0|id_ex:id_ex0|ex_reg1~56 {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.974ns 0.491ns 4.039ns 0.191ns 0.443ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.319ns 0.125ns 0.369ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|id_ex:id_ex0|ex_reg1[7] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|id_ex:id_ex0|ex_reg1[7] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk register1\[15\] openmips:openmips0\|regfile:regfile1\|regs\[1\]\[15\] 5.614 ns register " "Info: tco from clock \"clk\" to destination pin \"register1\[15\]\" through register \"openmips:openmips0\|regfile:regfile1\|regs\[1\]\[15\]\" is 5.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 143 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 143; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|regfile:regfile1\|regs\[1\]\[15\] 2 REG LC_X8_Y5_N4 3 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X8_Y5_N4; Fanout = 3; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[1\]\[15\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][15] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][15] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[1][15] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.077 ns + Longest register pin " "Info: + Longest register to pin delay is 3.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns openmips:openmips0\|regfile:regfile1\|regs\[1\]\[15\] 1 REG LC_X8_Y5_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N4; Fanout = 3; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[1\]\[15\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { openmips:openmips0|regfile:regfile1|regs[1][15] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(1.454 ns) 3.077 ns register1\[15\] 2 PIN PIN_15 0 " "Info: 2: + IC(1.623 ns) + CELL(1.454 ns) = 3.077 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'register1\[15\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { openmips:openmips0|regfile:regfile1|regs[1][15] register1[15] } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 47.25 % ) " "Info: Total cell delay = 1.454 ns ( 47.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.623 ns ( 52.75 % ) " "Info: Total interconnect delay = 1.623 ns ( 52.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { openmips:openmips0|regfile:regfile1|regs[1][15] register1[15] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { openmips:openmips0|regfile:regfile1|regs[1][15] {} register1[15] {} } { 0.000ns 1.623ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[1][15] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[1][15] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { openmips:openmips0|regfile:regfile1|regs[1][15] register1[15] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { openmips:openmips0|regfile:regfile1|regs[1][15] {} register1[15] {} } { 0.000ns 1.623ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "openmips:openmips0\|regfile:regfile1\|regs\[7\]\[6\] rst clk -0.754 ns register " "Info: th for register \"openmips:openmips0\|regfile:regfile1\|regs\[7\]\[6\]\" (data pin = \"rst\", clock pin = \"clk\") is -0.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk 1 CLK PIN_12 143 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_12; Fanout = 143; CLK Node = 'clk'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.574 ns) 2.302 ns openmips:openmips0\|regfile:regfile1\|regs\[7\]\[6\] 2 REG LC_X6_Y5_N9 2 " "Info: 2: + IC(1.001 ns) + CELL(0.574 ns) = 2.302 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[7\]\[6\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk openmips:openmips0|regfile:regfile1|regs[7][6] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 56.52 % ) " "Info: Total cell delay = 1.301 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[7][6] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[7][6] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns rst 1 PIN PIN_44 156 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_44; Fanout = 156; PIN Node = 'rst'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../openmips_min_sopc.v" "" { Text "D:/prog10/Desktop/project/openmips_min_sopc.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.502 ns) 3.194 ns openmips:openmips0\|regfile:regfile1\|regs\[7\]\[6\] 2 REG LC_X6_Y5_N9 2 " "Info: 2: + IC(1.984 ns) + CELL(0.502 ns) = 3.194 ns; Loc. = LC_X6_Y5_N9; Fanout = 2; REG Node = 'openmips:openmips0\|regfile:regfile1\|regs\[7\]\[6\]'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { rst openmips:openmips0|regfile:regfile1|regs[7][6] } "NODE_NAME" } } { "../regfile.v" "" { Text "D:/prog10/Desktop/project/regfile.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 37.88 % ) " "Info: Total cell delay = 1.210 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 62.12 % ) " "Info: Total interconnect delay = 1.984 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { rst openmips:openmips0|regfile:regfile1|regs[7][6] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { rst {} rst~combout {} openmips:openmips0|regfile:regfile1|regs[7][6] {} } { 0.000ns 0.000ns 1.984ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk openmips:openmips0|regfile:regfile1|regs[7][6] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} openmips:openmips0|regfile:regfile1|regs[7][6] {} } { 0.000ns 0.000ns 1.001ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { rst openmips:openmips0|regfile:regfile1|regs[7][6] } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { rst {} rst~combout {} openmips:openmips0|regfile:regfile1|regs[7][6] {} } { 0.000ns 0.000ns 1.984ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 01:44:06 2018 " "Info: Processing ended: Sat Dec 01 01:44:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
