#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  7 19:59:32 2020
# Process ID: 129175
# Current directory: /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1
# Command line: vivado -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/system_top.vds
# Journal file: /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/kyz/hdl-2019_r1/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/kyz/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top system_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 129180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1472.773 ; gain = 87.906 ; free physical = 2288 ; free virtual = 6355
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/kyz/hdl-2019_r1/projects/pluto/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/kyz/hdl-2019_r1/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (1#1) [/home/kyz/hdl-2019_r1/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:888]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (3#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (4#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_16_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_GND_16_0/synth/system_GND_16_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (4#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_16_0' (5#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_GND_16_0/synth/system_GND_16_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 10 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 1 - type: integer 
	Parameter ADC_INIT_DELAY bound to: 21 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter DAC_INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter DAC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter MIMO_ENABLE bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter ADC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DELAYCNTRL_DISABLE_INT bound to: 1 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_cmos_if' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/xilinx/axi_ad9361_cmos_if.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter CLK_DESKEW bound to: 0 - type: integer 
	Parameter USE_SSI_CLK bound to: 1 - type: integer 
	Parameter DELAY_REFCLK_FREQUENCY bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_data_in' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (6#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (7#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22477]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22342]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (8#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22342]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in' (9#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_out' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 0 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: -1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (10#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:31641]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (11#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_out' (12#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_out.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_clk' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20852]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (13#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (14#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_clk' (15#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_clk.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_data_in__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200 - type: integer 
	Parameter NONE bound to: -1 - type: integer 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
	Parameter IODELAY_CTRL_ENABLED bound to: 1 - type: integer 
	Parameter IODELAY_CTRL_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter IODELAY_FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter IODELAY_SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (16#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22464]
INFO: [Synth 8-6155] done synthesizing module 'ad_data_in__parameterized0' (16#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_data_in.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_cmos_if' (17#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/xilinx/axi_ad9361_cmos_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd_if' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tdd_if.v:38]
	Parameter LEVEL_OR_PULSE_N bound to: 1 - type: integer 
	Parameter PULSE_MODE bound to: 0 - type: integer 
	Parameter LEVEL_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd_if' (18#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tdd_if.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tdd' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_tdd_cntrl' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
	Parameter ID bound to: 0 - type: integer 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl' (19#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 624 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized0' (19#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status' (20#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_tdd_cntrl' (21#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_tdd_cntrl.v:37]
INFO: [Synth 8-6157] synthesizing module 'ad_tdd_control' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
	Parameter TX_DATA_PATH_DELAY bound to: 0 - type: integer 
	Parameter CONTROL_PATH_DELAY bound to: 0 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_addsub' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
	Parameter ADDER bound to: 1 - type: integer 
	Parameter SUBSTRACTER bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:98]
INFO: [Synth 8-6155] done synthesizing module 'ad_addsub' (22#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ad_tdd_control' (23#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_tdd_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tdd' (24#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tdd.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 10 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter MODE_1R1T bound to: 1 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 1 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 21 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 144 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_pnmon' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_pnmon' (25#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_pnmon.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon' (26#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_datafmt' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_datafmt' (27#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_dcfilter' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3435]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (28#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3435]
INFO: [Synth 8-6155] done synthesizing module 'ad_dcfilter' (29#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mul' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO' [/tools/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E' (30#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3318]
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO' (31#1) [/tools/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul' (32#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized0' (32#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor' (33#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized1' (33#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized0' (33#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel' (34#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_pnmon.v:39]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_pnmon.v:39]
INFO: [Synth 8-6157] synthesizing module 'ad_iqcor__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ad_iqcor__parameterized0' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
INFO: [Synth 8-6157] synthesizing module 'up_adc_channel__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_adc_channel__parameterized0' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (35#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_adc_common' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 10 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter CONFIG bound to: 144 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (36#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized2' (36#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (37#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_adc_common' (38#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl' (39#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_rx' (40#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_rx.v:39]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 10 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter MODE_1R1T bound to: 1 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 1 - type: integer 
	Parameter PPS_RECEIVER_ENABLE bound to: 0 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DELAYCNTRL_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 176 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CLK_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
	Parameter DDS_DW bound to: 12 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter C_T_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 14 - type: integer 
	Parameter DDS_P_DW bound to: 13 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_sine_cordic' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
	Parameter PHASE_DW bound to: 13 - type: integer 
	Parameter CORDIC_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 8192 - type: integer 
	Parameter X_FSCALE bound to: 16384 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 14'b01001101101011 
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized0' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized1' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized2' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized3' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized3' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized4' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized4' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized5' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized5' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized6' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized6' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized7' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized7' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized8' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized8' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized9' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized9' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_dds_cordic_pipe__parameterized10' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
	Parameter P_DW bound to: 13 - type: integer 
	Parameter D_DW bound to: 14 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_cordic_pipe__parameterized10' (41#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_cordic_pipe.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_sine_cordic' (42#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine_cordic.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mul__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter A_DATA_WIDTH bound to: 15 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MULT_MACRO__parameterized0' [/tools/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 15 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MULT_MACRO__parameterized0' (42#1) [/tools/Xilinx/Vivado/2018.3/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ad_mul__parameterized1' (42#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_1' (43#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds_2' (44#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds_2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_dds' (45#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:39]
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized3' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized3' (45#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel' (46#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized0' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized1' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_enable_int_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:253]
WARNING: [Synth 8-6014] Unused sequential element dac_data_int_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:255]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_TYPE bound to: 1 - type: integer 
	Parameter DAC_DDS_CORDIC_DW bound to: 14 - type: integer 
	Parameter DAC_DDS_CORDIC_PHASE_DW bound to: 13 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_dac_channel__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_dac_channel__parameterized2' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_enable_int_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:253]
WARNING: [Synth 8-6014] Unused sequential element dac_data_int_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:255]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx_channel.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_dac_common' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 1 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 10 - type: integer 
	Parameter DEV_PACKAGE bound to: 14 - type: integer 
	Parameter CONFIG bound to: 176 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 590178 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_xfer_cntrl__parameterized4' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_cntrl__parameterized4' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_xfer_status__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_xfer_status__parameterized1' (47#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_dac_common' (48#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_delay_cntrl__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
	Parameter DISABLE bound to: 1 - type: integer 
	Parameter INIT_DELAY bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-6155] done synthesizing module 'up_delay_cntrl__parameterized0' (48#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_delay_cntrl.v:38]
INFO: [Synth 8-4471] merging register 'dac_valid_q0_int_reg' into 'dac_valid_i0_int_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx.v:188]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q0_int_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx.v:188]
INFO: [Synth 8-4471] merging register 'dac_valid_q1_int_reg' into 'dac_valid_i1_int_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx.v:190]
WARNING: [Synth 8-6014] Unused sequential element dac_valid_q1_int_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx.v:190]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361_tx' (49#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361_tx.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (50#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9361' (51#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb0f/axi_ad9361.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_0' (52#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9361' of module 'system_axi_ad9361_0' requires 73 connections, but only 51 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1240]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_adc_dma_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 32 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 4096 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 2 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (53#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (54#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (55#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (55#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (56#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 32 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (57#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (57#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (58#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 32 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 26 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/address_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (59#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/response_handler.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (60#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (61#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (61#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_fifo_inf' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/src_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/data_mover.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (62#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/data_mover.v:38]
WARNING: [Synth 8-350] instance 'i_data_mover' of module 'dmac_data_mover' requires 29 connections, but only 22 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/src_fifo_inf.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_fifo_inf' (63#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (63#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (63#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (64#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized3' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized3' (64#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (65#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 32 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 5 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 32 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (66#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
	Parameter A_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter B_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter MIN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:136]
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (67#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (68#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (69#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (69#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 27 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (69#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 62 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (69#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/request_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (70#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 32 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 2 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 2 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (70#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (71#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (72#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (73#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (74#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_adc_dma_0' (75#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' requires 46 connections, but only 45 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1292]
INFO: [Synth 8-6157] synthesizing module 'system_axi_ad9361_dac_dma_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DBG_ID_PADDING bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 4096 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 16 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 128 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 2 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request__parameterized0' (75#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap__parameterized0' (75#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager__parameterized0' (75#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 2 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_SIZE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 26 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 5 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_fifo_inf' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/dest_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_response_generator' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/response_generator.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_generator' (76#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/response_generator.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_fifo_inf' (77#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/dest_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_mm_axi' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/src_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'splitter' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/splitter.v:38]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'splitter' (78#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/splitter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_mm_axi' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/src_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cb53/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized1' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 2 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 8 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 5 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 7 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 8 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
	Parameter A_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter MIN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:107]
Info : Asymmetric Ram write pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 32 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized2' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized4' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized4' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized5' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 62 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized5' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 32 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 0 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized6' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized6' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac__parameterized0' (79#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/adb9/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_ad9361_dac_dma_0' (80#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' requires 43 connections, but only 42 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1338]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1731]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (81#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (82#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1J5P44O' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1J5P44O' (83#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:290]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_T17W6X' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_T17W6X' (84#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:436]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (85#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (86#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (87#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (88#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (89#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (90#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (90#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (91#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (92#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (93#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (93#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (93#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (94#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (95#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (95#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (95#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (95#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (96#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (97#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (98#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (99#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (100#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (101#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (102#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:582]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000011110010000001000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000001100000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000011110010000001000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000111110001000000000011111111111100000000000000000000000000000000011110010000001011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000011110010000001000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000111110001000000000011111111111100000000000000000000000000000000011110010000001011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (103#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (104#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (104#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (104#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (104#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (105#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (106#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (107#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (108#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (108#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (109#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (109#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (109#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (109#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (109#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (110#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (111#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (112#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (113#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1731]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (114#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (115#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (116#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (117#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (118#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (119#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (120#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
WARNING: [Synth 8-6014] Unused sequential element ro_a_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2273]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (121#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (122#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (123#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (124#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n' (125#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (126#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_21_upcnt_n__parameterized0' (126#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
WARNING: [Synth 8-6014] Unused sequential element sda_cout_reg_d1_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3658]
WARNING: [Synth 8-6014] Unused sequential element gen_stop_and_scl_hi_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:3874]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (127#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (128#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (129#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (130#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (131#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (132#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (133#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
WARNING: [Synth 8-6014] Unused sequential element dynamic_MSMS_d_reg was removed.  [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5265]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (134#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (134#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (135#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (136#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/304c/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (137#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1506]
INFO: [Synth 8-6157] synthesizing module 'system_decim_slice_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_decim_slice_0/synth/system_decim_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (138#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_decim_slice_0' (139#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_decim_slice_0/synth/system_decim_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_fir_decimator_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/synth/system_fir_decimator_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_fir_dec' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/4187/util_fir_dec.v:38]
INFO: [Synth 8-638] synthesizing module 'fir_decim' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/util_fir_dec.srcs/sources_1/ip/fir_decim/synth/fir_decim.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_decim - type: string 
	Parameter C_COEF_FILE bound to: fir_decim.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34,34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34,34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 17 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at '/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/util_fir_dec.srcs/sources_1/ip/fir_decim/synth/fir_decim.vhd:198]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'fir_decim' (156#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/util_fir_dec.srcs/sources_1/ip/fir_decim/synth/fir_decim.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'util_fir_dec' (157#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/4187/util_fir_dec.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_decimator_0' (158#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/synth/system_fir_decimator_0.v:57]
WARNING: [Synth 8-350] instance 'fir_decimator' of module 'system_fir_decimator_0' requires 8 connections, but only 7 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1536]
INFO: [Synth 8-6157] synthesizing module 'system_fir_interpolator_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/synth/system_fir_interpolator_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_fir_int' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/5b90/util_fir_int.v:38]
INFO: [Synth 8-638] synthesizing module 'fir_interp' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/synth/fir_interp.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_interp - type: string 
	Parameter C_COEF_FILE bound to: fir_interp.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 1 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 19 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at '/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/synth/fir_interp.vhd:198]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'fir_interp' (160#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/synth/fir_interp.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'util_fir_int' (161#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/5b90/util_fir_int.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_interpolator_0' (162#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/synth/system_fir_interpolator_0.v:57]
WARNING: [Synth 8-350] instance 'fir_interpolator' of module 'system_fir_interpolator_0' requires 9 connections, but only 8 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1544]
INFO: [Synth 8-6157] synthesizing module 'system_interp_slice_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_interp_slice_0/synth/system_interp_slice_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_interp_slice_0' (163#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_interp_slice_0/synth/system_interp_slice_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (164#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (165#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 17 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (166#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (167#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (168#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:662]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (169#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:60]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 175 connections, but only 146 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1574]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (170#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (170#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (171#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_13_upcnt_n' (172#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (173#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (174#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (175#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:1721]
INFO: [Synth 8-6155] done synthesizing module 'system' (176#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/synth/system.v:888]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (177#1) [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (178#1) [/home/kyz/hdl-2019_r1/projects/pluto/system_top.v:38]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
INFO: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
INFO: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
INFO: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[31]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[30]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[29]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[28]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[27]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[26]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[25]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[24]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[23]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[22]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[21]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[20]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[19]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[18]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[17]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[16]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[15]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[14]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[13]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[12]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
INFO: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
INFO: [Synth 8-3331] design buff__parameterized3 has unconnected port READ_ADDR[0]
INFO: [Synth 8-3331] design buff__parameterized3 has unconnected port SCLR
INFO: [Synth 8-3331] design buff__parameterized2 has unconnected port READ_ADDR[0]
INFO: [Synth 8-3331] design buff__parameterized2 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized15 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized15 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized15 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized15 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized15 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized37 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design buff__parameterized1 has unconnected port RE
INFO: [Synth 8-3331] design buff__parameterized1 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized14 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized13 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized13 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized12 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized12 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized11 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized11 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized10 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized10 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized9 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized9 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized8 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized8 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized7 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized7 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized27 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized27 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized27 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized27 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized27 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized26 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized26 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized26 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized26 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized26 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized4 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized4 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized4 has unconnected port CED
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized40 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized40 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized40 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized40 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized40 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized39 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized39 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized39 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized39 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized39 has unconnected port CLK
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design add_accum__parameterized0 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized23 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized23 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized23 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized23 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized23 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized38 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized38 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized38 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized38 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized38 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized21 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized21 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized21 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized21 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized21 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized5 has unconnected port CED
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized20 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized20 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized20 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized20 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized20 has unconnected port CLK
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port CIN[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized6 has unconnected port PIN[casc][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized5 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design calc__parameterized3 has unconnected port CED
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port CIN[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized4 has unconnected port PIN[casc][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized3 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized36 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized36 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized36 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized36 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized36 has unconnected port CLK
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized16 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port ADDRB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port ADDRB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port ADDRB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[16]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[15]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[14]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[13]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[12]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[11]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[10]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[9]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[8]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[7]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[6]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[5]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[4]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[3]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port DINB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port WEB
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized8 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized15 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized14 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized7 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized7 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized7 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized13 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized12 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized6 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized6 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized6 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized11 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized10 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized5 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized5 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized5 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized9 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[16]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized8 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized4 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized4 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized4 has unconnected port SCLR_B
INFO: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port CE
INFO: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port SCLR
INFO: [Synth 8-3331] design cntrl_delay__parameterized0 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized45 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized45 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized44 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized43 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized43 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized41 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized41 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized29 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized29 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized42 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized42 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized35 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized4 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized34 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized33 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized17 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design dpr_mem__parameterized0 has unconnected port CE_B
INFO: [Synth 8-3331] design dpr_mem__parameterized0 has unconnected port SCLR_A
INFO: [Synth 8-3331] design dpr_mem__parameterized0 has unconnected port SCLR_B
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized32 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized31 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized31 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port aresetn
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port aclken
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_data_tlast
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_data_tuser[0]
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_config_tvalid
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_config_tlast
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_config_tdata[0]
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_reload_tvalid
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_reload_tlast
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port s_axis_reload_tdata[0]
INFO: [Synth 8-3331] design polyphase_interpolation has unconnected port m_axis_data_tready
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized19 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized19 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design buff__parameterized0 has unconnected port RE
INFO: [Synth 8-3331] design buff__parameterized0 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized22 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized6 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized6 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design buff has unconnected port RE
INFO: [Synth 8-3331] design buff has unconnected port SCLR
INFO: [Synth 8-3331] design calc__parameterized2 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized2 has unconnected port CED
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port CIN[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized2 has unconnected port PIN[casc][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized1 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design calc has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc has unconnected port CED
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port CIN[0]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][47]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][46]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][45]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][44]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][43]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][42]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][41]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][40]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][39]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][38]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][37]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][36]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][35]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][34]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][33]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][32]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][31]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][30]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][29]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][28]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][27]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][26]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][25]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][24]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][23]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][22]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][21]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][20]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][19]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][18]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][17]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][16]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][15]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][14]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][13]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][12]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][11]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][10]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][9]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][8]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][7]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][6]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][5]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][4]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][3]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][2]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][1]
INFO: [Synth 8-3331] design addsub_mult_add__parameterized0 has unconnected port PIN[casc][0]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port P_EN
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[9]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[8]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[7]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[6]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[5]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[4]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[3]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[2]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[1]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port OPCODE[0]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design addsub_mult_add has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized1 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized1 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized1 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized1 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized1 has unconnected port CLK
INFO: [Synth 8-3331] design calc__parameterized1 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized1 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized1 has unconnected port CED
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design rounder has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design rounder has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design calc__parameterized0 has unconnected port PRE_ADDSUB
INFO: [Synth 8-3331] design calc__parameterized0 has unconnected port PRE_ADD_BYPASS
INFO: [Synth 8-3331] design calc__parameterized0 has unconnected port CED
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized25 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized25 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized25 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized25 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized25 has unconnected port CLK
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][52]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][51]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][50]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][49]
INFO: [Synth 8-3331] design add_accum has unconnected port POUT[casc][48]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][47]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][46]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][45]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][44]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][43]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][42]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][41]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][40]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][39]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][38]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][37]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][36]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][35]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][34]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][33]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][32]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][31]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][30]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][29]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][28]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][27]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][26]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][25]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][24]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][23]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][22]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][21]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][20]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][19]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][18]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][17]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][16]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][15]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][14]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][13]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][12]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][11]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][10]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][9]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][8]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][7]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][6]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][5]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][4]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][3]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][2]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][1]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[fab][0]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][52]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][51]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][50]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][49]
INFO: [Synth 8-3331] design add_accum has unconnected port PIN[casc][48]
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized18 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized16 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized16 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design dpr_mem has unconnected port CE_B
INFO: [Synth 8-3331] design dpr_mem has unconnected port SCLR_A
INFO: [Synth 8-3331] design dpr_mem has unconnected port SCLR_B
INFO: [Synth 8-3331] design wrap_buff has unconnected port BUFF_CLR
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized7 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port ADDRB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port ADDRB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port ADDRB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[15]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[14]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[13]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[12]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[11]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[10]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[9]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[8]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[7]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[6]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[5]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[4]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[3]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[2]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[1]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port DINB[0]
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port WEB
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized3 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized6 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized5 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized2 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized2 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized2 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized4 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized3 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized1 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized1 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized1 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized2 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized1 has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port SCLR_B
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port WE
INFO: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port SCLR
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[15]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[14]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[13]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[12]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[11]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[10]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[9]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[8]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[7]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[6]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[5]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[4]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[3]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[2]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[1]
INFO: [Synth 8-3331] design sp_mem has unconnected port DATA_IN[0]
INFO: [Synth 8-3331] design sp_mem has unconnected port WE
INFO: [Synth 8-3331] design sp_mem has unconnected port SCLR
INFO: [Synth 8-3331] design filt_mem has unconnected port CE_B
INFO: [Synth 8-3331] design filt_mem has unconnected port SCLR_A
INFO: [Synth 8-3331] design filt_mem has unconnected port SCLR_B
INFO: [Synth 8-3331] design cntrl_delay has unconnected port CE
INFO: [Synth 8-3331] design cntrl_delay has unconnected port SCLR
INFO: [Synth 8-3331] design cntrl_delay has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized30 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized30 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized24 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized24 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized24 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized24 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized24 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized28 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized28 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized5 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized5 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized5 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized5 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized5 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized3 has unconnected port WE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized3 has unconnected port CE
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized3 has unconnected port SCLR
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized3 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized3 has unconnected port CLK
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized2 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design fir_compiler_v7_2_11_delay__parameterized0 has unconnected port SCLR_ALT
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port aresetn
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port aclken
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_data_tlast
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_data_tuser[0]
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_config_tvalid
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_config_tlast
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_config_tdata[0]
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_reload_tvalid
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_reload_tlast
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port s_axis_reload_tdata[0]
INFO: [Synth 8-3331] design polyphase_decimation has unconnected port m_axis_data_tready
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[0]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[1]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[2]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[4]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[6]
INFO: [Synth 8-3331] design dynamic_master has unconnected port Cr[7]
INFO: [Synth 8-3331] design iic_control has unconnected port Adr[0]
INFO: [Synth 8-3331] design iic_control has unconnected port Ten_adr[7]
INFO: [Synth 8-3331] design iic_control has unconnected port Ten_adr[6]
INFO: [Synth 8-3331] design iic_control has unconnected port Ten_adr[5]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[31]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[30]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[29]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[28]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[27]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[26]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[25]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[24]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[23]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[22]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[21]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[20]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[19]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[18]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[17]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[16]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[15]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[14]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[13]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[12]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[11]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[10]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[9]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[8]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[7]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[6]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[5]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[4]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[3]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[2]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
INFO: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
INFO: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
INFO: [Synth 8-3331] design debounce has unconnected port Rst
INFO: [Synth 8-3331] design debounce has unconnected port Stable
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Addr[0]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[0]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[1]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[2]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[3]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[4]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[5]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[6]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[7]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[8]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[9]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[10]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[11]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[12]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[13]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[14]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[15]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[16]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[17]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[18]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[19]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[20]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_Data[21]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[1]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[3]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[5]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[6]
INFO: [Synth 8-3331] design reg_interface has unconnected port Bus2IIC_WrCE[7]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[0]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[1]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[2]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[3]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[4]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[5]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[6]
INFO: [Synth 8-3331] design reg_interface has unconnected port Data_i2c[7]
INFO: [Synth 8-3331] design reg_interface has unconnected port reg_empty
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[0]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[1]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[2]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[3]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[4]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[5]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[6]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[7]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[8]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[9]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[10]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[11]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[12]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[13]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[14]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[15]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[16]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[17]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[18]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[19]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[20]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[21]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[22]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[23]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[24]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[25]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[26]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_Data[27]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[0]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[1]
INFO: [Synth 8-3331] design soft_reset has unconnected port Bus2IP_BE[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[4]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[5]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[6]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[7]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[8]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[9]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[10]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[11]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[12]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[13]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[14]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[15]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[16]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[17]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[18]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[19]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[20]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[21]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[22]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_data[23]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port bus2ip_be[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[0]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[4]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[5]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[6]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[9]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[11]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[12]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[13]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[14]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_rdce[15]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[0]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[2]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[3]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[4]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[5]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[6]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[9]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[11]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[12]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[13]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[14]
INFO: [Synth 8-3331] design interrupt_control has unconnected port interrupt_wrce[15]
INFO: [Synth 8-3331] design interrupt_control has unconnected port ipif_reg_interrupts[0]
INFO: [Synth 8-3331] design interrupt_control has unconnected port ipif_reg_interrupts[1]
INFO: [Synth 8-3331] design interrupt_control has unconnected port ipif_lvl_interrupts[0]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[1]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[2]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[3]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[4]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[5]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[6]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[7]
INFO: [Synth 8-3331] design pselect_f__parameterized17 has unconnected port A[8]
INFO: [Synth 8-3331] design pselect_f__parameterized16 has unconnected port A[7]
INFO: [Synth 8-3331] design pselect_f__parameterized16 has unconnected port A[8]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[3]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[4]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[5]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[6]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[7]
INFO: [Synth 8-3331] design pselect_f has unconnected port A[8]
INFO: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
INFO: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
INFO: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_AWID[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_WLAST
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARID[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[7]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[6]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[5]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[4]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_decerr_slave has unconnected port S_AXI_ARLEN[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_AWID[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port S_AXI_ARID[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_BID[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar_sasd has unconnected port M_AXI_RID[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awid[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[7]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[6]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[5]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[4]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlen[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awsize[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awburst[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awburst[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awlock[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awcache[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awqos[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awuser[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wlast[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wuser[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arid[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[7]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[6]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[5]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[4]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlen[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arsize[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arburst[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arburst[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arlock[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arcache[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_arqos[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_aruser[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_bid[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rid[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_rlast[0]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[3]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[2]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[1]
INFO: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ACLK
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ARESET
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ACLK
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ARESET
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ACLK
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ARESET
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ACLK
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ARESET
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized0 has unconnected port aclk2x
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
INFO: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ACLK
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ARESET
INFO: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice has unconnected port aclk2x
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[1]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[7]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[6]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[5]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axlen[4]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_wrap_cmd has unconnected port axsize[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_incr_cmd has unconnected port axsize[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_b_channel has unconnected port b_resp_rdy
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awlock[1]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awlock[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[3]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[1]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awcache[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[3]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[1]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awregion[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[3]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[1]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awqos[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_awuser[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[11]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[10]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[9]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[8]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[7]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[6]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[5]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[4]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[3]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[2]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[1]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wid[0]
INFO: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter has unconnected port s_axi_wuser[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 2000 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1815.523 ; gain = 430.656 ; free physical = 2173 ; free virtual = 6247
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1815.523 ; gain = 430.656 ; free physical = 2211 ; free virtual = 6285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1815.523 ; gain = 430.656 ; free physical = 2211 ; free virtual = 6285
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/fir_interpolator/inst/interpolator/U0'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_interpolator_0/util_fir_int.srcs/sources_1/ip/fir_interp/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/fir_interpolator/inst/interpolator/U0'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/util_fir_dec.srcs/sources_1/ip/fir_decim/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/fir_decimator/inst/decimator/U0'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_fir_decimator_0/util_fir_dec.srcs/sources_1/ip/fir_decim/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/fir_decimator/inst/decimator/U0'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/system_constr.xdc]
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kyz/hdl-2019_r1/projects/pluto/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.594 ; gain = 0.000 ; free physical = 1819 ; free virtual = 5917
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/system_axi_ad9361_0_pps_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
Finished Parsing XDC File [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2047.594 ; gain = 0.000 ; free physical = 1818 ; free virtual = 5916
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.594 ; gain = 0.000 ; free physical = 1818 ; free virtual = 5916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  DSP48E => DSP48E1: 20 instances
  FDR => FDRE: 27 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2048.594 ; gain = 0.000 ; free physical = 1818 ; free virtual = 5916
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2049.594 ; gain = 1.000 ; free physical = 1817 ; free virtual = 5915
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 2049.594 ; gain = 664.727 ; free physical = 1998 ; free virtual = 6096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 2049.594 ; gain = 664.727 ; free physical = 1998 ; free virtual = 6096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/tdd_sync_d3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_running_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_sync_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_sync_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_async_d2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/rst_sync_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_i. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 2).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc, line 3).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 87).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 87).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 87).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 87).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 87).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/fir_interpolator/inst/interpolator/U0. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 96).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/fir_decimator/inst/decimator/U0. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_control_dest/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/i_sync_status_dest/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 135).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 140).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage1_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_src_sync_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_in/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/sync_rewind/i_sync_out/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_control_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/i_sync_status_src/\cdc_sync_stage2_reg[0] . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_async_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 171).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property SHREG_EXTRACT = NO for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[0].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[1].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_reset_manager/\reset_gen[2].reset_sync_reg . (constraint file  /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 176).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/fir_interpolator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/fir_interpolator/inst/interpolator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/interp_slice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/fir_decimator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/fir_decimator/inst/decimator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/decim_slice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/GND_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2049.594 ; gain = 664.727 ; free physical = 1999 ; free virtual = 6097
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tdd_last_burst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_valid_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__parameterized0'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opbuff_addr_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gen_sym_buff_read" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_addr_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opbuff_cntrl_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "add" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  header |                              101 |                              001
              ack_header |                              110 |                              010
                rcv_data |                              100 |                              011
                ack_data |                              011 |                              100
               xmit_data |                              010 |                              101
                wait_ack |                              001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:26 . Memory (MB): peak = 2049.594 ; gain = 664.727 ; free physical = 1971 ; free virtual = 6074
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_system_wrapper/system_i/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_symmetric.g_madds[8].g_add_bypass.i_pre_add_bypass' (fir_compiler_v7_2_11_delay__parameterized22) to 'i_system_wrapper/system_i/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[1].g_symmetric.g_madds[8].g_add_bypass.i_pre_add_bypass'

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |           1|         2|
|3     |axi_ad9361_cmos_if__GC0                    |           1|       488|
|4     |ad_dds                                     |           4|      5896|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      2669|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      2649|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      2664|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      2743|
|9     |axi_ad9361_tx__GC0                         |           1|      2565|
|10    |axi_ad9361__GC0                            |           1|     20941|
|11    |system__GC0                                |           1|     24616|
|12    |ad_iobuf                                   |           1|        30|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/x0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_dds_sine/y0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_data_out_int0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dac_valid_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_vco_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_on_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_1_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_tx_dp_off_2_comp/Amax_d_reg[23:0]' into 'i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_addsub.v:73]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5546] ROM "i_rx_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:78]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:99]
INFO: [Synth 8-5546] ROM "i_rx_pnmon/i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '62' to '35' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cf62/util_axis_fifo.v:97]
INFO: [Synth 8-5546] ROM "i_regmap/up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_regmap/up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_decimation.i_polyphase_decimation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "g_polyphase_interpolation.i_polyphase_interpolation/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[0]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[2] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[4] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[7] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds:/\dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/x0_reg[11] )
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[1]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[2]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[3]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[4]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[5]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[6]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[7]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[8]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[9]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[12]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[10]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]'
INFO: [Synth 8-3886] merging instance 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[11]' (FD) to 'ad_dds:/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/y0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_delay_cntrl/up_rdata_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_q1_int_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q1_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_data_i1_int_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i1_int_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ad9361/inst/i_0/adc_valid_i1_int_reg)
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_valid_in_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_in_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_2d_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_dcfilter/valid_2d_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_dcfilter/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_dcfilter/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_ad_iqcor/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_ad_iqcor/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]__0' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[3]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[2]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg_rep[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_regmap/i_regmap_request/up_dma_cyclic_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[0]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_strb_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_adc_dma/inst/\i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/needs_sync_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/i_response_generator/response_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_dest_data_burst_length_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/req_response_partial_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[1]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[2]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[3]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[4]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[5]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[6]' (FDSE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_response_manager/req_response_partial_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_req_xlast_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_req_gen/rew_transfer_id_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_fifo/data_id_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/src_throttler_enabled_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[3]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[2]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[1]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg_rep[0]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/id_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_transfer/i_request_arb/i_src_dma_mm/last_beat_bytes_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_ad9361_dac_dma/inst/\i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_axis_waddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.dtre_i_reg' (FDR) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[6]' (FDR) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/axi_iic_main/U0/\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3332] Sequential element (X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_iic.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_store_accum/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_decimator/inst/decimator/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_parallel.rfd_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_decimator/\inst/decimator /U0/i_synth/\g_polyphase_decimation.i_polyphase_decimation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_src/gen_dly.gen_regs.delay_bus_reg[0][0]' (FDRE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_cntrl_sym.i_addsup/gen_dly.gen_regs.delay_bus_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.i_cntrl_src/gen_dly.gen_regs.delay_bus_reg[1][0]' (FDRE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_cntrl_sym.i_addsup/gen_dly.gen_regs.delay_bus_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b /\gen_dram.gen_rom.d_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[0]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[1]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[2]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[3]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[4]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[5]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[6]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[7]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[8]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[9]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[10]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[11]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[12]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[13]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[14]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[15]' (FDE) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_dram.gen_rom.d_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a /\gen_dram.gen_rom.d_out_reg[16] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[5]' (FD) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.g_accum_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /i_0/fir_interpolator/\inst/interpolator /U0/i_synth/\g_polyphase_interpolation.i_polyphase_interpolation/g_m_data_chan_no_fifo.m_axis_data_tlast_int_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/i_0/sys_rstgen/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[15]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[14]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[13]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[12]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[11]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[10]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[9]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[8]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[7]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[6]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[5]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[4]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[3]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[2]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[1]' (FDR) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_reg[0]' (FDS) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[15]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[14]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[13]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[12]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[11]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[10]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[9]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[8]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[7]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[6]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[5]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[4]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[3]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[2]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[1]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_in_reg[0]' (FDE) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_q1_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_i1_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_q0_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_q0_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_0/adc_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]' (FDRE) to 'i_system_wrapper/system_i/i_0/axi_iic_main/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.start_px_reg' (FD) to 'i_system_wrapper/system_i/i_0/fir_interpolator/inst/interpolator/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_parallel.base_en_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:05 . Memory (MB): peak = 2049.594 ; gain = 664.727 ; free physical = 1882 ; free virtual = 6015
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9361_adc_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_0/axi_ad9361_dac_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |          12|         2|
|3     |axi_ad9361_cmos_if__GC0                    |           1|       417|
|4     |ad_dds                                     |           4|      3734|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1968|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1954|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1381|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1427|
|9     |axi_ad9361_tx__GC0                         |           1|      1451|
|10    |axi_ad9361__GC0                            |           1|     12169|
|11    |system__GC0                                |           1|     20079|
|12    |ad_iobuf                                   |           1|        30|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of /home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc. [/home/kyz/hdl-2019_r1/projects/pluto/pluto.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:74]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:13 . Memory (MB): peak = 2156.578 ; gain = 771.711 ; free physical = 1575 ; free virtual = 5715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:16 . Memory (MB): peak = 2180.586 ; gain = 795.719 ; free physical = 1549 ; free virtual = 5691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------+------------+----------+
|      |RTL Partition                              |Replication |Instances |
+------+-------------------------------------------+------------+----------+
|1     |ad_data_in__parameterized0__GC0            |           1|         3|
|2     |ad_data_in__GC0                            |          12|         2|
|3     |axi_ad9361_cmos_if__GC0                    |           1|       417|
|4     |ad_dds                                     |           4|      3734|
|5     |axi_ad9361_tx_channel__GC0                 |           1|      1968|
|6     |axi_ad9361_tx_channel__parameterized0__GC0 |           1|      1954|
|7     |axi_ad9361_tx_channel__parameterized1__GC0 |           1|      1381|
|8     |axi_ad9361_tx_channel__parameterized2__GC0 |           1|      1427|
|9     |axi_ad9361_tx__GC0                         |           1|      1451|
|10    |axi_ad9361__GC0                            |           1|     12169|
|11    |system__GC0                                |           1|     20079|
|12    |ad_iobuf                                   |           1|        30|
+------+-------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/z0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/i_mul_i/p1_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/i_mul_i/p2_ddata_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/i_mul_i/p2_ddata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/i_mul_i/ddata_out_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/p1_valid_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/p1_valid_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_ad_iqcor/valid_int_reg' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_ad_iqcor/valid_int_reg'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/tx_frame_p_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_i0_int_reg'
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:29 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1546 ; free virtual = 5686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:31 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1541 ; free virtual = 5681
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:31 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1541 ; free virtual = 5681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:02:35 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1534 ; free virtual = 5674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:02:35 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1534 ; free virtual = 5674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:14 ; elapsed = 00:02:36 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1535 ; free virtual = 5675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:36 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1535 ; free virtual = 5675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        20|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DSP48E     |     1|
|2     |DSP48E__1  |     1|
|3     |DSP48E__10 |     1|
|4     |DSP48E__11 |     1|
|5     |DSP48E__12 |     1|
|6     |DSP48E__13 |     1|
|7     |DSP48E__14 |     1|
|8     |DSP48E__15 |     1|
|9     |DSP48E__16 |     1|
|10    |DSP48E__17 |     1|
|11    |DSP48E__18 |     1|
|12    |DSP48E__19 |     1|
|13    |DSP48E__2  |     1|
|14    |DSP48E__3  |     1|
|15    |DSP48E__4  |     1|
|16    |DSP48E__5  |     1|
|17    |DSP48E__6  |     1|
|18    |DSP48E__7  |     1|
|19    |DSP48E__8  |     1|
|20    |DSP48E__9  |     1|
|21    |BIBUF      |   130|
|22    |BUFG       |     3|
|23    |CARRY4     |  1514|
|24    |DSP48E1    |     2|
|25    |DSP48E1_1  |     4|
|26    |DSP48E1_2  |     2|
|27    |DSP48E1_3  |    36|
|28    |IDDR       |    13|
|29    |IDELAYCTRL |     1|
|30    |IDELAYE2   |    13|
|31    |LUT1       |  1876|
|32    |LUT2       |  1517|
|33    |LUT3       |  5542|
|34    |LUT4       |   821|
|35    |LUT5       |   762|
|36    |LUT6       |  1874|
|37    |MUXCY_L    |     9|
|38    |MUXF7      |    99|
|39    |MUXF8      |     4|
|40    |ODDR       |    16|
|41    |PS7        |     1|
|42    |RAM16X1D   |    70|
|43    |RAM32M     |    10|
|44    |RAMB36E1   |     1|
|45    |RAMB36E1_2 |     1|
|46    |SRL16      |     1|
|47    |SRL16E     |  1716|
|48    |SRLC32E    |    47|
|49    |XORCY      |    12|
|50    |FDCE       |  3644|
|51    |FDPE       |    42|
|52    |FDR        |    19|
|53    |FDRE       | 14421|
|54    |FDSE       |   236|
|55    |IBUF       |    14|
|56    |IBUFG      |     1|
|57    |IOBUF      |    17|
|58    |OBUF       |    19|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:36 . Memory (MB): peak = 2224.148 ; gain = 839.281 ; free physical = 1535 ; free virtual = 5675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:03 ; elapsed = 00:02:26 . Memory (MB): peak = 2224.148 ; gain = 605.211 ; free physical = 1603 ; free virtual = 5743
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:02:36 . Memory (MB): peak = 2224.156 ; gain = 839.281 ; free physical = 1613 ; free virtual = 5753
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.164 ; gain = 0.000 ; free physical = 1520 ; free virtual = 5660
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 141 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  DSP48E => DSP48E1: 20 instances
  FDR => FDRE: 19 instances
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 70 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
3446 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:43 . Memory (MB): peak = 2260.164 ; gain = 875.391 ; free physical = 1758 ; free virtual = 5898
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2260.164 ; gain = 0.000 ; free physical = 1758 ; free virtual = 5898
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kyz/hdl-2019_r1/projects/pluto/pluto.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.176 ; gain = 24.012 ; free physical = 1748 ; free virtual = 5895
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 20:02:32 2020...
