{"vcs1":{"timestamp_begin":1768865000.032890985, "rt":1.08, "ut":0.88, "st":0.22}}
{"vcselab":{"timestamp_begin":1768865001.204380366, "rt":0.32, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1768865001.580646570, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768864999.453154581}
{"VCS_COMP_START_TIME": 1768864999.453154581}
{"VCS_COMP_END_TIME": 1768865001.946554072}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -kdb +lint=PCWM -LDFLAGS -Wl,--no-as-needed +incdir+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/RTL+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DDRPHY+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/DRAM+/home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../STEP2/SIM/TB -f /home/urp03/lju/for_silhum/2025_W_URP_DDR2_bkctrl_sched/script/../script/filelist_step2_scn_row_hit_sched_rr.f"}
{"vcs1": {"peak_mem": 453196}}
{"vcselab": {"peak_mem": 167068}}
