# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do simcore.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:07 on Dec 18,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/dcfifo.v 
# -- Skipping module dcfifo
# 
# Top level modules:
# 	dcfifo
# End time: 16:59:08 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:08 on Dec 18,2022
# vlog -reportprogress 300 -suppress 12110 "+acc" -incr ../rtl/dp_dcram.v 
# -- Skipping module dp_dcram
# 
# Top level modules:
# 	dp_dcram
# End time: 16:59:08 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:08 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/distr_arith.v 
# -- Skipping module distr_arith
# 
# Top level modules:
# 	distr_arith
# End time: 16:59:08 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:08 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/adder.v 
# -- Skipping module adder
# 
# Top level modules:
# 	adder
# End time: 16:59:09 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:09 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/adder_reg.v 
# -- Skipping module adder_reg
# 
# Top level modules:
# 	adder_reg
# End time: 16:59:09 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:09 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/counter.v 
# -- Skipping module counter
# 
# Top level modules:
# 	counter
# End time: 16:59:09 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:09 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/dff_en.v 
# -- Skipping module dff_en
# 
# Top level modules:
# 	dff_en
# End time: 16:59:09 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:09 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/left_shift_1.v 
# -- Skipping module left_shift_1
# 
# Top level modules:
# 	left_shift_1
# End time: 16:59:10 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:10 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/shift.v 
# -- Skipping module shift
# 
# Top level modules:
# 	shift
# End time: 16:59:10 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:10 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/clk2_reg.v 
# -- Skipping module clk2_reg
# 
# Top level modules:
# 	clk2_reg
# End time: 16:59:10 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:10 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/fir_filter_core.v 
# -- Compiling module fir_filter_core
# 
# Top level modules:
# 	fir_filter_core
# End time: 16:59:10 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:10 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut0.v 
# -- Skipping module lut0
# 
# Top level modules:
# 	lut0
# End time: 16:59:11 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:11 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut1.v 
# -- Skipping module lut1
# 
# Top level modules:
# 	lut1
# End time: 16:59:11 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:11 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut2.v 
# -- Skipping module lut2
# 
# Top level modules:
# 	lut2
# End time: 16:59:11 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:11 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut3.v 
# -- Skipping module lut3
# 
# Top level modules:
# 	lut3
# End time: 16:59:12 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:12 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut4.v 
# -- Skipping module lut4
# 
# Top level modules:
# 	lut4
# End time: 16:59:12 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:12 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut5.v 
# -- Skipping module lut5
# 
# Top level modules:
# 	lut5
# End time: 16:59:12 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:12 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut6.v 
# -- Skipping module lut6
# 
# Top level modules:
# 	lut6
# End time: 16:59:12 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:12 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr ../rtl/lut7.v 
# -- Skipping module lut7
# 
# Top level modules:
# 	lut7
# End time: 16:59:13 on Dec 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 16:59:13 on Dec 18,2022
# vlog -reportprogress 300 "+acc" -incr core.v 
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:59:13 on Dec 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ps -lib work testbench 
# Start time: 16:59:13 on Dec 18,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.fir_filter_core(fast)
# Loading work.clk2_reg(fast)
# Loading work.shift(fast)
# Loading work.dcfifo(fast)
# Loading work.dp_dcram(fast)
# Loading work.distr_arith(fast)
# Loading work.dff_en(fast)
# Loading work.counter(fast)
# Loading work.lut0(fast)
# Loading work.lut1(fast)
# Loading work.lut2(fast)
# Loading work.lut3(fast)
# Loading work.lut4(fast)
# Loading work.lut5(fast)
# Loading work.lut6(fast)
# Loading work.lut7(fast)
# Loading work.adder(fast)
# Loading work.adder_reg(fast)
# Loading work.left_shift_1(fast)
# ** Note: $finish    : core.v(146)
#    Time: 740 us  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at core.v line 146
# End time: 16:59:48 on Dec 18,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
