git clone --depth 1 --no-tags https://github.com/uKarol/mem_ctl_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/229733111
git clone --depth 1 --no-tags https://github.com/cquxxey/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/229276277
git clone --depth 1 --no-tags https://github.com/shinigamiDOverilog/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/228509923
git clone --depth 1 --no-tags https://github.com/sivaramprasanth/MIPS-Architecture-without-pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/227967999
git clone --depth 1 --no-tags https://github.com/HHyJin/Start_mips_cpu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/230598937
git clone --depth 1 --no-tags https://github.com/rsistoso/Racing-Game-CPE-487.git f:/verilog_sva_gh_scraper/data/full_repos/226027599
git clone --depth 1 --no-tags https://github.com/aleuniroma2/simonandro.git f:/verilog_sva_gh_scraper/data/full_repos/225638075
git clone --depth 1 --no-tags https://github.com/mwkmwkmwk/pul-examples.git f:/verilog_sva_gh_scraper/data/full_repos/225601270
git clone --depth 1 --no-tags https://github.com/GreenBeard/385_SD_Card.git f:/verilog_sva_gh_scraper/data/full_repos/227772018
git clone --depth 1 --no-tags https://github.com/18snyder/ECE287-Boom.git f:/verilog_sva_gh_scraper/data/full_repos/227724307
git clone --depth 1 --no-tags https://github.com/FabrizioPerez/Arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/227254154
git clone --depth 1 --no-tags https://github.com/sirchuckalot/av_ram.git f:/verilog_sva_gh_scraper/data/full_repos/226583454
git clone --depth 1 --no-tags https://github.com/ZipingL/EE316_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/228127361
git clone --depth 1 --no-tags https://github.com/TomohiroKida/hdl_samples.git f:/verilog_sva_gh_scraper/data/full_repos/228148957
git clone --depth 1 --no-tags https://github.com/blue-hope/SAM_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/228188229
git clone --depth 1 --no-tags https://github.com/Heming-Zhong/mips-pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/228292259
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/timer.git f:/verilog_sva_gh_scraper/data/full_repos/228656595
git clone --depth 1 --no-tags https://github.com/koblahdavid/MiniRescueRover.git f:/verilog_sva_gh_scraper/data/full_repos/230685369
git clone --depth 1 --no-tags https://github.com/emilybyhuang/Parallel-Computing-Tuner.git f:/verilog_sva_gh_scraper/data/full_repos/230711692
git clone --depth 1 --no-tags https://github.com/fle734449/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/230689329
git clone --depth 1 --no-tags https://github.com/beeflobill/junk.git f:/verilog_sva_gh_scraper/data/full_repos/230694930
git clone --depth 1 --no-tags https://github.com/kashefnegar/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/231028635
git clone --depth 1 --no-tags https://github.com/Jackhuang-code/start_with_github.git f:/verilog_sva_gh_scraper/data/full_repos/228946847
git clone --depth 1 --no-tags https://github.com/bit-hack/verilog-opl2.git f:/verilog_sva_gh_scraper/data/full_repos/231685518
git clone --depth 1 --no-tags https://github.com/hughorlin/ece241ProjectFall2019.git f:/verilog_sva_gh_scraper/data/full_repos/229503130
git clone --depth 1 --no-tags https://github.com/kushagra-2503/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/228752577
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Examples-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/230344538
git clone --depth 1 --no-tags https://github.com/Suslikadze/Menu_on_screen.git f:/verilog_sva_gh_scraper/data/full_repos/230258292
git clone --depth 1 --no-tags https://github.com/anoopbabu99/LD_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/226073532
git clone --depth 1 --no-tags https://github.com/iacanaw/XTEA_Async.git f:/verilog_sva_gh_scraper/data/full_repos/227190679
git clone --depth 1 --no-tags https://github.com/geroji/MazeRunner.git f:/verilog_sva_gh_scraper/data/full_repos/227938970
git clone --depth 1 --no-tags https://github.com/learn-by-consciousness/multi-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/229898215
git clone --depth 1 --no-tags https://github.com/bman12three4/FPGA_blink.git f:/verilog_sva_gh_scraper/data/full_repos/230341482
git clone --depth 1 --no-tags https://github.com/benymaxparsa/shift-register-8bit.git f:/verilog_sva_gh_scraper/data/full_repos/230618763
git clone --depth 1 --no-tags https://github.com/jiyoulee/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/230068234
git clone --depth 1 --no-tags https://github.com/hqd7777/QHu.git f:/verilog_sva_gh_scraper/data/full_repos/230160939
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_class.git f:/verilog_sva_gh_scraper/data/full_repos/229948787
git clone --depth 1 --no-tags https://github.com/awael/HunterCPU.git f:/verilog_sva_gh_scraper/data/full_repos/229630514
git clone --depth 1 --no-tags https://github.com/shaoyezh/Minesweeper.git f:/verilog_sva_gh_scraper/data/full_repos/230662918
git clone --depth 1 --no-tags https://github.com/icwiki/verilog-art.git f:/verilog_sva_gh_scraper/data/full_repos/226907743
git clone --depth 1 --no-tags https://github.com/oscourse-tsinghua/undergraduate-hqing2020.git f:/verilog_sva_gh_scraper/data/full_repos/226894562
git clone --depth 1 --no-tags https://github.com/Caramelzyf/EDA-2019fall.git f:/verilog_sva_gh_scraper/data/full_repos/225199491
git clone --depth 1 --no-tags https://github.com/SoyaManabe/clock1.git f:/verilog_sva_gh_scraper/data/full_repos/225473393
git clone --depth 1 --no-tags https://github.com/AlissonBoeing/projeto-final-dlpII.git f:/verilog_sva_gh_scraper/data/full_repos/227168979
git clone --depth 1 --no-tags https://github.com/soy-sauce/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/227480518
git clone --depth 1 --no-tags https://github.com/taiyonemo/Register_File_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/231345020
git clone --depth 1 --no-tags https://github.com/HanyMoussa/RISCV-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/231071255
git clone --depth 1 --no-tags https://github.com/MehradNV/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/229616673
git clone --depth 1 --no-tags https://github.com/germancq/Verification_and_measurement_system.git f:/verilog_sva_gh_scraper/data/full_repos/229738254
git clone --depth 1 --no-tags https://github.com/qingyli/EE354_Final_project_Collecter_in_maze.git f:/verilog_sva_gh_scraper/data/full_repos/225510042
git clone --depth 1 --no-tags https://github.com/Monairy/DMA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/227647471
git clone --depth 1 --no-tags https://github.com/rafaellugassy/YorkU-2021.git f:/verilog_sva_gh_scraper/data/full_repos/227916222
git clone --depth 1 --no-tags https://github.com/fransiskusyoga/Dual-mode-DNN.git f:/verilog_sva_gh_scraper/data/full_repos/228201964
git clone --depth 1 --no-tags https://github.com/aridaamaliarosa/DigitalSystemDesign.git f:/verilog_sva_gh_scraper/data/full_repos/228249559
git clone --depth 1 --no-tags https://github.com/khederyy1997/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/225694449
git clone --depth 1 --no-tags https://github.com/thanhtung2105/Simple_Processor-DE1.git f:/verilog_sva_gh_scraper/data/full_repos/227681775
git clone --depth 1 --no-tags https://github.com/futuretech6/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/227950804
git clone --depth 1 --no-tags https://github.com/raymondbacco/projectParts.git f:/verilog_sva_gh_scraper/data/full_repos/228763770
git clone --depth 1 --no-tags https://github.com/tonylabs/mojo-code-examples.git f:/verilog_sva_gh_scraper/data/full_repos/226633638
git clone --depth 1 --no-tags https://github.com/BrandonMFong/PipelineProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/225239151
git clone --depth 1 --no-tags https://github.com/MElody9120/UESTC--DigitalLogicDesign-Exp.git f:/verilog_sva_gh_scraper/data/full_repos/225377370
git clone --depth 1 --no-tags https://github.com/tojslee/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/225119331
git clone --depth 1 --no-tags https://github.com/mohit11511/An-implementation-of-Arithmetic-logic-unit-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/227923767
git clone --depth 1 --no-tags https://github.com/tkolanka/cse240d_fa19_project.git f:/verilog_sva_gh_scraper/data/full_repos/227977692
git clone --depth 1 --no-tags https://github.com/Koaz/Dodge-Oka.git f:/verilog_sva_gh_scraper/data/full_repos/225608134
git clone --depth 1 --no-tags https://github.com/ShinFeb/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/225652168
git clone --depth 1 --no-tags https://github.com/nam2934/CPU_SAM.git f:/verilog_sva_gh_scraper/data/full_repos/225827919
git clone --depth 1 --no-tags https://github.com/0307kwon/2019.2_LogicCircuitDesign.git f:/verilog_sva_gh_scraper/data/full_repos/225840331
git clone --depth 1 --no-tags https://github.com/bit-hack/scottcpu.git f:/verilog_sva_gh_scraper/data/full_repos/226071977
git clone --depth 1 --no-tags https://github.com/RANolan/DLX.git f:/verilog_sva_gh_scraper/data/full_repos/226189694
git clone --depth 1 --no-tags https://github.com/comododragon/linaii.git f:/verilog_sva_gh_scraper/data/full_repos/226356116
git clone --depth 1 --no-tags https://github.com/AbeerVaishnav13/MealyFSM.git f:/verilog_sva_gh_scraper/data/full_repos/227066734
git clone --depth 1 --no-tags https://github.com/nzzlinh/RISCV_Pipeline_Arch_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/227105048
git clone --depth 1 --no-tags https://github.com/unal-edigital2-2019-2/work02.git f:/verilog_sva_gh_scraper/data/full_repos/227757276
git clone --depth 1 --no-tags https://github.com/sysadmin-sergey/TwoButtonVerilogSimon.git f:/verilog_sva_gh_scraper/data/full_repos/225728717
git clone --depth 1 --no-tags https://github.com/renkarsu/verilogExperimentAtRits.git f:/verilog_sva_gh_scraper/data/full_repos/225727102
git clone --depth 1 --no-tags https://github.com/EricCheng2222/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/228036267
git clone --depth 1 --no-tags https://github.com/allen4565/git.git f:/verilog_sva_gh_scraper/data/full_repos/228016193
git clone --depth 1 --no-tags https://github.com/redpanda3/soDLA_dev.git f:/verilog_sva_gh_scraper/data/full_repos/229624598
git clone --depth 1 --no-tags https://github.com/jimcppdp/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/229697870
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Examples-FInal-Projecct.git f:/verilog_sva_gh_scraper/data/full_repos/230342252
git clone --depth 1 --no-tags https://github.com/cmbrothers/Verilog-Example-Basic-clockdivider.git f:/verilog_sva_gh_scraper/data/full_repos/230343984
git clone --depth 1 --no-tags https://github.com/bcohen116/Embedded_Systems_Fall2019.git f:/verilog_sva_gh_scraper/data/full_repos/230294102
git clone --depth 1 --no-tags https://github.com/MSNThing/Milestone-6.git f:/verilog_sva_gh_scraper/data/full_repos/229882408
git clone --depth 1 --no-tags https://github.com/peter1719/np_sync.git f:/verilog_sva_gh_scraper/data/full_repos/225389139
git clone --depth 1 --no-tags https://github.com/vigneshrad/PositMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/225475027
git clone --depth 1 --no-tags https://github.com/Dianaaaa/fpga-programs.git f:/verilog_sva_gh_scraper/data/full_repos/231511552
git clone --depth 1 --no-tags https://github.com/tehis/PDP-processor.git f:/verilog_sva_gh_scraper/data/full_repos/231541373
git clone --depth 1 --no-tags https://github.com/zhpinkman/mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/231224272
git clone --depth 1 --no-tags https://github.com/ifTNT/myMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/230763316
git clone --depth 1 --no-tags https://github.com/nicholasmatanga/RISC-Machine-Code.git f:/verilog_sva_gh_scraper/data/full_repos/230825206
git clone --depth 1 --no-tags https://github.com/kasrarsh/ARM-CPU-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/230788436
git clone --depth 1 --no-tags https://github.com/iuliateodorescu/VUmeter.git f:/verilog_sva_gh_scraper/data/full_repos/227353031
git clone --depth 1 --no-tags https://github.com/jayteaftw/Coen21.git f:/verilog_sva_gh_scraper/data/full_repos/229520144
git clone --depth 1 --no-tags https://github.com/BlondeVillain/Longform-Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/228937005
git clone --depth 1 --no-tags https://github.com/ramyelgendi/RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/228856495
git clone --depth 1 --no-tags https://github.com/huangh32/Embedded-System_by-C-programming.git f:/verilog_sva_gh_scraper/data/full_repos/228968221
git clone --depth 1 --no-tags https://github.com/bandana095/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/231814701
git clone --depth 1 --no-tags https://github.com/Nick31729/FPGA_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/231725097
git clone --depth 1 --no-tags https://github.com/VVONJAE/logical_circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/225924089
