../../../cores/wb_intercon/sw/wb_intercon_gen wb_intercon.conf ../rtl/verilog/wb_intercon.v
