vendor_name = ModelSim
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/tb/uart_tx_tb.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/tb/uart_rx_tb.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/src/xor_cipher.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/dev/db/FPGA_Encryption.cbx.xml
design_name = FPGA_Encryption
instance = comp, \active~output , active~output, FPGA_Encryption, 1
instance = comp, \tx~output , tx~output, FPGA_Encryption, 1
instance = comp, \done~output , done~output, FPGA_Encryption, 1
instance = comp, \clk~input , clk~input, FPGA_Encryption, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[0]~12 , uart_tx0|clk_counter[0]~12, FPGA_Encryption, 1
instance = comp, \uart_tx0|LessThan1~1 , uart_tx0|LessThan1~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|LessThan1~0 , uart_tx0|LessThan1~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|LessThan1~2 , uart_tx0|LessThan1~2, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[8]~22 , uart_tx0|clk_counter[8]~22, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[8]~23 , uart_tx0|clk_counter[8]~23, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[0] , uart_tx0|clk_counter[0], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[1]~14 , uart_tx0|clk_counter[1]~14, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[1] , uart_tx0|clk_counter[1], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[2]~16 , uart_tx0|clk_counter[2]~16, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[2] , uart_tx0|clk_counter[2], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[3]~18 , uart_tx0|clk_counter[3]~18, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[3] , uart_tx0|clk_counter[3], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[4]~20 , uart_tx0|clk_counter[4]~20, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[4] , uart_tx0|clk_counter[4], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[5]~24 , uart_tx0|clk_counter[5]~24, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[5] , uart_tx0|clk_counter[5], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[6]~26 , uart_tx0|clk_counter[6]~26, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[6] , uart_tx0|clk_counter[6], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[7]~28 , uart_tx0|clk_counter[7]~28, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[7] , uart_tx0|clk_counter[7], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[8]~30 , uart_tx0|clk_counter[8]~30, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[8] , uart_tx0|clk_counter[8], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[9]~32 , uart_tx0|clk_counter[9]~32, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[9] , uart_tx0|clk_counter[9], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[10]~34 , uart_tx0|clk_counter[10]~34, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[10] , uart_tx0|clk_counter[10], FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[11]~36 , uart_tx0|clk_counter[11]~36, FPGA_Encryption, 1
instance = comp, \uart_tx0|clk_counter[11] , uart_tx0|clk_counter[11], FPGA_Encryption, 1
instance = comp, \uart_tx0|LessThan1~3 , uart_tx0|LessThan1~3, FPGA_Encryption, 1
instance = comp, \rx~input , rx~input, FPGA_Encryption, 1
instance = comp, \uart_rx0|rx_r~0 , uart_rx0|rx_r~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|rx_r , uart_rx0|rx_r, FPGA_Encryption, 1
instance = comp, \uart_rx0|rx_reg , uart_rx0|rx_reg, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[0]~12 , uart_rx0|clk_counter[0]~12, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[6]~24 , uart_rx0|clk_counter[6]~24, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[7]~26 , uart_rx0|clk_counter[7]~26, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[5]~34 , uart_rx0|clk_counter[5]~34, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[7] , uart_rx0|clk_counter[7], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[8]~28 , uart_rx0|clk_counter[8]~28, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[8] , uart_rx0|clk_counter[8], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[9]~30 , uart_rx0|clk_counter[9]~30, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[9] , uart_rx0|clk_counter[9], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[10]~35 , uart_rx0|clk_counter[10]~35, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[10] , uart_rx0|clk_counter[10], FPGA_Encryption, 1
instance = comp, \uart_rx0|LessThan1~0 , uart_rx0|LessThan1~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|LessThan1~1 , uart_rx0|LessThan1~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|LessThan1~2 , uart_rx0|LessThan1~2, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[11]~37 , uart_rx0|clk_counter[11]~37, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[11] , uart_rx0|clk_counter[11], FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector15~0 , uart_rx0|Selector15~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector15~1 , uart_rx0|Selector15~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|bit_index[0] , uart_rx0|bit_index[0], FPGA_Encryption, 1
instance = comp, \uart_rx0|LessThan1~3 , uart_rx0|LessThan1~3, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector14~0 , uart_rx0|Selector14~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector14~1 , uart_rx0|Selector14~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|bit_index[1] , uart_rx0|bit_index[1], FPGA_Encryption, 1
instance = comp, \uart_rx0|state.STOP~0 , uart_rx0|state.STOP~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector13~0 , uart_rx0|Selector13~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector13~1 , uart_rx0|Selector13~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|bit_index[2] , uart_rx0|bit_index[2], FPGA_Encryption, 1
instance = comp, \uart_rx0|state.STOP~1 , uart_rx0|state.STOP~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.STOP~2 , uart_rx0|state.STOP~2, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.STOP , uart_rx0|state.STOP, FPGA_Encryption, 1
instance = comp, \uart_rx0|state~9 , uart_rx0|state~9, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.CLEANUP~feeder , uart_rx0|state.CLEANUP~feeder, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.CLEANUP , uart_rx0|state.CLEANUP, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector16~0 , uart_rx0|Selector16~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.000 , uart_rx0|state.000, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[5]~33 , uart_rx0|clk_counter[5]~33, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[0] , uart_rx0|clk_counter[0], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[1]~14 , uart_rx0|clk_counter[1]~14, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[1] , uart_rx0|clk_counter[1], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[2]~16 , uart_rx0|clk_counter[2]~16, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[2] , uart_rx0|clk_counter[2], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[3]~18 , uart_rx0|clk_counter[3]~18, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[3] , uart_rx0|clk_counter[3], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[4]~20 , uart_rx0|clk_counter[4]~20, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[4] , uart_rx0|clk_counter[4], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[5]~22 , uart_rx0|clk_counter[5]~22, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[5] , uart_rx0|clk_counter[5], FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[6] , uart_rx0|clk_counter[6], FPGA_Encryption, 1
instance = comp, \uart_rx0|Equal0~2 , uart_rx0|Equal0~2, FPGA_Encryption, 1
instance = comp, \uart_rx0|Equal0~0 , uart_rx0|Equal0~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Equal0~1 , uart_rx0|Equal0~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|Equal0~3 , uart_rx0|Equal0~3, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector17~0 , uart_rx0|Selector17~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.START , uart_rx0|state.START, FPGA_Encryption, 1
instance = comp, \uart_rx0|clk_counter[5]~32 , uart_rx0|clk_counter[5]~32, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector18~0 , uart_rx0|Selector18~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector18~1 , uart_rx0|Selector18~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|state.TRANSMIT , uart_rx0|state.TRANSMIT, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector0~0 , uart_rx0|Selector0~0, FPGA_Encryption, 1
instance = comp, \uart_rx0|Selector0~1 , uart_rx0|Selector0~1, FPGA_Encryption, 1
instance = comp, \uart_rx0|r_done , uart_rx0|r_done, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector27~0 , uart_tx0|Selector27~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|state.START , uart_tx0|state.START, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector4~0 , uart_tx0|Selector4~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector4~1 , uart_tx0|Selector4~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|bit_index[0] , uart_tx0|bit_index[0], FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector3~0 , uart_tx0|Selector3~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector3~1 , uart_tx0|Selector3~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|bit_index[1] , uart_tx0|bit_index[1], FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector2~0 , uart_tx0|Selector2~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector2~1 , uart_tx0|Selector2~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|bit_index[2] , uart_tx0|bit_index[2], FPGA_Encryption, 1
instance = comp, \uart_tx0|state.STOP~0 , uart_tx0|state.STOP~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector28~0 , uart_tx0|Selector28~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|state.TRANSMIT , uart_tx0|state.TRANSMIT, FPGA_Encryption, 1
instance = comp, \uart_tx0|state.STOP~1 , uart_tx0|state.STOP~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|state.STOP , uart_tx0|state.STOP, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector17~0 , uart_tx0|Selector17~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|state.CLEANUP , uart_tx0|state.CLEANUP, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector26~0 , uart_tx0|Selector26~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|state.IDLE , uart_tx0|state.IDLE, FPGA_Encryption, 1
instance = comp, \uart_tx0|active~0 , uart_tx0|active~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|active , uart_tx0|active, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector25~0 , uart_tx0|Selector25~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|tx_data[0] , uart_tx0|tx_data[0], FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector0~0 , uart_tx0|Selector0~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector0~1 , uart_tx0|Selector0~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|tx , uart_tx0|tx, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector1~0 , uart_tx0|Selector1~0, FPGA_Encryption, 1
instance = comp, \uart_tx0|Selector1~1 , uart_tx0|Selector1~1, FPGA_Encryption, 1
instance = comp, \uart_tx0|done , uart_tx0|done, FPGA_Encryption, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
