{
	"warning": "DO NOT EDIT! Automatically generated from STM32F411xx.svd",
	"generators": [
		{
			"tool": "xcdl",
			"version": "1.6.10",
			"command": [
				"svd-convert",
				"--file",
				"/Users/ilg/Library/xPacks/Keil/STM32F4xx_DFP/2.9.0/CMSIS/SVD/STM32F411xx.svd",
				"--output",
				"STM32F411xx-xsvd.json"
			],
			"date": "2016-12-25T11:51:46.377Z"
		},
		{
			"tool": "xcdl",
			"version": "1.6.10",
			"command": [
				"svd-patch",
				"--file",
				"STM32F411xx-xsvd.json",
				"--patch",
				"STM32F411xx-patch.json",
				"--output",
				"../STM32F411xx-qemu.json",
				"--remove",
				"NVIC",
				"--group-bitfield",
				"RCC/PLLCFGR/PLLQ",
				"--group-bitfield",
				"RCC/PLLCFGR/PLLP",
				"--group-bitfield",
				"RCC/PLLCFGR/PLLN",
				"--group-bitfield",
				"RCC/PLLCFGR/PLLM",
				"--group-bitfield",
				"RCC/CFGR/SWS",
				"--group-bitfield",
				"RCC/CFGR/SW",
				"--group-bitfield",
				"RCC/BDCR/RTCSEL"
			],
			"date": "2016-12-25T11:56:45.871Z"
		}
	],
	"device": {
		"xml": {
			"schemaVersion": "1.1",
			"xmlns:xs": "http://www.w3.org/2001/XMLSchema-instance",
			"xs:noNamespaceSchemaLocation": "CMSIS-SVD_Schema_1_1.xsd"
		},
		"name": "STM32F411xx",
		"version": "1.0",
		"description": "STM32F411xx",
		"addressUnitBits": "8",
		"width": "32",
		"size": "0x20",
		"resetValue": "0x0",
		"resetMask": "0xFFFFFFFF",
		"peripherals": [
			{
				"name": "ADC1",
				"description": "Analog-to-digital converter",
				"groupName": "ADC",
				"baseAddress": "0x40012000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "ADC",
						"description": "ADC1 global interrupt",
						"value": "18"
					}
				],
				"registers": [
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AWD",
								"description": "Analog watchdog flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EOC",
								"description": "Regular channel end of conversion",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "JEOC",
								"description": "Injected channel end of conversion",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "JSTRT",
								"description": "Injected channel start flag",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "STRT",
								"description": "Regular channel start flag",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "OVR",
								"description": "Overrun",
								"bitOffset": "5",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AWDCH",
								"description": "Analog watchdog channel select bits",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "EOCIE",
								"description": "Interrupt enable for EOC",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "AWDIE",
								"description": "Analog watchdog interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "JEOCIE",
								"description": "Interrupt enable for injected channels",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "SCAN",
								"description": "Scan mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "AWDSGL",
								"description": "Enable the watchdog on a single channel in scan mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "JAUTO",
								"description": "Automatic injected group conversion",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "DISCEN",
								"description": "Discontinuous mode on regular channels",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "JDISCEN",
								"description": "Discontinuous mode on injected channels",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "DISCNUM",
								"description": "Discontinuous mode channel count",
								"bitOffset": "13",
								"bitWidth": "3"
							},
							{
								"name": "JAWDEN",
								"description": "Analog watchdog enable on injected channels",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "AWDEN",
								"description": "Analog watchdog enable on regular channels",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "RES",
								"description": "Resolution",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "OVRIE",
								"description": "Overrun interrupt enable",
								"bitOffset": "26",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ADON",
								"description": "A/D Converter ON / OFF",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CONT",
								"description": "Continuous conversion",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "DMA",
								"description": "Direct memory access mode (for single ADC mode)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "DDS",
								"description": "DMA disable selection (for single ADC mode)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "EOCS",
								"description": "End of conversion selection",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "ALIGN",
								"description": "Data alignment",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "JEXTSEL",
								"description": "External event select for injected group",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "JEXTEN",
								"description": "External trigger enable for injected channels",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "JSWSTART",
								"description": "Start conversion of injected channels",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "EXTSEL",
								"description": "External event select for regular group",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "EXTEN",
								"description": "External trigger enable for regular channels",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "SWSTART",
								"description": "Start conversion of regular channels",
								"bitOffset": "30",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SMPR1",
						"displayName": "SMPR1",
						"description": "Sample time register 1",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SMPx_x",
								"description": "Sample time bits",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "SMPR2",
						"displayName": "SMPR2",
						"description": "Sample time register 2",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SMPx_x",
								"description": "Sample time bits",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "JOFR1",
						"displayName": "JOFR1",
						"description": "Injected channel data offset register x",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JOFFSET1",
								"description": "Data offset for injected channel x",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "JOFR2",
						"displayName": "JOFR2",
						"description": "Injected channel data offset register x",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JOFFSET2",
								"description": "Data offset for injected channel x",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "JOFR3",
						"displayName": "JOFR3",
						"description": "Injected channel data offset register x",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JOFFSET3",
								"description": "Data offset for injected channel x",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "JOFR4",
						"displayName": "JOFR4",
						"description": "Injected channel data offset register x",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JOFFSET4",
								"description": "Data offset for injected channel x",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "HTR",
						"displayName": "HTR",
						"description": "Watchdog higher threshold register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000FFF",
						"fields": [
							{
								"name": "HT",
								"description": "Analog watchdog higher threshold",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "LTR",
						"displayName": "LTR",
						"description": "Watchdog lower threshold register",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LT",
								"description": "Analog watchdog lower threshold",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "SQR1",
						"displayName": "SQR1",
						"description": "Regular sequence register 1",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SQ13",
								"description": "13th conversion in regular sequence",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "SQ14",
								"description": "14th conversion in regular sequence",
								"bitOffset": "5",
								"bitWidth": "5"
							},
							{
								"name": "SQ15",
								"description": "15th conversion in regular sequence",
								"bitOffset": "10",
								"bitWidth": "5"
							},
							{
								"name": "SQ16",
								"description": "16th conversion in regular sequence",
								"bitOffset": "15",
								"bitWidth": "5"
							},
							{
								"name": "L",
								"description": "Regular channel sequence length",
								"bitOffset": "20",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "SQR2",
						"displayName": "SQR2",
						"description": "Regular sequence register 2",
						"addressOffset": "0x30",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SQ7",
								"description": "7th conversion in regular sequence",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "SQ8",
								"description": "8th conversion in regular sequence",
								"bitOffset": "5",
								"bitWidth": "5"
							},
							{
								"name": "SQ9",
								"description": "9th conversion in regular sequence",
								"bitOffset": "10",
								"bitWidth": "5"
							},
							{
								"name": "SQ10",
								"description": "10th conversion in regular sequence",
								"bitOffset": "15",
								"bitWidth": "5"
							},
							{
								"name": "SQ11",
								"description": "11th conversion in regular sequence",
								"bitOffset": "20",
								"bitWidth": "5"
							},
							{
								"name": "SQ12",
								"description": "12th conversion in regular sequence",
								"bitOffset": "25",
								"bitWidth": "5"
							}
						]
					},
					{
						"name": "SQR3",
						"displayName": "SQR3",
						"description": "Regular sequence register 3",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SQ1",
								"description": "1st conversion in regular sequence",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "SQ2",
								"description": "2nd conversion in regular sequence",
								"bitOffset": "5",
								"bitWidth": "5"
							},
							{
								"name": "SQ3",
								"description": "3rd conversion in regular sequence",
								"bitOffset": "10",
								"bitWidth": "5"
							},
							{
								"name": "SQ4",
								"description": "4th conversion in regular sequence",
								"bitOffset": "15",
								"bitWidth": "5"
							},
							{
								"name": "SQ5",
								"description": "5th conversion in regular sequence",
								"bitOffset": "20",
								"bitWidth": "5"
							},
							{
								"name": "SQ6",
								"description": "6th conversion in regular sequence",
								"bitOffset": "25",
								"bitWidth": "5"
							}
						]
					},
					{
						"name": "JSQR",
						"displayName": "JSQR",
						"description": "Injected sequence register",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JSQ1",
								"description": "1st conversion in injected sequence",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "JSQ2",
								"description": "2nd conversion in injected sequence",
								"bitOffset": "5",
								"bitWidth": "5"
							},
							{
								"name": "JSQ3",
								"description": "3rd conversion in injected sequence",
								"bitOffset": "10",
								"bitWidth": "5"
							},
							{
								"name": "JSQ4",
								"description": "4th conversion in injected sequence",
								"bitOffset": "15",
								"bitWidth": "5"
							},
							{
								"name": "JL",
								"description": "Injected sequence length",
								"bitOffset": "20",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "JDR1",
						"displayName": "JDR1",
						"description": "Injected data register x",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JDATA",
								"description": "Injected data",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "JDR2",
						"displayName": "JDR2",
						"description": "Injected data register x",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JDATA",
								"description": "Injected data",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "JDR3",
						"displayName": "JDR3",
						"description": "Injected data register x",
						"addressOffset": "0x44",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JDATA",
								"description": "Injected data",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "JDR4",
						"displayName": "JDR4",
						"description": "Injected data register x",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "JDATA",
								"description": "Injected data",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DR",
						"displayName": "DR",
						"description": "Regular data register",
						"addressOffset": "0x4C",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DATA",
								"description": "Regular data",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					}
				],
				"qemuGroupName": "ADC"
			},
			{
				"name": "ADC_Common",
				"description": "ADC common registers",
				"groupName": "ADC",
				"baseAddress": "0x40012300",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x100",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "FPU",
						"description": "FPU interrupt",
						"value": "81"
					}
				],
				"registers": [
					{
						"name": "CSR",
						"displayName": "CSR",
						"description": "ADC Common status register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AWD1",
								"description": "Analog watchdog flag of ADC 1",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EOC1",
								"description": "End of conversion of ADC 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "JEOC1",
								"description": "Injected channel end of conversion of ADC 1",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "JSTRT1",
								"description": "Injected channel Start flag of ADC 1",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "STRT1",
								"description": "Regular channel Start flag of ADC 1",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "OVR1",
								"description": "Overrun flag of ADC 1",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "AWD2",
								"description": "Analog watchdog flag of ADC 2",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "EOC2",
								"description": "End of conversion of ADC 2",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "JEOC2",
								"description": "Injected channel end of conversion of ADC 2",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "JSTRT2",
								"description": "Injected channel Start flag of ADC 2",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "STRT2",
								"description": "Regular channel Start flag of ADC 2",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "OVR2",
								"description": "Overrun flag of ADC 2",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "AWD3",
								"description": "Analog watchdog flag of ADC 3",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "EOC3",
								"description": "End of conversion of ADC 3",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "JEOC3",
								"description": "Injected channel end of conversion of ADC 3",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "JSTRT3",
								"description": "Injected channel Start flag of ADC 3",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "STRT3",
								"description": "Regular channel Start flag of ADC 3",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "OVR3",
								"description": "Overrun flag of ADC3",
								"bitOffset": "21",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCR",
						"displayName": "CCR",
						"description": "ADC common control register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DELAY",
								"description": "Delay between 2 sampling phases",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "DDS",
								"description": "DMA disable selection for multi-ADC mode",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "DMA",
								"description": "Direct memory access mode for multi ADC mode",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "ADCPRE",
								"description": "ADC prescaler",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "VBATE",
								"description": "VBAT enable",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "TSVREFE",
								"description": "Temperature sensor and VREFINT enable",
								"bitOffset": "23",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "CRC",
				"description": "Cryptographic processor",
				"groupName": "CRC",
				"baseAddress": "0x40023000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "DR",
						"displayName": "DR",
						"description": "Data register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0xFFFFFFFF",
						"fields": [
							{
								"name": "DR",
								"description": "Data Register",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "IDR",
						"displayName": "IDR",
						"description": "Independent Data register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "IDR",
								"description": "Independent Data register",
								"bitOffset": "0",
								"bitWidth": "8"
							}
						]
					},
					{
						"name": "CR",
						"displayName": "CR",
						"description": "Control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CR",
								"description": "Control regidter",
								"bitOffset": "0",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "DBG",
				"description": "Debug support",
				"groupName": "DBG",
				"baseAddress": "0xE0042000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "DBGMCU_IDCODE",
						"displayName": "DBGMCU_IDCODE",
						"description": "IDCODE",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x10006411",
						"fields": [
							{
								"name": "DEV_ID",
								"description": "DEV_ID",
								"bitOffset": "0",
								"bitWidth": "12"
							},
							{
								"name": "REV_ID",
								"description": "REV_ID",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DBGMCU_CR",
						"displayName": "DBGMCU_CR",
						"description": "Control Register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DBG_SLEEP",
								"description": "DBG_SLEEP",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DBG_STOP",
								"description": "DBG_STOP",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "DBG_STANDBY",
								"description": "DBG_STANDBY",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TRACE_IOEN",
								"description": "TRACE_IOEN",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TRACE_MODE",
								"description": "TRACE_MODE",
								"bitOffset": "6",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DBGMCU_APB1_FZ",
						"displayName": "DBGMCU_APB1_FZ",
						"description": "Debug MCU APB1 Freeze registe",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DBG_TIM2_STOP",
								"description": "DBG_TIM2_STOP",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DBG_TIM3_STOP",
								"description": "DBG_TIM3 _STOP",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "DBG_TIM4_STOP",
								"description": "DBG_TIM4_STOP",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "DBG_TIM5_STOP",
								"description": "DBG_TIM5_STOP",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "DBG_RTC_Stop",
								"description": "RTC stopped when Core is halted",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "DBG_WWDG_STOP",
								"description": "DBG_WWDG_STOP",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "DBG_IWDEG_STOP",
								"description": "DBG_IWDEG_STOP",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "DBG_I2C1_SMBUS_TIMEOUT",
								"description": "DBG_J2C1_SMBUS_TIMEOUT",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "DBG_I2C2_SMBUS_TIMEOUT",
								"description": "DBG_J2C2_SMBUS_TIMEOUT",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "DBG_I2C3SMBUS_TIMEOUT",
								"description": "DBG_J2C3SMBUS_TIMEOUT",
								"bitOffset": "23",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DBGMCU_APB2_FZ",
						"displayName": "DBGMCU_APB2_FZ",
						"description": "Debug MCU APB2 Freeze registe",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DBG_TIM1_STOP",
								"description": "TIM1 counter stopped when core is halted",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DBG_TIM9_STOP",
								"description": "TIM9 counter stopped when core is halted",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "DBG_TIM10_STOP",
								"description": "TIM10 counter stopped when core is halted",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "DBG_TIM11_STOP",
								"description": "TIM11 counter stopped when core is halted",
								"bitOffset": "18",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "DMA1",
				"derivedFrom": "DMA2",
				"baseAddress": "0x40026000",
				"interrupts": [
					{
						"name": "RTC_WKUP",
						"description": "RTC Wakeup interrupt through the EXTI line",
						"value": "3"
					},
					{
						"name": "RTC_Alarm",
						"description": "RTC Alarms (A and B) through EXTI line interrupt",
						"value": "41"
					}
				],
				"qemuGroupName": "DMA"
			},
			{
				"name": "DMA2",
				"description": "DMA controller",
				"groupName": "DMA",
				"baseAddress": "0x40026400",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "RCC",
						"description": "RCC global interrupt",
						"value": "5"
					}
				],
				"registers": [
					{
						"name": "LISR",
						"displayName": "LISR",
						"description": "Low interrupt status register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "FEIF0",
								"description": "Stream x FIFO error interrupt flag (x=3..0)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF0",
								"description": "Stream x direct mode error interrupt flag (x=3..0)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TEIF0",
								"description": "Stream x transfer error interrupt flag (x=3..0)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "HTIF0",
								"description": "Stream x half transfer interrupt flag (x=3..0)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TCIF0",
								"description": "Stream x transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "FEIF1",
								"description": "Stream x FIFO error interrupt flag (x=3..0)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF1",
								"description": "Stream x direct mode error interrupt flag (x=3..0)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "TEIF1",
								"description": "Stream x transfer error interrupt flag (x=3..0)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "HTIF1",
								"description": "Stream x half transfer interrupt flag (x=3..0)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "TCIF1",
								"description": "Stream x transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "FEIF2",
								"description": "Stream x FIFO error interrupt flag (x=3..0)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF2",
								"description": "Stream x direct mode error interrupt flag (x=3..0)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "TEIF2",
								"description": "Stream x transfer error interrupt flag (x=3..0)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "HTIF2",
								"description": "Stream x half transfer interrupt flag (x=3..0)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "TCIF2",
								"description": "Stream x transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "FEIF3",
								"description": "Stream x FIFO error interrupt flag (x=3..0)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF3",
								"description": "Stream x direct mode error interrupt flag (x=3..0)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "TEIF3",
								"description": "Stream x transfer error interrupt flag (x=3..0)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "HTIF3",
								"description": "Stream x half transfer interrupt flag (x=3..0)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "TCIF3",
								"description": "Stream x transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "27",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "HISR",
						"displayName": "HISR",
						"description": "High interrupt status register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "FEIF4",
								"description": "Stream x FIFO error interrupt flag (x=7..4)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF4",
								"description": "Stream x direct mode error interrupt flag (x=7..4)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TEIF4",
								"description": "Stream x transfer error interrupt flag (x=7..4)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "HTIF4",
								"description": "Stream x half transfer interrupt flag (x=7..4)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TCIF4",
								"description": "Stream x transfer complete interrupt flag (x=7..4)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "FEIF5",
								"description": "Stream x FIFO error interrupt flag (x=7..4)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF5",
								"description": "Stream x direct mode error interrupt flag (x=7..4)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "TEIF5",
								"description": "Stream x transfer error interrupt flag (x=7..4)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "HTIF5",
								"description": "Stream x half transfer interrupt flag (x=7..4)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "TCIF5",
								"description": "Stream x transfer complete interrupt flag (x=7..4)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "FEIF6",
								"description": "Stream x FIFO error interrupt flag (x=7..4)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF6",
								"description": "Stream x direct mode error interrupt flag (x=7..4)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "TEIF6",
								"description": "Stream x transfer error interrupt flag (x=7..4)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "HTIF6",
								"description": "Stream x half transfer interrupt flag (x=7..4)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "TCIF6",
								"description": "Stream x transfer complete interrupt flag (x=7..4)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "FEIF7",
								"description": "Stream x FIFO error interrupt flag (x=7..4)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "DMEIF7",
								"description": "Stream x direct mode error interrupt flag (x=7..4)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "TEIF7",
								"description": "Stream x transfer error interrupt flag (x=7..4)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "HTIF7",
								"description": "Stream x half transfer interrupt flag (x=7..4)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "TCIF7",
								"description": "Stream x transfer complete interrupt flag (x=7..4)",
								"bitOffset": "27",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "LIFCR",
						"displayName": "LIFCR",
						"description": "Low interrupt flag clear register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CFEIF0",
								"description": "Stream x clear FIFO error interrupt flag (x = 3..0)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF0",
								"description": "Stream x clear direct mode error interrupt flag (x = 3..0)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF0",
								"description": "Stream x clear transfer error interrupt flag (x = 3..0)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF0",
								"description": "Stream x clear half transfer interrupt flag (x = 3..0)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF0",
								"description": "Stream x clear transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CFEIF1",
								"description": "Stream x clear FIFO error interrupt flag (x = 3..0)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF1",
								"description": "Stream x clear direct mode error interrupt flag (x = 3..0)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF1",
								"description": "Stream x clear transfer error interrupt flag (x = 3..0)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF1",
								"description": "Stream x clear half transfer interrupt flag (x = 3..0)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF1",
								"description": "Stream x clear transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CFEIF2",
								"description": "Stream x clear FIFO error interrupt flag (x = 3..0)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF2",
								"description": "Stream x clear direct mode error interrupt flag (x = 3..0)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF2",
								"description": "Stream x clear transfer error interrupt flag (x = 3..0)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF2",
								"description": "Stream x clear half transfer interrupt flag (x = 3..0)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF2",
								"description": "Stream x clear transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "CFEIF3",
								"description": "Stream x clear FIFO error interrupt flag (x = 3..0)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF3",
								"description": "Stream x clear direct mode error interrupt flag (x = 3..0)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF3",
								"description": "Stream x clear transfer error interrupt flag (x = 3..0)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF3",
								"description": "Stream x clear half transfer interrupt flag (x = 3..0)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF3",
								"description": "Stream x clear transfer complete interrupt flag (x = 3..0)",
								"bitOffset": "27",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "HIFCR",
						"displayName": "HIFCR",
						"description": "High interrupt flag clear register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CFEIF4",
								"description": "Stream x clear FIFO error interrupt flag (x = 7..4)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF4",
								"description": "Stream x clear direct mode error interrupt flag (x = 7..4)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF4",
								"description": "Stream x clear transfer error interrupt flag (x = 7..4)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF4",
								"description": "Stream x clear half transfer interrupt flag (x = 7..4)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF4",
								"description": "Stream x clear transfer complete interrupt flag (x = 7..4)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CFEIF5",
								"description": "Stream x clear FIFO error interrupt flag (x = 7..4)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF5",
								"description": "Stream x clear direct mode error interrupt flag (x = 7..4)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF5",
								"description": "Stream x clear transfer error interrupt flag (x = 7..4)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF5",
								"description": "Stream x clear half transfer interrupt flag (x = 7..4)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF5",
								"description": "Stream x clear transfer complete interrupt flag (x = 7..4)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CFEIF6",
								"description": "Stream x clear FIFO error interrupt flag (x = 7..4)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF6",
								"description": "Stream x clear direct mode error interrupt flag (x = 7..4)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF6",
								"description": "Stream x clear transfer error interrupt flag (x = 7..4)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF6",
								"description": "Stream x clear half transfer interrupt flag (x = 7..4)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF6",
								"description": "Stream x clear transfer complete interrupt flag (x = 7..4)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "CFEIF7",
								"description": "Stream x clear FIFO error interrupt flag (x = 7..4)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "CDMEIF7",
								"description": "Stream x clear direct mode error interrupt flag (x = 7..4)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "CTEIF7",
								"description": "Stream x clear transfer error interrupt flag (x = 7..4)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "CHTIF7",
								"description": "Stream x clear half transfer interrupt flag (x = 7..4)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "CTCIF7",
								"description": "Stream x clear transfer complete interrupt flag (x = 7..4)",
								"bitOffset": "27",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "S0CR",
						"displayName": "S0CR",
						"description": "Stream x configuration register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S0NDTR",
						"displayName": "S0NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S0PAR",
						"displayName": "S0PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S0M0AR",
						"displayName": "S0M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S0M1AR",
						"displayName": "S0M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S0FCR",
						"displayName": "S0FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0x24",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S1CR",
						"displayName": "S1CR",
						"description": "Stream x configuration register",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S1NDTR",
						"displayName": "S1NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S1PAR",
						"displayName": "S1PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0x30",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S1M0AR",
						"displayName": "S1M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S1M1AR",
						"displayName": "S1M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S1FCR",
						"displayName": "S1FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0x3C",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S2CR",
						"displayName": "S2CR",
						"description": "Stream x configuration register",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S2NDTR",
						"displayName": "S2NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0x44",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S2PAR",
						"displayName": "S2PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S2M0AR",
						"displayName": "S2M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0x4C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S2M1AR",
						"displayName": "S2M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0x50",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S2FCR",
						"displayName": "S2FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0x54",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S3CR",
						"displayName": "S3CR",
						"description": "Stream x configuration register",
						"addressOffset": "0x58",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S3NDTR",
						"displayName": "S3NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0x5C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S3PAR",
						"displayName": "S3PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0x60",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S3M0AR",
						"displayName": "S3M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0x64",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S3M1AR",
						"displayName": "S3M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0x68",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S3FCR",
						"displayName": "S3FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0x6C",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S4CR",
						"displayName": "S4CR",
						"description": "Stream x configuration register",
						"addressOffset": "0x70",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S4NDTR",
						"displayName": "S4NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0x74",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S4PAR",
						"displayName": "S4PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0x78",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S4M0AR",
						"displayName": "S4M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0x7C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S4M1AR",
						"displayName": "S4M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0x80",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S4FCR",
						"displayName": "S4FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0x84",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S5CR",
						"displayName": "S5CR",
						"description": "Stream x configuration register",
						"addressOffset": "0x88",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S5NDTR",
						"displayName": "S5NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0x8C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S5PAR",
						"displayName": "S5PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0x90",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S5M0AR",
						"displayName": "S5M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0x94",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S5M1AR",
						"displayName": "S5M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0x98",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S5FCR",
						"displayName": "S5FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0x9C",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S6CR",
						"displayName": "S6CR",
						"description": "Stream x configuration register",
						"addressOffset": "0xA0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S6NDTR",
						"displayName": "S6NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0xA4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S6PAR",
						"displayName": "S6PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0xA8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S6M0AR",
						"displayName": "S6M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0xAC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S6M1AR",
						"displayName": "S6M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0xB0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S6FCR",
						"displayName": "S6FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0xB4",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "S7CR",
						"displayName": "S7CR",
						"description": "Stream x configuration register",
						"addressOffset": "0xB8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EN",
								"description": "Stream enable / flag stream ready when read low",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DMEIE",
								"description": "Direct mode error interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TEIE",
								"description": "Transfer error interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HTIE",
								"description": "Half transfer interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transfer complete interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PFCTRL",
								"description": "Peripheral flow controller",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Data transfer direction",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "CIRC",
								"description": "Circular mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PINC",
								"description": "Peripheral increment mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MINC",
								"description": "Memory increment mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PSIZE",
								"description": "Peripheral data size",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "MSIZE",
								"description": "Memory data size",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "PINCOS",
								"description": "Peripheral increment offset size",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PL",
								"description": "Priority level",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "DBM",
								"description": "Double buffer mode",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "CT",
								"description": "Current target (only in double buffer mode)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PBURST",
								"description": "Peripheral burst transfer configuration",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "MBURST",
								"description": "Memory burst transfer configuration",
								"bitOffset": "23",
								"bitWidth": "2"
							},
							{
								"name": "CHSEL",
								"description": "Channel selection",
								"bitOffset": "25",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "S7NDTR",
						"displayName": "S7NDTR",
						"description": "Stream x number of data register",
						"addressOffset": "0xBC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "NDT",
								"description": "Number of data items to transfer",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "S7PAR",
						"displayName": "S7PAR",
						"description": "Stream x peripheral address register",
						"addressOffset": "0xC0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PA",
								"description": "Peripheral address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S7M0AR",
						"displayName": "S7M0AR",
						"description": "Stream x memory 0 address register",
						"addressOffset": "0xC4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M0A",
								"description": "Memory 0 address",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S7M1AR",
						"displayName": "S7M1AR",
						"description": "Stream x memory 1 address register",
						"addressOffset": "0xC8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "M1A",
								"description": "Memory 1 address (used in case of Double buffer mode)",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "S7FCR",
						"displayName": "S7FCR",
						"description": "Stream x FIFO control register",
						"addressOffset": "0xCC",
						"size": "0x20",
						"resetValue": "0x00000021",
						"fields": [
							{
								"name": "FTH",
								"description": "FIFO threshold selection",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "DMDIS",
								"description": "Direct mode disable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FS",
								"description": "FIFO status",
								"bitOffset": "3",
								"bitWidth": "3",
								"access": "read-only"
							},
							{
								"name": "FEIE",
								"description": "FIFO error interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					}
				],
				"qemuGroupName": "DMA"
			},
			{
				"name": "EXTI",
				"description": "External interrupt/event controller",
				"groupName": "EXTI",
				"baseAddress": "0x40013C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "TAMP_STAMP",
						"description": "Tamper and TimeStamp interrupts through the EXTI line",
						"value": "2"
					},
					{
						"name": "EXTI0",
						"description": "EXTI Line0 interrupt",
						"value": "6"
					},
					{
						"name": "EXTI1",
						"description": "EXTI Line1 interrupt",
						"value": "7"
					},
					{
						"name": "EXTI2",
						"description": "EXTI Line2 interrupt",
						"value": "8"
					},
					{
						"name": "EXTI3",
						"description": "EXTI Line3 interrupt",
						"value": "9"
					},
					{
						"name": "EXTI4",
						"description": "EXTI Line4 interrupt",
						"value": "10"
					},
					{
						"name": "EXTI9_5",
						"description": "EXTI Line[9:5] interrupts",
						"value": "23"
					},
					{
						"name": "EXTI15_10",
						"description": "EXTI Line[15:10] interrupts",
						"value": "40"
					}
				],
				"registers": [
					{
						"name": "IMR",
						"displayName": "IMR",
						"description": "Interrupt mask register (EXTI_IMR)",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MR0",
								"description": "Interrupt Mask on line 0",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "MR1",
								"description": "Interrupt Mask on line 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "MR2",
								"description": "Interrupt Mask on line 2",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "MR3",
								"description": "Interrupt Mask on line 3",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "MR4",
								"description": "Interrupt Mask on line 4",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "MR5",
								"description": "Interrupt Mask on line 5",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "MR6",
								"description": "Interrupt Mask on line 6",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "MR7",
								"description": "Interrupt Mask on line 7",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "MR8",
								"description": "Interrupt Mask on line 8",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "MR9",
								"description": "Interrupt Mask on line 9",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MR10",
								"description": "Interrupt Mask on line 10",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "MR11",
								"description": "Interrupt Mask on line 11",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "MR12",
								"description": "Interrupt Mask on line 12",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "MR13",
								"description": "Interrupt Mask on line 13",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "MR14",
								"description": "Interrupt Mask on line 14",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "MR15",
								"description": "Interrupt Mask on line 15",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "MR16",
								"description": "Interrupt Mask on line 16",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "MR17",
								"description": "Interrupt Mask on line 17",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "MR18",
								"description": "Interrupt Mask on line 18",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "MR19",
								"description": "Interrupt Mask on line 19",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "MR20",
								"description": "Interrupt Mask on line 20",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "MR21",
								"description": "Interrupt Mask on line 21",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "MR22",
								"description": "Interrupt Mask on line 22",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EMR",
						"displayName": "EMR",
						"description": "Event mask register (EXTI_EMR)",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MR0",
								"description": "Event Mask on line 0",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "MR1",
								"description": "Event Mask on line 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "MR2",
								"description": "Event Mask on line 2",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "MR3",
								"description": "Event Mask on line 3",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "MR4",
								"description": "Event Mask on line 4",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "MR5",
								"description": "Event Mask on line 5",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "MR6",
								"description": "Event Mask on line 6",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "MR7",
								"description": "Event Mask on line 7",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "MR8",
								"description": "Event Mask on line 8",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "MR9",
								"description": "Event Mask on line 9",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "MR10",
								"description": "Event Mask on line 10",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "MR11",
								"description": "Event Mask on line 11",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "MR12",
								"description": "Event Mask on line 12",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "MR13",
								"description": "Event Mask on line 13",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "MR14",
								"description": "Event Mask on line 14",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "MR15",
								"description": "Event Mask on line 15",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "MR16",
								"description": "Event Mask on line 16",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "MR17",
								"description": "Event Mask on line 17",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "MR18",
								"description": "Event Mask on line 18",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "MR19",
								"description": "Event Mask on line 19",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "MR20",
								"description": "Event Mask on line 20",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "MR21",
								"description": "Event Mask on line 21",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "MR22",
								"description": "Event Mask on line 22",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "RTSR",
						"displayName": "RTSR",
						"description": "Rising Trigger selection register (EXTI_RTSR)",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TR0",
								"description": "Rising trigger event configuration of line 0",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TR1",
								"description": "Rising trigger event configuration of line 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TR2",
								"description": "Rising trigger event configuration of line 2",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TR3",
								"description": "Rising trigger event configuration of line 3",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TR4",
								"description": "Rising trigger event configuration of line 4",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TR5",
								"description": "Rising trigger event configuration of line 5",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TR6",
								"description": "Rising trigger event configuration of line 6",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TR7",
								"description": "Rising trigger event configuration of line 7",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "TR8",
								"description": "Rising trigger event configuration of line 8",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "TR9",
								"description": "Rising trigger event configuration of line 9",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "TR10",
								"description": "Rising trigger event configuration of line 10",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "TR11",
								"description": "Rising trigger event configuration of line 11",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "TR12",
								"description": "Rising trigger event configuration of line 12",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "TR13",
								"description": "Rising trigger event configuration of line 13",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "TR14",
								"description": "Rising trigger event configuration of line 14",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "TR15",
								"description": "Rising trigger event configuration of line 15",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "TR16",
								"description": "Rising trigger event configuration of line 16",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "TR17",
								"description": "Rising trigger event configuration of line 17",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TR18",
								"description": "Rising trigger event configuration of line 18",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "TR19",
								"description": "Rising trigger event configuration of line 19",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "TR20",
								"description": "Rising trigger event configuration of line 20",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "TR21",
								"description": "Rising trigger event configuration of line 21",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "TR22",
								"description": "Rising trigger event configuration of line 22",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FTSR",
						"displayName": "FTSR",
						"description": "Falling Trigger selection register (EXTI_FTSR)",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TR0",
								"description": "Falling trigger event configuration of line 0",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TR1",
								"description": "Falling trigger event configuration of line 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TR2",
								"description": "Falling trigger event configuration of line 2",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TR3",
								"description": "Falling trigger event configuration of line 3",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TR4",
								"description": "Falling trigger event configuration of line 4",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TR5",
								"description": "Falling trigger event configuration of line 5",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TR6",
								"description": "Falling trigger event configuration of line 6",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TR7",
								"description": "Falling trigger event configuration of line 7",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "TR8",
								"description": "Falling trigger event configuration of line 8",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "TR9",
								"description": "Falling trigger event configuration of line 9",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "TR10",
								"description": "Falling trigger event configuration of line 10",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "TR11",
								"description": "Falling trigger event configuration of line 11",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "TR12",
								"description": "Falling trigger event configuration of line 12",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "TR13",
								"description": "Falling trigger event configuration of line 13",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "TR14",
								"description": "Falling trigger event configuration of line 14",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "TR15",
								"description": "Falling trigger event configuration of line 15",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "TR16",
								"description": "Falling trigger event configuration of line 16",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "TR17",
								"description": "Falling trigger event configuration of line 17",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TR18",
								"description": "Falling trigger event configuration of line 18",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "TR19",
								"description": "Falling trigger event configuration of line 19",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "TR20",
								"description": "Falling trigger event configuration of line 20",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "TR21",
								"description": "Falling trigger event configuration of line 21",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "TR22",
								"description": "Falling trigger event configuration of line 22",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SWIER",
						"displayName": "SWIER",
						"description": "Software interrupt event register (EXTI_SWIER)",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SWIER0",
								"description": "Software Interrupt on line 0",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "SWIER1",
								"description": "Software Interrupt on line 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "SWIER2",
								"description": "Software Interrupt on line 2",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "SWIER3",
								"description": "Software Interrupt on line 3",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "SWIER4",
								"description": "Software Interrupt on line 4",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "SWIER5",
								"description": "Software Interrupt on line 5",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "SWIER6",
								"description": "Software Interrupt on line 6",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "SWIER7",
								"description": "Software Interrupt on line 7",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "SWIER8",
								"description": "Software Interrupt on line 8",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "SWIER9",
								"description": "Software Interrupt on line 9",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "SWIER10",
								"description": "Software Interrupt on line 10",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "SWIER11",
								"description": "Software Interrupt on line 11",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SWIER12",
								"description": "Software Interrupt on line 12",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "SWIER13",
								"description": "Software Interrupt on line 13",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "SWIER14",
								"description": "Software Interrupt on line 14",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "SWIER15",
								"description": "Software Interrupt on line 15",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "SWIER16",
								"description": "Software Interrupt on line 16",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "SWIER17",
								"description": "Software Interrupt on line 17",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "SWIER18",
								"description": "Software Interrupt on line 18",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "SWIER19",
								"description": "Software Interrupt on line 19",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "SWIER20",
								"description": "Software Interrupt on line 20",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "SWIER21",
								"description": "Software Interrupt on line 21",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "SWIER22",
								"description": "Software Interrupt on line 22",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "PR",
						"displayName": "PR",
						"description": "Pending register (EXTI_PR)",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PR0",
								"description": "Pending bit 0",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "PR1",
								"description": "Pending bit 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "PR2",
								"description": "Pending bit 2",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "PR3",
								"description": "Pending bit 3",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "PR4",
								"description": "Pending bit 4",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PR5",
								"description": "Pending bit 5",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "PR6",
								"description": "Pending bit 6",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "PR7",
								"description": "Pending bit 7",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "PR8",
								"description": "Pending bit 8",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PR9",
								"description": "Pending bit 9",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "PR10",
								"description": "Pending bit 10",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "PR11",
								"description": "Pending bit 11",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "PR12",
								"description": "Pending bit 12",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "PR13",
								"description": "Pending bit 13",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "PR14",
								"description": "Pending bit 14",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "PR15",
								"description": "Pending bit 15",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "PR16",
								"description": "Pending bit 16",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "PR17",
								"description": "Pending bit 17",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "PR18",
								"description": "Pending bit 18",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "PR19",
								"description": "Pending bit 19",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "PR20",
								"description": "Pending bit 20",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "PR21",
								"description": "Pending bit 21",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "PR22",
								"description": "Pending bit 22",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "FLASH",
				"description": "FLASH",
				"groupName": "FLASH",
				"baseAddress": "0x40023C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "FLASH",
						"description": "FLASH global interrupt",
						"value": "4"
					}
				],
				"registers": [
					{
						"name": "ACR",
						"displayName": "ACR",
						"description": "Flash access control register",
						"addressOffset": "0x0",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LATENCY",
								"description": "Latency",
								"bitOffset": "0",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "PRFTEN",
								"description": "Prefetch enable",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ICEN",
								"description": "Instruction cache enable",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "DCEN",
								"description": "Data cache enable",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ICRST",
								"description": "Instruction cache reset",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "DCRST",
								"description": "Data cache reset",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "KEYR",
						"displayName": "KEYR",
						"description": "Flash key register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "KEY",
								"description": "FPEC key",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "OPTKEYR",
						"displayName": "OPTKEYR",
						"description": "Flash option key register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OPTKEY",
								"description": "Option byte key",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0xC",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EOP",
								"description": "End of operation",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "OPERR",
								"description": "Operation error",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "WRPERR",
								"description": "Write protection error",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PGAERR",
								"description": "Programming alignment error",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PGPERR",
								"description": "Programming parallelism error",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PGSERR",
								"description": "Programming sequence error",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "BSY",
								"description": "Busy",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "CR",
						"displayName": "CR",
						"description": "Control register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x80000000",
						"fields": [
							{
								"name": "PG",
								"description": "Programming",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "SER",
								"description": "Sector Erase",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "MER",
								"description": "Mass Erase",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "SNB",
								"description": "Sector number",
								"bitOffset": "3",
								"bitWidth": "4"
							},
							{
								"name": "PSIZE",
								"description": "Program size",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "STRT",
								"description": "Start",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "EOPIE",
								"description": "End of operation interrupt enable",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "ERRIE",
								"description": "Error interrupt enable",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "LOCK",
								"description": "Lock",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "OPTCR",
						"displayName": "OPTCR",
						"description": "Flash option control register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000014",
						"fields": [
							{
								"name": "OPTLOCK",
								"description": "Option lock",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "OPTSTRT",
								"description": "Option start",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "BOR_LEV",
								"description": "BOR reset Level",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "WDG_SW",
								"description": "WDG_SW User option bytes",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "nRST_STOP",
								"description": "NRST_STOP User option bytes",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "nRST_STDBY",
								"description": "NRST_STDBY User option bytes",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "RDP",
								"description": "Read protect",
								"bitOffset": "8",
								"bitWidth": "8"
							},
							{
								"name": "nWRP",
								"description": "Not write protect",
								"bitOffset": "16",
								"bitWidth": "12"
							}
						]
					}
				]
			},
			{
				"name": "GPIOA",
				"description": "General-purpose I/Os",
				"groupName": "GPIO",
				"baseAddress": "0x40020000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "TIM2",
						"description": "TIM2 global interrupt",
						"value": "28"
					}
				],
				"registers": [
					{
						"name": "MODER",
						"displayName": "MODER",
						"description": "GPIO port mode register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0xA8000000",
						"fields": [
							{
								"name": "MODER0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "MODER1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "MODER2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "MODER3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "MODER4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "MODER5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "MODER6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "MODER7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "MODER8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "MODER9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MODER10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "MODER11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "MODER12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "MODER13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "MODER14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "MODER15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "OTYPER",
						"displayName": "OTYPER",
						"description": "GPIO port output type register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OT0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "OT1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "OT2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OT3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OT4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "OT5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "OT6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "OT7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "OT8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "OT9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "OT10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OT11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OT12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "OT13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "OT14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "OT15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "OSPEEDR",
						"displayName": "OSPEEDR",
						"description": "GPIO port output speed register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OSPEEDR0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "PUPDR",
						"displayName": "PUPDR",
						"description": "GPIO port pull-up/pull-down register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x64000000",
						"fields": [
							{
								"name": "PUPDR0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "IDR",
						"displayName": "IDR",
						"description": "GPIO port input data register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "IDR0",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "IDR1",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "IDR2",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "IDR3",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "IDR4",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "IDR5",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "IDR6",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "IDR7",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "IDR8",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "IDR9",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "IDR10",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "IDR11",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "IDR12",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "IDR13",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "IDR14",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "IDR15",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ODR",
						"displayName": "ODR",
						"description": "GPIO port output data register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ODR0",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "ODR1",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "ODR2",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "ODR3",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "ODR4",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ODR5",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ODR6",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "ODR7",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ODR8",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "ODR9",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "ODR10",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "ODR11",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "ODR12",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "ODR13",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "ODR14",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ODR15",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "BSRR",
						"displayName": "BSRR",
						"description": "GPIO port bit set/reset register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BS0",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "BS1",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "BS2",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "BS3",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "BS4",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "BS5",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "BS6",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "BS7",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BS8",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "BS9",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "BS10",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "BS11",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "BS12",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "BS13",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "BS14",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "BS15",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "BR0",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "BR1",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "BR2",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "BR3",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "BR4",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "BR5",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "BR6",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "BR7",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "BR8",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "BR9",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "BR10",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "BR11",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "27",
								"bitWidth": "1"
							},
							{
								"name": "BR12",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "1"
							},
							{
								"name": "BR13",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "BR14",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "BR15",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "LCKR",
						"displayName": "LCKR",
						"description": "GPIO port configuration lock register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LCK0",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "LCK1",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "LCK2",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "LCK3",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "LCK4",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "LCK5",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "LCK6",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "LCK7",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "LCK8",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "LCK9",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "LCK10",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "LCK11",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "LCK12",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "LCK13",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "LCK14",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "LCK15",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LCKK",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "16",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AFRL",
						"displayName": "AFRL",
						"description": "GPIO alternate function low register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AFRL0",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "AFRL1",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "AFRL2",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "AFRL3",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "12",
								"bitWidth": "4"
							},
							{
								"name": "AFRL4",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "AFRL5",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "20",
								"bitWidth": "4"
							},
							{
								"name": "AFRL6",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "AFRL7",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "28",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "AFRH",
						"displayName": "AFRH",
						"description": "GPIO alternate function high register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AFRH8",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "AFRH9",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "AFRH10",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "AFRH11",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "12",
								"bitWidth": "4"
							},
							{
								"name": "AFRH12",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "AFRH13",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "20",
								"bitWidth": "4"
							},
							{
								"name": "AFRH14",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "AFRH15",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "28",
								"bitWidth": "4"
							}
						]
					}
				],
				"qemuGroupName": "GPIO"
			},
			{
				"name": "GPIOB",
				"description": "General-purpose I/Os",
				"groupName": "GPIO",
				"baseAddress": "0x40020400",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "TIM1_TRG_COM_TIM11",
						"description": "TIM1 Trigger and Commutation interrupts and TIM11 global interrupt",
						"value": "26"
					}
				],
				"registers": [
					{
						"name": "MODER",
						"displayName": "MODER",
						"description": "GPIO port mode register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000280",
						"fields": [
							{
								"name": "MODER0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "MODER1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "MODER2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "MODER3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "MODER4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "MODER5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "MODER6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "MODER7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "MODER8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "MODER9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MODER10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "MODER11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "MODER12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "MODER13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "MODER14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "MODER15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "OTYPER",
						"displayName": "OTYPER",
						"description": "GPIO port output type register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OT0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "OT1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "OT2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OT3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OT4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "OT5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "OT6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "OT7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "OT8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "OT9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "OT10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OT11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OT12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "OT13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "OT14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "OT15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "OSPEEDR",
						"displayName": "OSPEEDR",
						"description": "GPIO port output speed register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x000000C0",
						"fields": [
							{
								"name": "OSPEEDR0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "PUPDR",
						"displayName": "PUPDR",
						"description": "GPIO port pull-up/pull-down register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000100",
						"fields": [
							{
								"name": "PUPDR0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "IDR",
						"displayName": "IDR",
						"description": "GPIO port input data register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "IDR0",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "IDR1",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "IDR2",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "IDR3",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "IDR4",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "IDR5",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "IDR6",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "IDR7",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "IDR8",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "IDR9",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "IDR10",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "IDR11",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "IDR12",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "IDR13",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "IDR14",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "IDR15",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ODR",
						"displayName": "ODR",
						"description": "GPIO port output data register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ODR0",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "ODR1",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "ODR2",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "ODR3",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "ODR4",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ODR5",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ODR6",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "ODR7",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ODR8",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "ODR9",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "ODR10",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "ODR11",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "ODR12",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "ODR13",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "ODR14",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ODR15",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "BSRR",
						"displayName": "BSRR",
						"description": "GPIO port bit set/reset register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BS0",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "BS1",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "BS2",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "BS3",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "BS4",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "BS5",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "BS6",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "BS7",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BS8",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "BS9",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "BS10",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "BS11",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "BS12",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "BS13",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "BS14",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "BS15",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "BR0",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "BR1",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "BR2",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "BR3",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "BR4",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "BR5",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "BR6",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "BR7",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "BR8",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "BR9",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "BR10",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "BR11",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "27",
								"bitWidth": "1"
							},
							{
								"name": "BR12",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "1"
							},
							{
								"name": "BR13",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "BR14",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "BR15",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "LCKR",
						"displayName": "LCKR",
						"description": "GPIO port configuration lock register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LCK0",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "LCK1",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "LCK2",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "LCK3",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "LCK4",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "LCK5",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "LCK6",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "LCK7",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "LCK8",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "LCK9",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "LCK10",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "LCK11",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "LCK12",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "LCK13",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "LCK14",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "LCK15",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LCKK",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "16",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AFRL",
						"displayName": "AFRL",
						"description": "GPIO alternate function low register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AFRL0",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "AFRL1",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "AFRL2",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "AFRL3",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "12",
								"bitWidth": "4"
							},
							{
								"name": "AFRL4",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "AFRL5",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "20",
								"bitWidth": "4"
							},
							{
								"name": "AFRL6",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "AFRL7",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "28",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "AFRH",
						"displayName": "AFRH",
						"description": "GPIO alternate function high register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AFRH8",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "AFRH9",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "AFRH10",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "AFRH11",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "12",
								"bitWidth": "4"
							},
							{
								"name": "AFRH12",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "AFRH13",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "20",
								"bitWidth": "4"
							},
							{
								"name": "AFRH14",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "AFRH15",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "28",
								"bitWidth": "4"
							}
						]
					}
				],
				"qemuGroupName": "GPIO"
			},
			{
				"name": "GPIOC",
				"derivedFrom": "GPIOH",
				"baseAddress": "0x40020800",
				"interrupts": [
					{
						"name": "TIM1_UP_TIM10",
						"description": "TIM1 Update interrupt and TIM10 global interrupt",
						"value": "25"
					}
				],
				"qemuGroupName": "GPIO"
			},
			{
				"name": "GPIOD",
				"derivedFrom": "GPIOH",
				"baseAddress": "0X40020C00",
				"interrupts": [
					{
						"name": "TIM1_BRK_TIM9",
						"description": "TIM1 Break interrupt and TIM9 global interrupt",
						"value": "24"
					},
					{
						"name": "TIM1_UP_TIM10",
						"description": "TIM1 Update interrupt and TIM10 global interrupt",
						"value": "25"
					},
					{
						"name": "TIM1_TRG_COM_TIM11",
						"description": "TIM1 Trigger and Commutation interrupts and TIM11 global interrupt",
						"value": "26"
					},
					{
						"name": "TIM1_CC",
						"description": "TIM1 Capture Compare interrupt",
						"value": "27"
					}
				],
				"qemuGroupName": "GPIO"
			},
			{
				"name": "GPIOE",
				"derivedFrom": "GPIOH",
				"baseAddress": "0x40021000",
				"qemuGroupName": "GPIO"
			},
			{
				"name": "GPIOH",
				"description": "General-purpose I/Os",
				"groupName": "GPIO",
				"baseAddress": "0x40021C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "SDIO",
						"description": "SDIO global interrupt",
						"value": "49"
					}
				],
				"registers": [
					{
						"name": "MODER",
						"displayName": "MODER",
						"description": "GPIO port mode register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MODER0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "MODER1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "MODER2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "MODER3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "MODER4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "MODER5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "MODER6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "MODER7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "MODER8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "MODER9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MODER10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "MODER11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "MODER12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "MODER13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "MODER14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "MODER15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "OTYPER",
						"displayName": "OTYPER",
						"description": "GPIO port output type register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OT0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "OT1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "OT2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OT3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OT4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "OT5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "OT6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "OT7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "OT8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "OT9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "OT10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OT11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OT12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "OT13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "OT14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "OT15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "OSPEEDR",
						"displayName": "OSPEEDR",
						"description": "GPIO port output speed register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OSPEEDR0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "OSPEEDR15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "PUPDR",
						"displayName": "PUPDR",
						"description": "GPIO port pull-up/pull-down register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PUPDR0",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR1",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR2",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR3",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR4",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR5",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR6",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR7",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR8",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR9",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR10",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR11",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR12",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR13",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR14",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "PUPDR15",
								"description": "Port x configuration bits (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "IDR",
						"displayName": "IDR",
						"description": "GPIO port input data register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "IDR0",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "IDR1",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "IDR2",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "IDR3",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "IDR4",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "IDR5",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "IDR6",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "IDR7",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "IDR8",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "IDR9",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "IDR10",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "IDR11",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "IDR12",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "IDR13",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "IDR14",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "IDR15",
								"description": "Port input data (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ODR",
						"displayName": "ODR",
						"description": "GPIO port output data register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ODR0",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "ODR1",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "ODR2",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "ODR3",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "ODR4",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ODR5",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ODR6",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "ODR7",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ODR8",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "ODR9",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "ODR10",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "ODR11",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "ODR12",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "ODR13",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "ODR14",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ODR15",
								"description": "Port output data (y = 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "BSRR",
						"displayName": "BSRR",
						"description": "GPIO port bit set/reset register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BS0",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "BS1",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "BS2",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "BS3",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "BS4",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "BS5",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "BS6",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "BS7",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BS8",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "BS9",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "BS10",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "BS11",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "BS12",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "BS13",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "BS14",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "BS15",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "BR0",
								"description": "Port x set bit y (y= 0..15)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "BR1",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "BR2",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "BR3",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "BR4",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "BR5",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "BR6",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "BR7",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "BR8",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "24",
								"bitWidth": "1"
							},
							{
								"name": "BR9",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "25",
								"bitWidth": "1"
							},
							{
								"name": "BR10",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "26",
								"bitWidth": "1"
							},
							{
								"name": "BR11",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "27",
								"bitWidth": "1"
							},
							{
								"name": "BR12",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "28",
								"bitWidth": "1"
							},
							{
								"name": "BR13",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "BR14",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "BR15",
								"description": "Port x reset bit y (y = 0..15)",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "LCKR",
						"displayName": "LCKR",
						"description": "GPIO port configuration lock register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LCK0",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "LCK1",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "LCK2",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "LCK3",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "LCK4",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "LCK5",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "LCK6",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "LCK7",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "LCK8",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "LCK9",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "LCK10",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "LCK11",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "LCK12",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "LCK13",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "LCK14",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "LCK15",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LCKK",
								"description": "Port x lock bit y (y= 0..15)",
								"bitOffset": "16",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AFRL",
						"displayName": "AFRL",
						"description": "GPIO alternate function low register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AFRL0",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "AFRL1",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "AFRL2",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "AFRL3",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "12",
								"bitWidth": "4"
							},
							{
								"name": "AFRL4",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "AFRL5",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "20",
								"bitWidth": "4"
							},
							{
								"name": "AFRL6",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "AFRL7",
								"description": "Alternate function selection for port x bit y (y = 0..7)",
								"bitOffset": "28",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "AFRH",
						"displayName": "AFRH",
						"description": "GPIO alternate function high register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "AFRH8",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "AFRH9",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "AFRH10",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "AFRH11",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "12",
								"bitWidth": "4"
							},
							{
								"name": "AFRH12",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "AFRH13",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "20",
								"bitWidth": "4"
							},
							{
								"name": "AFRH14",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "AFRH15",
								"description": "Alternate function selection for port x bit y (y = 8..15)",
								"bitOffset": "28",
								"bitWidth": "4"
							}
						]
					}
				],
				"qemuGroupName": "GPIO"
			},
			{
				"name": "I2C1",
				"derivedFrom": "I2C3",
				"baseAddress": "0x40005400",
				"interrupts": [
					{
						"name": "I2C2_EV",
						"description": "I2C2 event interrupt",
						"value": "33"
					},
					{
						"name": "I2C2_ER",
						"description": "I2C2 error interrupt",
						"value": "34"
					}
				],
				"qemuGroupName": "I2C"
			},
			{
				"name": "I2C2",
				"derivedFrom": "I2C3",
				"baseAddress": "0x40005800",
				"interrupts": [
					{
						"name": "I2C3_EV",
						"description": "I2C3 event interrupt",
						"value": "72"
					},
					{
						"name": "I2C3_ER",
						"description": "I2C3 error interrupt",
						"value": "73"
					}
				],
				"qemuGroupName": "I2C"
			},
			{
				"name": "I2C3",
				"description": "Inter-integrated circuit",
				"groupName": "I2C",
				"baseAddress": "0x40005C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "TIM3",
						"description": "TIM3 global interrupt",
						"value": "29"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PE",
								"description": "Peripheral enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "SMBUS",
								"description": "SMBus mode",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "SMBTYPE",
								"description": "SMBus type",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "ENARP",
								"description": "ARP enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ENPEC",
								"description": "PEC enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ENGC",
								"description": "General call enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "NOSTRETCH",
								"description": "Clock stretching disable (Slave mode)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "START",
								"description": "Start generation",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "STOP",
								"description": "Stop generation",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "Acknowledge enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "POS",
								"description": "Acknowledge/PEC Position (for data reception)",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "PEC",
								"description": "Packet error checking",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "ALERT",
								"description": "SMBus alert",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "SWRST",
								"description": "Software reset",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "FREQ",
								"description": "Peripheral clock frequency",
								"bitOffset": "0",
								"bitWidth": "6"
							},
							{
								"name": "ITERREN",
								"description": "Error interrupt enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "ITEVTEN",
								"description": "Event interrupt enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "ITBUFEN",
								"description": "Buffer interrupt enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "DMAEN",
								"description": "DMA requests enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "LAST",
								"description": "DMA last transfer",
								"bitOffset": "12",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "OAR1",
						"displayName": "OAR1",
						"description": "Own address register 1",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "ADD0",
								"description": "Interface address",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "ADD7",
								"description": "Interface address",
								"bitOffset": "1",
								"bitWidth": "7"
							},
							{
								"name": "ADD10",
								"description": "Interface address",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "ADDMODE",
								"description": "Addressing mode (slave mode)",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "OAR2",
						"displayName": "OAR2",
						"description": "Own address register 2",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "ENDUAL",
								"description": "Dual addressing mode enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "ADD2",
								"description": "Interface address",
								"bitOffset": "1",
								"bitWidth": "7"
							}
						]
					},
					{
						"name": "DR",
						"displayName": "DR",
						"description": "Data register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DR",
								"description": "8-bit data register",
								"bitOffset": "0",
								"bitWidth": "8"
							}
						]
					},
					{
						"name": "SR1",
						"displayName": "SR1",
						"description": "Status register 1",
						"addressOffset": "0x14",
						"size": "0x20",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SB",
								"description": "Start bit (Master mode)",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "ADDR",
								"description": "Address sent (master mode)/matched (slave mode)",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "BTF",
								"description": "Byte transfer finished",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "ADD10",
								"description": "10-bit header sent (Master mode)",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "STOPF",
								"description": "Stop detection (slave mode)",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "RxNE",
								"description": "Data register not empty (receivers)",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "TxE",
								"description": "Data register empty (transmitters)",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "BERR",
								"description": "Bus error",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ARLO",
								"description": "Arbitration lost (master mode)",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "AF",
								"description": "Acknowledge failure",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "OVR",
								"description": "Overrun/Underrun",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PECERR",
								"description": "PEC Error in reception",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TIMEOUT",
								"description": "Timeout or Tlow error",
								"bitOffset": "14",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SMBALERT",
								"description": "SMBus alert",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "SR2",
						"displayName": "SR2",
						"description": "Status register 2",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "MSL",
								"description": "Master/slave",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "BUSY",
								"description": "Bus busy",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TRA",
								"description": "Transmitter/receiver",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "GENCALL",
								"description": "General call address (Slave mode)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "SMBDEFAULT",
								"description": "SMBus device default address (Slave mode)",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "SMBHOST",
								"description": "SMBus host header (Slave mode)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "DUALF",
								"description": "Dual flag (Slave mode)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "PEC",
								"description": "Acket error checking register",
								"bitOffset": "8",
								"bitWidth": "8"
							}
						]
					},
					{
						"name": "CCR",
						"displayName": "CCR",
						"description": "Clock control register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CCR",
								"description": "Clock control register in Fast/Standard mode (Master mode)",
								"bitOffset": "0",
								"bitWidth": "12"
							},
							{
								"name": "DUTY",
								"description": "Fast mode duty cycle",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "F_S",
								"description": "I2C master mode selection",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "TRISE",
						"displayName": "TRISE",
						"description": "TRISE register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0002",
						"fields": [
							{
								"name": "TRISE",
								"description": "Maximum rise time in Fast/Standard mode (Master mode)",
								"bitOffset": "0",
								"bitWidth": "6"
							}
						]
					}
				],
				"qemuGroupName": "I2C"
			},
			{
				"name": "I2S2ext",
				"description": "Serial peripheral interface",
				"groupName": "SPI",
				"baseAddress": "0x40003400",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "I2C1_EV",
						"description": "I2C1 event interrupt",
						"value": "31"
					},
					{
						"name": "I2C1_ER",
						"description": "I2C1 error interrupt",
						"value": "32"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CPHA",
								"description": "Clock phase",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CPOL",
								"description": "Clock polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "MSTR",
								"description": "Master selection",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "BR",
								"description": "Baud rate control",
								"bitOffset": "3",
								"bitWidth": "3"
							},
							{
								"name": "SPE",
								"description": "SPI enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "LSBFIRST",
								"description": "Frame format",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "SSI",
								"description": "Internal slave select",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "SSM",
								"description": "Software slave management",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "RXONLY",
								"description": "Receive only",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "DFF",
								"description": "Data frame format",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CRCNEXT",
								"description": "CRC transfer next",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "CRCEN",
								"description": "Hardware CRC calculation enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "BIDIOE",
								"description": "Output enable in bidirectional mode",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "BIDIMODE",
								"description": "Bidirectional data mode enable",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "RXDMAEN",
								"description": "Rx buffer DMA enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TXDMAEN",
								"description": "Tx buffer DMA enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "SSOE",
								"description": "SS output enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "FRF",
								"description": "Frame format",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ERRIE",
								"description": "Error interrupt enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "RXNEIE",
								"description": "RX buffer not empty interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXEIE",
								"description": "Tx buffer empty interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x8",
						"size": "0x20",
						"resetValue": "0x0002",
						"fields": [
							{
								"name": "RXNE",
								"description": "Receive buffer not empty",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "TXE",
								"description": "Transmit buffer empty",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "CHSIDE",
								"description": "Channel side",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "UDR",
								"description": "Underrun flag",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "CRCERR",
								"description": "CRC error flag",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "MODF",
								"description": "Mode fault",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "OVR",
								"description": "Overrun flag",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "BSY",
								"description": "Busy flag",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "TIFRFE",
								"description": "TI frame format error",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "DR",
						"displayName": "DR",
						"description": "Data register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DR",
								"description": "Data register",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CRCPR",
						"displayName": "CRCPR",
						"description": "CRC polynomial register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0007",
						"fields": [
							{
								"name": "CRCPOLY",
								"description": "CRC polynomial register",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "RXCRCR",
						"displayName": "RXCRCR",
						"description": "RX CRC register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "RxCRC",
								"description": "Rx CRC register",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "TXCRCR",
						"displayName": "TXCRCR",
						"description": "TX CRC register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "TxCRC",
								"description": "Tx CRC register",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "I2SCFGR",
						"displayName": "I2SCFGR",
						"description": "I2S configuration register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CHLEN",
								"description": "Channel length (number of bits per audio channel)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DATLEN",
								"description": "Data length to be transferred",
								"bitOffset": "1",
								"bitWidth": "2"
							},
							{
								"name": "CKPOL",
								"description": "Steady state clock polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "I2SSTD",
								"description": "I2S standard selection",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "PCMSYNC",
								"description": "PCM frame synchronization",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "I2SCFG",
								"description": "I2S configuration mode",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "I2SE",
								"description": "I2S Enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "I2SMOD",
								"description": "I2S mode selection",
								"bitOffset": "11",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "I2SPR",
						"displayName": "I2SPR",
						"description": "I2S prescaler register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "00000010",
						"fields": [
							{
								"name": "I2SDIV",
								"description": "I2S Linear prescaler",
								"bitOffset": "0",
								"bitWidth": "8"
							},
							{
								"name": "ODD",
								"description": "Odd factor for the prescaler",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "MCKOE",
								"description": "Master clock output enable",
								"bitOffset": "9",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "I2S3ext",
				"derivedFrom": "I2S2ext",
				"baseAddress": "0x40004000"
			},
			{
				"name": "IWDG",
				"description": "Independent watchdog",
				"groupName": "IWDG",
				"baseAddress": "0x40003000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "KR",
						"displayName": "KR",
						"description": "Key register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "KEY",
								"description": "Key value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PR",
						"displayName": "PR",
						"description": "Prescaler register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PR",
								"description": "Prescaler divider",
								"bitOffset": "0",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "RLR",
						"displayName": "RLR",
						"description": "Reload register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000FFF",
						"fields": [
							{
								"name": "RL",
								"description": "Watchdog counter reload value",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PVU",
								"description": "Watchdog prescaler value update",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "RVU",
								"description": "Watchdog counter reload value update",
								"bitOffset": "1",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "OTG_FS_DEVICE",
				"description": "USB on the go full speed",
				"groupName": "USB_OTG_FS",
				"baseAddress": "0x50000800",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "FS_DCFG",
						"displayName": "FS_DCFG",
						"description": "OTG_FS device configuration register (OTG_FS_DCFG)",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x02200000",
						"fields": [
							{
								"name": "DSPD",
								"description": "Device speed",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "NZLSOHSK",
								"description": "Non-zero-length status OUT handshake",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "4",
								"bitWidth": "7"
							},
							{
								"name": "PFIVL",
								"description": "Periodic frame interval",
								"bitOffset": "11",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_DCTL",
						"displayName": "FS_DCTL",
						"description": "OTG_FS device control register (OTG_FS_DCTL)",
						"addressOffset": "0x4",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "RWUSIG",
								"description": "Remote wakeup signaling",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SDIS",
								"description": "Soft disconnect",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "GINSTS",
								"description": "Global IN NAK status",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "GONSTS",
								"description": "Global OUT NAK status",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "TCTL",
								"description": "Test control",
								"bitOffset": "4",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "SGINAK",
								"description": "Set global IN NAK",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CGINAK",
								"description": "Clear global IN NAK",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SGONAK",
								"description": "Set global OUT NAK",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CGONAK",
								"description": "Clear global OUT NAK",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "POPRGDNE",
								"description": "Power-on programming done",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "FS_DSTS",
						"displayName": "FS_DSTS",
						"description": "OTG_FS device status register (OTG_FS_DSTS)",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000010",
						"fields": [
							{
								"name": "SUSPSTS",
								"description": "Suspend status",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "ENUMSPD",
								"description": "Enumerated speed",
								"bitOffset": "1",
								"bitWidth": "2"
							},
							{
								"name": "EERR",
								"description": "Erratic error",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "FNSOF",
								"description": "Frame number of the received SOF",
								"bitOffset": "8",
								"bitWidth": "14"
							}
						]
					},
					{
						"name": "FS_DIEPMSK",
						"displayName": "FS_DIEPMSK",
						"description": "OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed interrupt mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EPDM",
								"description": "Endpoint disabled interrupt mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TOM",
								"description": "Timeout condition mask (Non-isochronous endpoints)",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "ITTXFEMSK",
								"description": "IN token received when TxFIFO empty mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "INEPNMM",
								"description": "IN token received with EP mismatch mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "INEPNEM",
								"description": "IN endpoint NAK effective mask",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_DOEPMSK",
						"displayName": "FS_DOEPMSK",
						"description": "OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed interrupt mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EPDM",
								"description": "Endpoint disabled interrupt mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STUPM",
								"description": "SETUP phase done mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OTEPDM",
								"description": "OUT token received when endpoint disabled mask",
								"bitOffset": "4",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_DAINT",
						"displayName": "FS_DAINT",
						"description": "OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "IEPINT",
								"description": "IN endpoint interrupt bits",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "OEPINT",
								"description": "OUT endpoint interrupt bits",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_DAINTMSK",
						"displayName": "FS_DAINTMSK",
						"description": "OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "IEPM",
								"description": "IN EP interrupt mask bits",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "OEPINT",
								"description": "OUT endpoint interrupt bits",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DVBUSDIS",
						"displayName": "DVBUSDIS",
						"description": "OTG_FS device VBUS discharge time register",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x000017D7",
						"fields": [
							{
								"name": "VBUSDT",
								"description": "Device VBUS discharge time",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DVBUSPULSE",
						"displayName": "DVBUSPULSE",
						"description": "OTG_FS device VBUS pulsing time register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x000005B8",
						"fields": [
							{
								"name": "DVBUSP",
								"description": "Device VBUS pulsing time",
								"bitOffset": "0",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "DIEPEMPMSK",
						"displayName": "DIEPEMPMSK",
						"description": "OTG_FS device IN endpoint FIFO empty interrupt mask register",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "INEPTXFEM",
								"description": "IN EP Tx FIFO empty interrupt mask bits",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_DIEPCTL0",
						"displayName": "FS_DIEPCTL0",
						"description": "OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)",
						"addressOffset": "0x100",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USB active endpoint",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAK status",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-only"
							},
							{
								"name": "STALL",
								"description": "STALL handshake",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFNUM",
								"description": "TxFIFO number",
								"bitOffset": "22",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "Clear NAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "Set NAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "Endpoint disable",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPENA",
								"description": "Endpoint enable",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "DIEPCTL1",
						"displayName": "DIEPCTL1",
						"description": "OTG device endpoint-1 control register",
						"addressOffset": "0x120",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "11",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EONUM_DPID",
								"description": "EONUM/DPID",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFNUM",
								"description": "TXFNUM",
								"bitOffset": "22",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SD0PID_SEVNFRM",
								"description": "SD0PID/SEVNFRM",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SODDFRM_SD1PID",
								"description": "SODDFRM/SD1PID",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DIEPCTL2",
						"displayName": "DIEPCTL2",
						"description": "OTG device endpoint-2 control register",
						"addressOffset": "0x140",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "11",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EONUM_DPID",
								"description": "EONUM/DPID",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFNUM",
								"description": "TXFNUM",
								"bitOffset": "22",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SD0PID_SEVNFRM",
								"description": "SD0PID/SEVNFRM",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SODDFRM",
								"description": "SODDFRM",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DIEPCTL3",
						"displayName": "DIEPCTL3",
						"description": "OTG device endpoint-3 control register",
						"addressOffset": "0x160",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "11",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EONUM_DPID",
								"description": "EONUM/DPID",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFNUM",
								"description": "TXFNUM",
								"bitOffset": "22",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SD0PID_SEVNFRM",
								"description": "SD0PID/SEVNFRM",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SODDFRM",
								"description": "SODDFRM",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DOEPCTL0",
						"displayName": "DOEPCTL0",
						"description": "Device endpoint-0 control register",
						"addressOffset": "0x300",
						"size": "0x20",
						"resetValue": "0x00008000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-only"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-only"
							},
							{
								"name": "SNPM",
								"description": "SNPM",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "write-only"
							}
						]
					},
					{
						"name": "DOEPCTL1",
						"displayName": "DOEPCTL1",
						"description": "Device endpoint-1 control register",
						"addressOffset": "0x320",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "11",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EONUM_DPID",
								"description": "EONUM/DPID",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "SNPM",
								"description": "SNPM",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SD0PID_SEVNFRM",
								"description": "SD0PID/SEVNFRM",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SODDFRM",
								"description": "SODDFRM",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DOEPCTL2",
						"displayName": "DOEPCTL2",
						"description": "Device endpoint-2 control register",
						"addressOffset": "0x340",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "11",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EONUM_DPID",
								"description": "EONUM/DPID",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "SNPM",
								"description": "SNPM",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SD0PID_SEVNFRM",
								"description": "SD0PID/SEVNFRM",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SODDFRM",
								"description": "SODDFRM",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DOEPCTL3",
						"displayName": "DOEPCTL3",
						"description": "Device endpoint-3 control register",
						"addressOffset": "0x360",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "MPSIZ",
								"bitOffset": "0",
								"bitWidth": "11",
								"access": "read-write"
							},
							{
								"name": "USBAEP",
								"description": "USBAEP",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EONUM_DPID",
								"description": "EONUM/DPID",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NAKSTS",
								"description": "NAKSTS",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EPTYP",
								"description": "EPTYP",
								"bitOffset": "18",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "SNPM",
								"description": "SNPM",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "Stall",
								"description": "Stall",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CNAK",
								"description": "CNAK",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SNAK",
								"description": "SNAK",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SD0PID_SEVNFRM",
								"description": "SD0PID/SEVNFRM",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SODDFRM",
								"description": "SODDFRM",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "EPDIS",
								"description": "EPDIS",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPENA",
								"description": "EPENA",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DIEPINT0",
						"displayName": "DIEPINT0",
						"description": "Device endpoint-x interrupt register",
						"addressOffset": "0x108",
						"size": "0x20",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TOC",
								"description": "TOC",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ITTXFE",
								"description": "ITTXFE",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "INEPNE",
								"description": "INEPNE",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFE",
								"description": "TXFE",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "DIEPINT1",
						"displayName": "DIEPINT1",
						"description": "Device endpoint-1 interrupt register",
						"addressOffset": "0x128",
						"size": "0x20",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TOC",
								"description": "TOC",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ITTXFE",
								"description": "ITTXFE",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "INEPNE",
								"description": "INEPNE",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFE",
								"description": "TXFE",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "DIEPINT2",
						"displayName": "DIEPINT2",
						"description": "Device endpoint-2 interrupt register",
						"addressOffset": "0x148",
						"size": "0x20",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TOC",
								"description": "TOC",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ITTXFE",
								"description": "ITTXFE",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "INEPNE",
								"description": "INEPNE",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFE",
								"description": "TXFE",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "DIEPINT3",
						"displayName": "DIEPINT3",
						"description": "Device endpoint-3 interrupt register",
						"addressOffset": "0x168",
						"size": "0x20",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TOC",
								"description": "TOC",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ITTXFE",
								"description": "ITTXFE",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "INEPNE",
								"description": "INEPNE",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFE",
								"description": "TXFE",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "DOEPINT0",
						"displayName": "DOEPINT0",
						"description": "Device endpoint-0 interrupt register",
						"addressOffset": "0x308",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STUP",
								"description": "STUP",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OTEPDIS",
								"description": "OTEPDIS",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "B2BSTUP",
								"description": "B2BSTUP",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DOEPINT1",
						"displayName": "DOEPINT1",
						"description": "Device endpoint-1 interrupt register",
						"addressOffset": "0x328",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STUP",
								"description": "STUP",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OTEPDIS",
								"description": "OTEPDIS",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "B2BSTUP",
								"description": "B2BSTUP",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DOEPINT2",
						"displayName": "DOEPINT2",
						"description": "Device endpoint-2 interrupt register",
						"addressOffset": "0x348",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STUP",
								"description": "STUP",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OTEPDIS",
								"description": "OTEPDIS",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "B2BSTUP",
								"description": "B2BSTUP",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DOEPINT3",
						"displayName": "DOEPINT3",
						"description": "Device endpoint-3 interrupt register",
						"addressOffset": "0x368",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000080",
						"fields": [
							{
								"name": "XFRC",
								"description": "XFRC",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "EPDISD",
								"description": "EPDISD",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STUP",
								"description": "STUP",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OTEPDIS",
								"description": "OTEPDIS",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "B2BSTUP",
								"description": "B2BSTUP",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DIEPTSIZ0",
						"displayName": "DIEPTSIZ0",
						"description": "Device endpoint-0 transfer size register",
						"addressOffset": "0x110",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "7"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DOEPTSIZ0",
						"displayName": "DOEPTSIZ0",
						"description": "Device OUT endpoint-0 transfer size register",
						"addressOffset": "0x310",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "7"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "STUPCNT",
								"description": "SETUP packet count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DIEPTSIZ1",
						"displayName": "DIEPTSIZ1",
						"description": "Device endpoint-1 transfer size register",
						"addressOffset": "0x130",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "MCNT",
								"description": "Multi count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DIEPTSIZ2",
						"displayName": "DIEPTSIZ2",
						"description": "Device endpoint-2 transfer size register",
						"addressOffset": "0x150",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "MCNT",
								"description": "Multi count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DIEPTSIZ3",
						"displayName": "DIEPTSIZ3",
						"description": "Device endpoint-3 transfer size register",
						"addressOffset": "0x170",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "MCNT",
								"description": "Multi count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DTXFSTS0",
						"displayName": "DTXFSTS0",
						"description": "OTG_FS device IN endpoint transmit FIFO status register",
						"addressOffset": "0x118",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "INEPTFSAV",
								"description": "IN endpoint TxFIFO space available",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DTXFSTS1",
						"displayName": "DTXFSTS1",
						"description": "OTG_FS device IN endpoint transmit FIFO status register",
						"addressOffset": "0x138",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "INEPTFSAV",
								"description": "IN endpoint TxFIFO space available",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DTXFSTS2",
						"displayName": "DTXFSTS2",
						"description": "OTG_FS device IN endpoint transmit FIFO status register",
						"addressOffset": "0x158",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "INEPTFSAV",
								"description": "IN endpoint TxFIFO space available",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DTXFSTS3",
						"displayName": "DTXFSTS3",
						"description": "OTG_FS device IN endpoint transmit FIFO status register",
						"addressOffset": "0x178",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "INEPTFSAV",
								"description": "IN endpoint TxFIFO space available",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DOEPTSIZ1",
						"displayName": "DOEPTSIZ1",
						"description": "Device OUT endpoint-1 transfer size register",
						"addressOffset": "0x330",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "RXDPID_STUPCNT",
								"description": "Received data PID/SETUP packet count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DOEPTSIZ2",
						"displayName": "DOEPTSIZ2",
						"description": "Device OUT endpoint-2 transfer size register",
						"addressOffset": "0x350",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "RXDPID_STUPCNT",
								"description": "Received data PID/SETUP packet count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DOEPTSIZ3",
						"displayName": "DOEPTSIZ3",
						"description": "Device OUT endpoint-3 transfer size register",
						"addressOffset": "0x370",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "RXDPID_STUPCNT",
								"description": "Received data PID/SETUP packet count",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					}
				]
			},
			{
				"name": "OTG_FS_GLOBAL",
				"description": "USB on the go full speed",
				"groupName": "USB_OTG_FS",
				"baseAddress": "0x50000000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "FS_GOTGCTL",
						"displayName": "FS_GOTGCTL",
						"description": "OTG_FS control and status register (OTG_FS_GOTGCTL)",
						"addressOffset": "0x0",
						"size": "0x20",
						"resetValue": "0x00000800",
						"fields": [
							{
								"name": "SRQSCS",
								"description": "Session request success",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "SRQ",
								"description": "Session request",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HNGSCS",
								"description": "Host negotiation success",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HNPRQ",
								"description": "HNP request",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HSHNPEN",
								"description": "Host set HNP enable",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "DHNPEN",
								"description": "Device HNP enabled",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CIDSTS",
								"description": "Connector ID status",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "DBCT",
								"description": "Long/short debounce time",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "ASVLD",
								"description": "A-session valid",
								"bitOffset": "18",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "BSVLD",
								"description": "B-session valid",
								"bitOffset": "19",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "FS_GOTGINT",
						"displayName": "FS_GOTGINT",
						"description": "OTG_FS interrupt register (OTG_FS_GOTGINT)",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SEDET",
								"description": "Session end detected",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "SRSSCHG",
								"description": "Session request success status change",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "HNSSCHG",
								"description": "Host negotiation success status change",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "HNGDET",
								"description": "Host negotiation detected",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "ADTOCHG",
								"description": "A-device timeout change",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "DBCDNE",
								"description": "Debounce done",
								"bitOffset": "19",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_GAHBCFG",
						"displayName": "FS_GAHBCFG",
						"description": "OTG_FS AHB configuration register (OTG_FS_GAHBCFG)",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "GINT",
								"description": "Global interrupt mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TXFELVL",
								"description": "TxFIFO empty level",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "PTXFELVL",
								"description": "Periodic TxFIFO empty level",
								"bitOffset": "8",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_GUSBCFG",
						"displayName": "FS_GUSBCFG",
						"description": "OTG_FS USB configuration register (OTG_FS_GUSBCFG)",
						"addressOffset": "0xC",
						"size": "0x20",
						"resetValue": "0x00000A00",
						"fields": [
							{
								"name": "TOCAL",
								"description": "FS timeout calibration",
								"bitOffset": "0",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "PHYSEL",
								"description": "Full Speed serial transceiver select",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "SRPCAP",
								"description": "SRP-capable",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HNPCAP",
								"description": "HNP-capable",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TRDT",
								"description": "USB turnaround time",
								"bitOffset": "10",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "FHMOD",
								"description": "Force host mode",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FDMOD",
								"description": "Force device mode",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CTXPKT",
								"description": "Corrupt Tx packet",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "FS_GRSTCTL",
						"displayName": "FS_GRSTCTL",
						"description": "OTG_FS reset register (OTG_FS_GRSTCTL)",
						"addressOffset": "0x10",
						"size": "0x20",
						"resetValue": "0x20000000",
						"fields": [
							{
								"name": "CSRST",
								"description": "Core soft reset",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HSRST",
								"description": "HCLK soft reset",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "FCRST",
								"description": "Host frame counter reset",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "RXFFLSH",
								"description": "RxFIFO flush",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFFLSH",
								"description": "TxFIFO flush",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXFNUM",
								"description": "TxFIFO number",
								"bitOffset": "6",
								"bitWidth": "5",
								"access": "read-write"
							},
							{
								"name": "AHBIDL",
								"description": "AHB master idle",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "FS_GINTSTS",
						"displayName": "FS_GINTSTS",
						"description": "OTG_FS core interrupt register (OTG_FS_GINTSTS)",
						"addressOffset": "0x14",
						"size": "0x20",
						"resetValue": "0x04000020",
						"fields": [
							{
								"name": "CMOD",
								"description": "Current mode of operation",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "MMIS",
								"description": "Mode mismatch interrupt",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "OTGINT",
								"description": "OTG interrupt",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "SOF",
								"description": "Start of frame",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "RXFLVL",
								"description": "RxFIFO non-empty",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NPTXFE",
								"description": "Non-periodic TxFIFO empty",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "GINAKEFF",
								"description": "Global IN non-periodic NAK effective",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "GOUTNAKEFF",
								"description": "Global OUT NAK effective",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "ESUSP",
								"description": "Early suspend",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "USBSUSP",
								"description": "USB suspend",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "USBRST",
								"description": "USB reset",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ENUMDNE",
								"description": "Enumeration done",
								"bitOffset": "13",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ISOODRP",
								"description": "Isochronous OUT packet dropped interrupt",
								"bitOffset": "14",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EOPF",
								"description": "End of periodic frame interrupt",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "IEPINT",
								"description": "IN endpoint interrupt",
								"bitOffset": "18",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "OEPINT",
								"description": "OUT endpoint interrupt",
								"bitOffset": "19",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "IISOIXFR",
								"description": "Incomplete isochronous IN transfer",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "IPXFR_INCOMPISOOUT",
								"description": "Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HPRTINT",
								"description": "Host port interrupt",
								"bitOffset": "24",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HCINT",
								"description": "Host channels interrupt",
								"bitOffset": "25",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "PTXFE",
								"description": "Periodic TxFIFO empty",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "CIDSCHG",
								"description": "Connector ID status change",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "DISCINT",
								"description": "Disconnect detected interrupt",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SRQINT",
								"description": "Session request/new session detected interrupt",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "WKUPINT",
								"description": "Resume/remote wakeup detected interrupt",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "FS_GINTMSK",
						"displayName": "FS_GINTMSK",
						"description": "OTG_FS interrupt mask register (OTG_FS_GINTMSK)",
						"addressOffset": "0x18",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MMISM",
								"description": "Mode mismatch interrupt mask",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "OTGINT",
								"description": "OTG interrupt mask",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SOFM",
								"description": "Start of frame mask",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "RXFLVLM",
								"description": "Receive FIFO non-empty mask",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "NPTXFEM",
								"description": "Non-periodic TxFIFO empty mask",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "GINAKEFFM",
								"description": "Global non-periodic IN NAK effective mask",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "GONAKEFFM",
								"description": "Global OUT NAK effective mask",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ESUSPM",
								"description": "Early suspend mask",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "USBSUSPM",
								"description": "USB suspend mask",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "USBRST",
								"description": "USB reset mask",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ENUMDNEM",
								"description": "Enumeration done mask",
								"bitOffset": "13",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ISOODRPM",
								"description": "Isochronous OUT packet dropped interrupt mask",
								"bitOffset": "14",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EOPFM",
								"description": "End of periodic frame interrupt mask",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "EPMISM",
								"description": "Endpoint mismatch interrupt mask",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "IEPINT",
								"description": "IN endpoints interrupt mask",
								"bitOffset": "18",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "OEPINT",
								"description": "OUT endpoints interrupt mask",
								"bitOffset": "19",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "IISOIXFRM",
								"description": "Incomplete isochronous IN transfer mask",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "IPXFRM_IISOOXFRM",
								"description": "Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PRTIM",
								"description": "Host port interrupt mask",
								"bitOffset": "24",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HCIM",
								"description": "Host channels interrupt mask",
								"bitOffset": "25",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PTXFEM",
								"description": "Periodic TxFIFO empty mask",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CIDSCHGM",
								"description": "Connector ID status change mask",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "DISCINT",
								"description": "Disconnect detected interrupt mask",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SRQIM",
								"description": "Session request/new session detected interrupt mask",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "WUIM",
								"description": "Resume/remote wakeup detected interrupt mask",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "FS_GRXSTSR_Device",
						"displayName": "FS_GRXSTSR_Device",
						"description": "OTG_FS Receive status debug read(Device mode)",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "BCNT",
								"description": "Byte count",
								"bitOffset": "4",
								"bitWidth": "11"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "15",
								"bitWidth": "2"
							},
							{
								"name": "PKTSTS",
								"description": "Packet status",
								"bitOffset": "17",
								"bitWidth": "4"
							},
							{
								"name": "FRMNUM",
								"description": "Frame number",
								"bitOffset": "21",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "FS_GRXSTSR_Host",
						"displayName": "FS_GRXSTSR_Host",
						"description": "OTG_FS Receive status debug read(Host mode)",
						"headerStructName": "FS_GRXSTSR_Device",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "BCNT",
								"description": "Byte count",
								"bitOffset": "4",
								"bitWidth": "11"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "15",
								"bitWidth": "2"
							},
							{
								"name": "PKTSTS",
								"description": "Packet status",
								"bitOffset": "17",
								"bitWidth": "4"
							},
							{
								"name": "FRMNUM",
								"description": "Frame number",
								"bitOffset": "21",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "FS_GRXFSIZ",
						"displayName": "FS_GRXFSIZ",
						"description": "OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000200",
						"fields": [
							{
								"name": "RXFD",
								"description": "RxFIFO depth",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_GNPTXFSIZ_Device",
						"displayName": "FS_GNPTXFSIZ_Device",
						"description": "OTG_FS non-periodic transmit FIFO size register (Device mode)",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000200",
						"fields": [
							{
								"name": "TX0FSA",
								"description": "Endpoint 0 transmit RAM start address",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "TX0FD",
								"description": "Endpoint 0 TxFIFO depth",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_GNPTXFSIZ_Host",
						"displayName": "FS_GNPTXFSIZ_Host",
						"description": "OTG_FS non-periodic transmit FIFO size register (Host mode)",
						"headerStructName": "FS_GNPTXFSIZ_Device",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000200",
						"fields": [
							{
								"name": "NPTXFSA",
								"description": "Non-periodic transmit RAM start address",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "NPTXFD",
								"description": "Non-periodic TxFIFO depth",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_GNPTXSTS",
						"displayName": "FS_GNPTXSTS",
						"description": "OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00080200",
						"fields": [
							{
								"name": "NPTXFSAV",
								"description": "Non-periodic TxFIFO space available",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "NPTQXSAV",
								"description": "Non-periodic transmit request queue space available",
								"bitOffset": "16",
								"bitWidth": "8"
							},
							{
								"name": "NPTXQTOP",
								"description": "Top of the non-periodic transmit request queue",
								"bitOffset": "24",
								"bitWidth": "7"
							}
						]
					},
					{
						"name": "FS_GCCFG",
						"displayName": "FS_GCCFG",
						"description": "OTG_FS general core configuration register (OTG_FS_GCCFG)",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PWRDWN",
								"description": "Power down",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "VBUSASEN",
								"description": "Enable the VBUS sensing device",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "VBUSBSEN",
								"description": "Enable the VBUS sensing device",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "SOFOUTEN",
								"description": "SOF output enable",
								"bitOffset": "20",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_CID",
						"displayName": "FS_CID",
						"description": "Core ID register",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00001000",
						"fields": [
							{
								"name": "PRODUCT_ID",
								"description": "Product ID field",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "FS_HPTXFSIZ",
						"displayName": "FS_HPTXFSIZ",
						"description": "OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)",
						"addressOffset": "0x100",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x02000600",
						"fields": [
							{
								"name": "PTXSA",
								"description": "Host periodic TxFIFO start address",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "PTXFSIZ",
								"description": "Host periodic TxFIFO depth",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_DIEPTXF1",
						"displayName": "FS_DIEPTXF1",
						"description": "OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)",
						"addressOffset": "0x104",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x02000400",
						"fields": [
							{
								"name": "INEPTXSA",
								"description": "IN endpoint FIFO2 transmit RAM start address",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "INEPTXFD",
								"description": "IN endpoint TxFIFO depth",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_DIEPTXF2",
						"displayName": "FS_DIEPTXF2",
						"description": "OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)",
						"addressOffset": "0x108",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x02000400",
						"fields": [
							{
								"name": "INEPTXSA",
								"description": "IN endpoint FIFO3 transmit RAM start address",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "INEPTXFD",
								"description": "IN endpoint TxFIFO depth",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_DIEPTXF3",
						"displayName": "FS_DIEPTXF3",
						"description": "OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)",
						"addressOffset": "0x10C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x02000400",
						"fields": [
							{
								"name": "INEPTXSA",
								"description": "IN endpoint FIFO4 transmit RAM start address",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "INEPTXFD",
								"description": "IN endpoint TxFIFO depth",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					}
				]
			},
			{
				"name": "OTG_FS_HOST",
				"description": "USB on the go full speed",
				"groupName": "USB_OTG_FS",
				"baseAddress": "0x50000400",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "FS_HCFG",
						"displayName": "FS_HCFG",
						"description": "OTG_FS host configuration register (OTG_FS_HCFG)",
						"addressOffset": "0x0",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "FSLSPCS",
								"description": "FS/LS PHY clock select",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "FSLSS",
								"description": "FS- and LS-only support",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "HFIR",
						"displayName": "HFIR",
						"description": "OTG_FS Host frame interval register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000EA60",
						"fields": [
							{
								"name": "FRIVL",
								"description": "Frame interval",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_HFNUM",
						"displayName": "FS_HFNUM",
						"description": "OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00003FFF",
						"fields": [
							{
								"name": "FRNUM",
								"description": "Frame number",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "FTREM",
								"description": "Frame time remaining",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_HPTXSTS",
						"displayName": "FS_HPTXSTS",
						"description": "OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)",
						"addressOffset": "0x10",
						"size": "0x20",
						"resetValue": "0x00080100",
						"fields": [
							{
								"name": "PTXFSAVL",
								"description": "Periodic transmit data FIFO space available",
								"bitOffset": "0",
								"bitWidth": "16",
								"access": "read-write"
							},
							{
								"name": "PTXQSAV",
								"description": "Periodic transmit request queue space available",
								"bitOffset": "16",
								"bitWidth": "8",
								"access": "read-only"
							},
							{
								"name": "PTXQTOP",
								"description": "Top of the periodic transmit request queue",
								"bitOffset": "24",
								"bitWidth": "8",
								"access": "read-only"
							}
						]
					},
					{
						"name": "HAINT",
						"displayName": "HAINT",
						"description": "OTG_FS Host all channels interrupt register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "HAINT",
								"description": "Channel interrupts",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "HAINTMSK",
						"displayName": "HAINTMSK",
						"description": "OTG_FS host all channels interrupt mask register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "HAINTM",
								"description": "Channel interrupt mask",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "FS_HPRT",
						"displayName": "FS_HPRT",
						"description": "OTG_FS host port control and status register (OTG_FS_HPRT)",
						"addressOffset": "0x40",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PCSTS",
								"description": "Port connect status",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "PCDET",
								"description": "Port connect detected",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PENA",
								"description": "Port enable",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PENCHNG",
								"description": "Port enable/disable change",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "POCA",
								"description": "Port overcurrent active",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "POCCHNG",
								"description": "Port overcurrent change",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PRES",
								"description": "Port resume",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PSUSP",
								"description": "Port suspend",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PRST",
								"description": "Port reset",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PLSTS",
								"description": "Port line status",
								"bitOffset": "10",
								"bitWidth": "2",
								"access": "read-only"
							},
							{
								"name": "PPWR",
								"description": "Port power",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PTCTL",
								"description": "Port test control",
								"bitOffset": "13",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "PSPD",
								"description": "Port speed",
								"bitOffset": "17",
								"bitWidth": "2",
								"access": "read-only"
							}
						]
					},
					{
						"name": "FS_HCCHAR0",
						"displayName": "FS_HCCHAR0",
						"description": "OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)",
						"addressOffset": "0x100",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR1",
						"displayName": "FS_HCCHAR1",
						"description": "OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)",
						"addressOffset": "0x120",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR2",
						"displayName": "FS_HCCHAR2",
						"description": "OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)",
						"addressOffset": "0x140",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR3",
						"displayName": "FS_HCCHAR3",
						"description": "OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)",
						"addressOffset": "0x160",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR4",
						"displayName": "FS_HCCHAR4",
						"description": "OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)",
						"addressOffset": "0x180",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR5",
						"displayName": "FS_HCCHAR5",
						"description": "OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)",
						"addressOffset": "0x1A0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR6",
						"displayName": "FS_HCCHAR6",
						"description": "OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)",
						"addressOffset": "0x1C0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCCHAR7",
						"displayName": "FS_HCCHAR7",
						"description": "OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)",
						"addressOffset": "0x1E0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MPSIZ",
								"description": "Maximum packet size",
								"bitOffset": "0",
								"bitWidth": "11"
							},
							{
								"name": "EPNUM",
								"description": "Endpoint number",
								"bitOffset": "11",
								"bitWidth": "4"
							},
							{
								"name": "EPDIR",
								"description": "Endpoint direction",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "LSDEV",
								"description": "Low-speed device",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "EPTYP",
								"description": "Endpoint type",
								"bitOffset": "18",
								"bitWidth": "2"
							},
							{
								"name": "MCNT",
								"description": "Multicount",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "DAD",
								"description": "Device address",
								"bitOffset": "22",
								"bitWidth": "7"
							},
							{
								"name": "ODDFRM",
								"description": "Odd frame",
								"bitOffset": "29",
								"bitWidth": "1"
							},
							{
								"name": "CHDIS",
								"description": "Channel disable",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "CHENA",
								"description": "Channel enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT0",
						"displayName": "FS_HCINT0",
						"description": "OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)",
						"addressOffset": "0x108",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT1",
						"displayName": "FS_HCINT1",
						"description": "OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)",
						"addressOffset": "0x128",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT2",
						"displayName": "FS_HCINT2",
						"description": "OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)",
						"addressOffset": "0x148",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT3",
						"displayName": "FS_HCINT3",
						"description": "OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)",
						"addressOffset": "0x168",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT4",
						"displayName": "FS_HCINT4",
						"description": "OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)",
						"addressOffset": "0x188",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT5",
						"displayName": "FS_HCINT5",
						"description": "OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)",
						"addressOffset": "0x1A8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT6",
						"displayName": "FS_HCINT6",
						"description": "OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)",
						"addressOffset": "0x1C8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINT7",
						"displayName": "FS_HCINT7",
						"description": "OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)",
						"addressOffset": "0x1E8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRC",
								"description": "Transfer completed",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHH",
								"description": "Channel halted",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALL",
								"description": "STALL response received interrupt",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAK",
								"description": "NAK response received interrupt",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACK",
								"description": "ACK response received/transmitted interrupt",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TXERR",
								"description": "Transaction error",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERR",
								"description": "Babble error",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMOR",
								"description": "Frame overrun",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERR",
								"description": "Data toggle error",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK0",
						"displayName": "FS_HCINTMSK0",
						"description": "OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)",
						"addressOffset": "0x10C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK1",
						"displayName": "FS_HCINTMSK1",
						"description": "OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)",
						"addressOffset": "0x12C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK2",
						"displayName": "FS_HCINTMSK2",
						"description": "OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)",
						"addressOffset": "0x14C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK3",
						"displayName": "FS_HCINTMSK3",
						"description": "OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)",
						"addressOffset": "0x16C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK4",
						"displayName": "FS_HCINTMSK4",
						"description": "OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)",
						"addressOffset": "0x18C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK5",
						"displayName": "FS_HCINTMSK5",
						"description": "OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)",
						"addressOffset": "0x1AC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK6",
						"displayName": "FS_HCINTMSK6",
						"description": "OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)",
						"addressOffset": "0x1CC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCINTMSK7",
						"displayName": "FS_HCINTMSK7",
						"description": "OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)",
						"addressOffset": "0x1EC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRCM",
								"description": "Transfer completed mask",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CHHM",
								"description": "Channel halted mask",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "STALLM",
								"description": "STALL response received interrupt mask",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NAKM",
								"description": "NAK response received interrupt mask",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "ACKM",
								"description": "ACK response received/transmitted interrupt mask",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "NYET",
								"description": "Response received interrupt mask",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXERRM",
								"description": "Transaction error mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "BBERRM",
								"description": "Babble error mask",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FRMORM",
								"description": "Frame overrun mask",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DTERRM",
								"description": "Data toggle error mask",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FS_HCTSIZ0",
						"displayName": "FS_HCTSIZ0",
						"description": "OTG_FS host channel-0 transfer size register",
						"addressOffset": "0x110",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ1",
						"displayName": "FS_HCTSIZ1",
						"description": "OTG_FS host channel-1 transfer size register",
						"addressOffset": "0x130",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ2",
						"displayName": "FS_HCTSIZ2",
						"description": "OTG_FS host channel-2 transfer size register",
						"addressOffset": "0x150",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ3",
						"displayName": "FS_HCTSIZ3",
						"description": "OTG_FS host channel-3 transfer size register",
						"addressOffset": "0x170",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ4",
						"displayName": "FS_HCTSIZ4",
						"description": "OTG_FS host channel-x transfer size register",
						"addressOffset": "0x190",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ5",
						"displayName": "FS_HCTSIZ5",
						"description": "OTG_FS host channel-5 transfer size register",
						"addressOffset": "0x1B0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ6",
						"displayName": "FS_HCTSIZ6",
						"description": "OTG_FS host channel-6 transfer size register",
						"addressOffset": "0x1D0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "FS_HCTSIZ7",
						"displayName": "FS_HCTSIZ7",
						"description": "OTG_FS host channel-7 transfer size register",
						"addressOffset": "0x1F0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "XFRSIZ",
								"description": "Transfer size",
								"bitOffset": "0",
								"bitWidth": "19"
							},
							{
								"name": "PKTCNT",
								"description": "Packet count",
								"bitOffset": "19",
								"bitWidth": "10"
							},
							{
								"name": "DPID",
								"description": "Data PID",
								"bitOffset": "29",
								"bitWidth": "2"
							}
						]
					}
				]
			},
			{
				"name": "OTG_FS_PWRCLK",
				"description": "USB on the go full speed",
				"groupName": "USB_OTG_FS",
				"baseAddress": "0x50000E00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "FS_PCGCCTL",
						"displayName": "FS_PCGCCTL",
						"description": "OTG_FS power and clock gating control register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "STPPCLK",
								"description": "Stop PHY clock",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "GATEHCLK",
								"description": "Gate HCLK",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "PHYSUSP",
								"description": "PHY Suspended",
								"bitOffset": "4",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "PWR",
				"description": "Power control",
				"groupName": "PWR",
				"baseAddress": "0x40007000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "CR",
						"displayName": "CR",
						"description": "Power control register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LPDS",
								"description": "Low-power deep sleep",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "PDDS",
								"description": "Power down deepsleep",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CWUF",
								"description": "Clear wakeup flag",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CSBF",
								"description": "Clear standby flag",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "PVDE",
								"description": "Power voltage detector enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "PLS",
								"description": "PVD level selection",
								"bitOffset": "5",
								"bitWidth": "3"
							},
							{
								"name": "DBP",
								"description": "Disable backup domain write protection",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "FPDS",
								"description": "Flash power down in Stop mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "ADCDC1",
								"description": "ADCDC1",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "VOS",
								"description": "Regulator voltage scaling output selection",
								"bitOffset": "14",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CSR",
						"displayName": "CSR",
						"description": "Power control/status register",
						"addressOffset": "0x4",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "WUF",
								"description": "Wakeup flag",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "SBF",
								"description": "Standby flag",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "PVDO",
								"description": "PVD output",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "BRR",
								"description": "Backup regulator ready",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "EWUP",
								"description": "Enable WKUP pin",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "BRE",
								"description": "Backup regulator enable",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "VOSRDY",
								"description": "Regulator voltage scaling output selection ready bit",
								"bitOffset": "14",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					}
				]
			},
			{
				"name": "RCC",
				"description": "Reset and clock control",
				"groupName": "RCC",
				"baseAddress": "0x40023800",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "I2C1_EV",
						"description": "I2C1 event interrupt",
						"value": "31"
					},
					{
						"name": "I2C1_ER",
						"description": "I2C1 error interrupt",
						"value": "32"
					}
				],
				"registers": [
					{
						"name": "CR",
						"displayName": "CR",
						"description": "Clock control register",
						"addressOffset": "0x0",
						"size": "0x20",
						"resetValue": "0x00000083",
						"fields": [
							{
								"name": "HSION",
								"description": "Internal high-speed clock enable",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HSIRDY",
								"description": "Internal high-speed clock ready flag",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HSITRIM",
								"description": "Internal high-speed clock trimming",
								"bitOffset": "3",
								"bitWidth": "5",
								"access": "read-write"
							},
							{
								"name": "HSICAL",
								"description": "Internal high-speed clock calibration",
								"bitOffset": "8",
								"bitWidth": "8",
								"access": "read-only"
							},
							{
								"name": "HSEON",
								"description": "HSE clock enable",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HSERDY",
								"description": "HSE clock ready flag",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HSEBYP",
								"description": "HSE clock bypass",
								"bitOffset": "18",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CSSON",
								"description": "Clock security system enable",
								"bitOffset": "19",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PLLON",
								"description": "Main PLL (PLL) enable",
								"bitOffset": "24",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PLLRDY",
								"description": "Main PLL (PLL) clock ready flag",
								"bitOffset": "25",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "PLLI2SON",
								"description": "PLLI2S enable",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PLLI2SRDY",
								"description": "PLLI2S clock ready flag",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "PLLCFGR",
						"displayName": "PLLCFGR",
						"description": "PLL configuration register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x24003010",
						"fields": [
							{
								"name": "PLLM",
								"description": "Division factor for the main PLL (PLL) and audio PLL (PLLI2S) input clock",
								"bitOffset": "0",
								"bitWidth": "6"
							},
							{
								"name": "PLLN",
								"description": "Main PLL (PLL) multiplication factor for VCO",
								"bitOffset": "6",
								"bitWidth": "9"
							},
							{
								"name": "PLLP",
								"description": "Main PLL (PLL) division factor for main system clock",
								"bitOffset": "16",
								"bitWidth": "2"
							},
							{
								"name": "PLLSRC",
								"description": "Main PLL(PLL) and audio PLL (PLLI2S) entry clock source",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "PLLQ",
								"description": "Main PLL (PLL) division factor for USB OTG FS, SDIO and random number generator clocks",
								"bitOffset": "24",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CFGR",
						"displayName": "CFGR",
						"description": "Clock configuration register",
						"addressOffset": "0x8",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SW",
								"description": "System clock switch",
								"bitOffset": "0",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "SWS",
								"description": "System clock switch status",
								"bitOffset": "2",
								"bitWidth": "2",
								"access": "read-only"
							},
							{
								"name": "HPRE",
								"description": "AHB prescaler",
								"bitOffset": "4",
								"bitWidth": "4",
								"access": "read-write"
							},
							{
								"name": "PPRE1",
								"description": "APB Low speed prescaler (APB1)",
								"bitOffset": "10",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "PPRE2",
								"description": "APB high-speed prescaler (APB2)",
								"bitOffset": "13",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "RTCPRE",
								"description": "HSE division factor for RTC clock",
								"bitOffset": "16",
								"bitWidth": "5",
								"access": "read-write"
							},
							{
								"name": "MCO1",
								"description": "Microcontroller clock output 1",
								"bitOffset": "21",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "I2SSRC",
								"description": "I2S clock selection",
								"bitOffset": "23",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "MCO1PRE",
								"description": "MCO1 prescaler",
								"bitOffset": "24",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "MCO2PRE",
								"description": "MCO2 prescaler",
								"bitOffset": "27",
								"bitWidth": "3",
								"access": "read-write"
							},
							{
								"name": "MCO2",
								"description": "Microcontroller clock output 2",
								"bitOffset": "30",
								"bitWidth": "2",
								"access": "read-write"
							}
						]
					},
					{
						"name": "CIR",
						"displayName": "CIR",
						"description": "Clock interrupt register",
						"addressOffset": "0xC",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LSIRDYF",
								"description": "LSI ready interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "LSERDYF",
								"description": "LSE ready interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HSIRDYF",
								"description": "HSI ready interrupt flag",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "HSERDYF",
								"description": "HSE ready interrupt flag",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "PLLRDYF",
								"description": "Main PLL (PLL) ready interrupt flag",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "PLLI2SRDYF",
								"description": "PLLI2S ready interrupt flag",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "CSSF",
								"description": "Clock security system interrupt flag",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "LSIRDYIE",
								"description": "LSI ready interrupt enable",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "LSERDYIE",
								"description": "LSE ready interrupt enable",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HSIRDYIE",
								"description": "HSI ready interrupt enable",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "HSERDYIE",
								"description": "HSE ready interrupt enable",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PLLRDYIE",
								"description": "Main PLL (PLL) ready interrupt enable",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PLLI2SRDYIE",
								"description": "PLLI2S ready interrupt enable",
								"bitOffset": "13",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "LSIRDYC",
								"description": "LSI ready interrupt clear",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "LSERDYC",
								"description": "LSE ready interrupt clear",
								"bitOffset": "17",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "HSIRDYC",
								"description": "HSI ready interrupt clear",
								"bitOffset": "18",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "HSERDYC",
								"description": "HSE ready interrupt clear",
								"bitOffset": "19",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "PLLRDYC",
								"description": "Main PLL(PLL) ready interrupt clear",
								"bitOffset": "20",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "PLLI2SRDYC",
								"description": "PLLI2S ready interrupt clear",
								"bitOffset": "21",
								"bitWidth": "1",
								"access": "write-only"
							},
							{
								"name": "CSSC",
								"description": "Clock security system interrupt clear",
								"bitOffset": "23",
								"bitWidth": "1",
								"access": "write-only"
							}
						]
					},
					{
						"name": "AHB1RSTR",
						"displayName": "AHB1RSTR",
						"description": "AHB1 peripheral reset register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "GPIOARST",
								"description": "IO port A reset",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "GPIOBRST",
								"description": "IO port B reset",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "GPIOCRST",
								"description": "IO port C reset",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "GPIODRST",
								"description": "IO port D reset",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "GPIOERST",
								"description": "IO port E reset",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "GPIOHRST",
								"description": "IO port H reset",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CRCRST",
								"description": "CRC reset",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "DMA1RST",
								"description": "DMA2 reset",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "DMA2RST",
								"description": "DMA2 reset",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AHB2RSTR",
						"displayName": "AHB2RSTR",
						"description": "AHB2 peripheral reset register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OTGFSRST",
								"description": "USB OTG FS module reset",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "APB1RSTR",
						"displayName": "APB1RSTR",
						"description": "APB1 peripheral reset register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TIM2RST",
								"description": "TIM2 reset",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TIM3RST",
								"description": "TIM3 reset",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TIM4RST",
								"description": "TIM4 reset",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TIM5RST",
								"description": "TIM5 reset",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "WWDGRST",
								"description": "Window watchdog reset",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SPI2RST",
								"description": "SPI 2 reset",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "SPI3RST",
								"description": "SPI 3 reset",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "UART2RST",
								"description": "USART 2 reset",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "I2C1RST",
								"description": "I2C 1 reset",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "I2C2RST",
								"description": "I2C 2 reset",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "I2C3RST",
								"description": "I2C3 reset",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "PWRRST",
								"description": "Power interface reset",
								"bitOffset": "28",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "APB2RSTR",
						"displayName": "APB2RSTR",
						"description": "APB2 peripheral reset register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TIM1RST",
								"description": "TIM1 reset",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "USART1RST",
								"description": "USART1 reset",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "USART6RST",
								"description": "USART6 reset",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ADCRST",
								"description": "ADC interface reset (common to all ADCs)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "SDIORST",
								"description": "SDIO reset",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SPI1RST",
								"description": "SPI 1 reset",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "SYSCFGRST",
								"description": "System configuration controller reset",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "TIM9RST",
								"description": "TIM9 reset",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "TIM10RST",
								"description": "TIM10 reset",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TIM11RST",
								"description": "TIM11 reset",
								"bitOffset": "18",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AHB1ENR",
						"displayName": "AHB1ENR",
						"description": "AHB1 peripheral clock register",
						"addressOffset": "0x30",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00100000",
						"fields": [
							{
								"name": "GPIOAEN",
								"description": "IO port A clock enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "GPIOBEN",
								"description": "IO port B clock enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "GPIOCEN",
								"description": "IO port C clock enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "GPIODEN",
								"description": "IO port D clock enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "GPIOEEN",
								"description": "IO port E clock enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "GPIOHEN",
								"description": "IO port H clock enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CRCEN",
								"description": "CRC clock enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "DMA1EN",
								"description": "DMA1 clock enable",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "DMA2EN",
								"description": "DMA2 clock enable",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AHB2ENR",
						"displayName": "AHB2ENR",
						"description": "AHB2 peripheral clock enable register",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "OTGFSEN",
								"description": "USB OTG FS clock enable",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "APB1ENR",
						"displayName": "APB1ENR",
						"description": "APB1 peripheral clock enable register",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TIM2EN",
								"description": "TIM2 clock enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TIM3EN",
								"description": "TIM3 clock enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TIM4EN",
								"description": "TIM4 clock enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TIM5EN",
								"description": "TIM5 clock enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "WWDGEN",
								"description": "Window watchdog clock enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SPI2EN",
								"description": "SPI2 clock enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "SPI3EN",
								"description": "SPI3 clock enable",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "USART2EN",
								"description": "USART 2 clock enable",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "I2C1EN",
								"description": "I2C1 clock enable",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "I2C2EN",
								"description": "I2C2 clock enable",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "I2C3EN",
								"description": "I2C3 clock enable",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "PWREN",
								"description": "Power interface clock enable",
								"bitOffset": "28",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "APB2ENR",
						"displayName": "APB2ENR",
						"description": "APB2 peripheral clock enable register",
						"addressOffset": "0x44",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TIM1EN",
								"description": "TIM1 clock enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "USART1EN",
								"description": "USART1 clock enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "USART6EN",
								"description": "USART6 clock enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ADC1EN",
								"description": "ADC1 clock enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "SDIOEN",
								"description": "SDIO clock enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SPI1EN",
								"description": "SPI1 clock enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "SPI4EN",
								"description": "SPI4 clock enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "SYSCFGEN",
								"description": "System configuration controller clock enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "TIM9EN",
								"description": "TIM9 clock enable",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "TIM10EN",
								"description": "TIM10 clock enable",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TIM11EN",
								"description": "TIM11 clock enable",
								"bitOffset": "18",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AHB1LPENR",
						"displayName": "AHB1LPENR",
						"description": "AHB1 peripheral clock enable in low power mode register",
						"addressOffset": "0x50",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x7E6791FF",
						"fields": [
							{
								"name": "GPIOALPEN",
								"description": "IO port A clock enable during sleep mode",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "GPIOBLPEN",
								"description": "IO port B clock enable during Sleep mode",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "GPIOCLPEN",
								"description": "IO port C clock enable during Sleep mode",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "GPIODLPEN",
								"description": "IO port D clock enable during Sleep mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "GPIOELPEN",
								"description": "IO port E clock enable during Sleep mode",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "GPIOHLPEN",
								"description": "IO port H clock enable during Sleep mode",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CRCLPEN",
								"description": "CRC clock enable during Sleep mode",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "FLITFLPEN",
								"description": "Flash interface clock enable during Sleep mode",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "SRAM1LPEN",
								"description": "SRAM 1interface clock enable during Sleep mode",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "DMA1LPEN",
								"description": "DMA1 clock enable during Sleep mode",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "DMA2LPEN",
								"description": "DMA2 clock enable during Sleep mode",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "AHB2LPENR",
						"displayName": "AHB2LPENR",
						"description": "AHB2 peripheral clock enable in low power mode register",
						"addressOffset": "0x54",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x000000F1",
						"fields": [
							{
								"name": "OTGFSLPEN",
								"description": "USB OTG FS clock enable during Sleep mode",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "APB1LPENR",
						"displayName": "APB1LPENR",
						"description": "APB1 peripheral clock enable in low power mode register",
						"addressOffset": "0x60",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x36FEC9FF",
						"fields": [
							{
								"name": "TIM2LPEN",
								"description": "TIM2 clock enable during Sleep mode",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TIM3LPEN",
								"description": "TIM3 clock enable during Sleep mode",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TIM4LPEN",
								"description": "TIM4 clock enable during Sleep mode",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TIM5LPEN",
								"description": "TIM5 clock enable during Sleep mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "WWDGLPEN",
								"description": "Window watchdog clock enable during Sleep mode",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SPI2LPEN",
								"description": "SPI2 clock enable during Sleep mode",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "SPI3LPEN",
								"description": "SPI3 clock enable during Sleep mode",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "USART2LPEN",
								"description": "USART2 clock enable during Sleep mode",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "I2C1LPEN",
								"description": "I2C1 clock enable during Sleep mode",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "I2C2LPEN",
								"description": "I2C2 clock enable during Sleep mode",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "I2C3LPEN",
								"description": "I2C3 clock enable during Sleep mode",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "PWRLPEN",
								"description": "Power interface clock enable during Sleep mode",
								"bitOffset": "28",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "APB2LPENR",
						"displayName": "APB2LPENR",
						"description": "APB2 peripheral clock enabled in low power mode register",
						"addressOffset": "0x64",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00075F33",
						"fields": [
							{
								"name": "TIM1LPEN",
								"description": "TIM1 clock enable during Sleep mode",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "USART1LPEN",
								"description": "USART1 clock enable during Sleep mode",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "USART6LPEN",
								"description": "USART6 clock enable during Sleep mode",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "ADC1LPEN",
								"description": "ADC1 clock enable during Sleep mode",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "SDIOLPEN",
								"description": "SDIO clock enable during Sleep mode",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "SPI1LPEN",
								"description": "SPI 1 clock enable during Sleep mode",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "SPI4LPEN",
								"description": "SPI4 clock enable during Sleep mode",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "SYSCFGLPEN",
								"description": "System configuration controller clock enable during Sleep mode",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "TIM9LPEN",
								"description": "TIM9 clock enable during sleep mode",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "TIM10LPEN",
								"description": "TIM10 clock enable during Sleep mode",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TIM11LPEN",
								"description": "TIM11 clock enable during Sleep mode",
								"bitOffset": "18",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "BDCR",
						"displayName": "BDCR",
						"description": "Backup domain control register",
						"addressOffset": "0x70",
						"size": "0x20",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "LSEON",
								"description": "External low-speed oscillator enable",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "LSERDY",
								"description": "External low-speed oscillator ready",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "LSEBYP",
								"description": "External low-speed oscillator bypass",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "RTCSEL",
								"description": "RTC clock source selection",
								"bitOffset": "8",
								"bitWidth": "2",
								"access": "read-write"
							},
							{
								"name": "RTCEN",
								"description": "RTC clock enable",
								"bitOffset": "15",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "BDRST",
								"description": "Backup domain software reset",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "CSR",
						"displayName": "CSR",
						"description": "Clock control & status register",
						"addressOffset": "0x74",
						"size": "0x20",
						"resetValue": "0x0E000000",
						"fields": [
							{
								"name": "LSION",
								"description": "Internal low-speed oscillator enable",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "LSIRDY",
								"description": "Internal low-speed oscillator ready",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "RMVF",
								"description": "Remove reset flag",
								"bitOffset": "24",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "BORRSTF",
								"description": "BOR reset flag",
								"bitOffset": "25",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PADRSTF",
								"description": "PIN reset flag",
								"bitOffset": "26",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "PORRSTF",
								"description": "POR/PDR reset flag",
								"bitOffset": "27",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "SFTRSTF",
								"description": "Software reset flag",
								"bitOffset": "28",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "WDGRSTF",
								"description": "Independent watchdog reset flag",
								"bitOffset": "29",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "WWDGRSTF",
								"description": "Window watchdog reset flag",
								"bitOffset": "30",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "LPWRRSTF",
								"description": "Low-power reset flag",
								"bitOffset": "31",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "SSCGR",
						"displayName": "SSCGR",
						"description": "Spread spectrum clock generation register",
						"addressOffset": "0x80",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MODPER",
								"description": "Modulation period",
								"bitOffset": "0",
								"bitWidth": "13"
							},
							{
								"name": "INCSTEP",
								"description": "Incrementation step",
								"bitOffset": "13",
								"bitWidth": "15"
							},
							{
								"name": "SPREADSEL",
								"description": "Spread Select",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "SSCGEN",
								"description": "Spread spectrum modulation enable",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "PLLI2SCFGR",
						"displayName": "PLLI2SCFGR",
						"description": "PLLI2S configuration register",
						"addressOffset": "0x84",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x20003000",
						"fields": [
							{
								"name": "PLLI2SNx",
								"description": "PLLI2S multiplication factor for VCO",
								"bitOffset": "6",
								"bitWidth": "9"
							},
							{
								"name": "PLLI2SRx",
								"description": "PLLI2S division factor for I2S clocks",
								"bitOffset": "28",
								"bitWidth": "3"
							}
						]
					}
				]
			},
			{
				"name": "RTC",
				"description": "Real-time clock",
				"groupName": "RTC",
				"baseAddress": "0x40002800",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "I2C2_EV",
						"description": "I2C2 event interrupt",
						"value": "33"
					},
					{
						"name": "I2C2_ER",
						"description": "I2C2 error interrupt",
						"value": "34"
					}
				],
				"registers": [
					{
						"name": "TR",
						"displayName": "TR",
						"description": "Time register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SU",
								"description": "Second units in BCD format",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "ST",
								"description": "Second tens in BCD format",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MNU",
								"description": "Minute units in BCD format",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "MNT",
								"description": "Minute tens in BCD format",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "HU",
								"description": "Hour units in BCD format",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "HT",
								"description": "Hour tens in BCD format",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PM",
								"description": "AM/PM notation",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DR",
						"displayName": "DR",
						"description": "Date register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00002101",
						"fields": [
							{
								"name": "DU",
								"description": "Date units in BCD format",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "DT",
								"description": "Date tens in BCD format",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "MU",
								"description": "Month units in BCD format",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "MT",
								"description": "Month tens in BCD format",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "WDU",
								"description": "Week day units",
								"bitOffset": "13",
								"bitWidth": "3"
							},
							{
								"name": "YU",
								"description": "Year units in BCD format",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "YT",
								"description": "Year tens in BCD format",
								"bitOffset": "20",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CR",
						"displayName": "CR",
						"description": "Control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "WCKSEL",
								"description": "Wakeup clock selection",
								"bitOffset": "0",
								"bitWidth": "3"
							},
							{
								"name": "TSEDGE",
								"description": "Time-stamp event active edge",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "REFCKON",
								"description": "Reference clock detection enable (50 or 60 Hz)",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "BYPSHAD",
								"description": "Bypass the shadow registers",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "FMT",
								"description": "Hour format",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "DCE",
								"description": "Coarse digital calibration enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ALRAE",
								"description": "Alarm A enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "ALRBE",
								"description": "Alarm B enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "WUTE",
								"description": "Wakeup timer enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "TSE",
								"description": "Time stamp enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "ALRAIE",
								"description": "Alarm A interrupt enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "ALRBIE",
								"description": "Alarm B interrupt enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "WUTIE",
								"description": "Wakeup timer interrupt enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "TSIE",
								"description": "Time-stamp interrupt enable",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "ADD1H",
								"description": "Add 1 hour (summer time change)",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "SUB1H",
								"description": "Subtract 1 hour (winter time change)",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "BKP",
								"description": "Backup",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "COSEL",
								"description": "Calibration Output selection",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "POL",
								"description": "Output polarity",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "OSEL",
								"description": "Output selection",
								"bitOffset": "21",
								"bitWidth": "2"
							},
							{
								"name": "COE",
								"description": "Calibration output enable",
								"bitOffset": "23",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ISR",
						"displayName": "ISR",
						"description": "Initialization and status register",
						"addressOffset": "0xC",
						"size": "0x20",
						"resetValue": "0x00000007",
						"fields": [
							{
								"name": "ALRAWF",
								"description": "Alarm A write flag",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "ALRBWF",
								"description": "Alarm B write flag",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "WUTWF",
								"description": "Wakeup timer write flag",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "SHPF",
								"description": "Shift operation pending",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "INITS",
								"description": "Initialization status flag",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "RSF",
								"description": "Registers synchronization flag",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "INITF",
								"description": "Initialization flag",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "INIT",
								"description": "Initialization mode",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ALRAF",
								"description": "Alarm A flag",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "ALRBF",
								"description": "Alarm B flag",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "WUTF",
								"description": "Wakeup timer flag",
								"bitOffset": "10",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TSF",
								"description": "Time-stamp flag",
								"bitOffset": "11",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TSOVF",
								"description": "Time-stamp overflow flag",
								"bitOffset": "12",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TAMP1F",
								"description": "Tamper detection flag",
								"bitOffset": "13",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TAMP2F",
								"description": "TAMPER2 detection flag",
								"bitOffset": "14",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "RECALPF",
								"description": "Recalibration pending Flag",
								"bitOffset": "16",
								"bitWidth": "1",
								"access": "read-only"
							}
						]
					},
					{
						"name": "PRER",
						"displayName": "PRER",
						"description": "Prescaler register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x007F00FF",
						"fields": [
							{
								"name": "PREDIV_S",
								"description": "Synchronous prescaler factor",
								"bitOffset": "0",
								"bitWidth": "15"
							},
							{
								"name": "PREDIV_A",
								"description": "Asynchronous prescaler factor",
								"bitOffset": "16",
								"bitWidth": "7"
							}
						]
					},
					{
						"name": "WUTR",
						"displayName": "WUTR",
						"description": "Wakeup timer register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000FFFF",
						"fields": [
							{
								"name": "WUT",
								"description": "Wakeup auto-reload value bits",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CALIBR",
						"displayName": "CALIBR",
						"description": "Calibration register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DC",
								"description": "Digital calibration",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "DCS",
								"description": "Digital calibration sign",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ALRMAR",
						"displayName": "ALRMAR",
						"description": "Alarm A register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SU",
								"description": "Second units in BCD format",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "ST",
								"description": "Second tens in BCD format",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSK1",
								"description": "Alarm A seconds mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "MNU",
								"description": "Minute units in BCD format",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "MNT",
								"description": "Minute tens in BCD format",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "MSK2",
								"description": "Alarm A minutes mask",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "HU",
								"description": "Hour units in BCD format",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "HT",
								"description": "Hour tens in BCD format",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PM",
								"description": "AM/PM notation",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "MSK3",
								"description": "Alarm A hours mask",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "DU",
								"description": "Date units or day in BCD format",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "DT",
								"description": "Date tens in BCD format",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "WDSEL",
								"description": "Week day selection",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "MSK4",
								"description": "Alarm A date mask",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ALRMBR",
						"displayName": "ALRMBR",
						"description": "Alarm B register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SU",
								"description": "Second units in BCD format",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "ST",
								"description": "Second tens in BCD format",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSK1",
								"description": "Alarm B seconds mask",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "MNU",
								"description": "Minute units in BCD format",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "MNT",
								"description": "Minute tens in BCD format",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "MSK2",
								"description": "Alarm B minutes mask",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "HU",
								"description": "Hour units in BCD format",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "HT",
								"description": "Hour tens in BCD format",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PM",
								"description": "AM/PM notation",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "MSK3",
								"description": "Alarm B hours mask",
								"bitOffset": "23",
								"bitWidth": "1"
							},
							{
								"name": "DU",
								"description": "Date units or day in BCD format",
								"bitOffset": "24",
								"bitWidth": "4"
							},
							{
								"name": "DT",
								"description": "Date tens in BCD format",
								"bitOffset": "28",
								"bitWidth": "2"
							},
							{
								"name": "WDSEL",
								"description": "Week day selection",
								"bitOffset": "30",
								"bitWidth": "1"
							},
							{
								"name": "MSK4",
								"description": "Alarm B date mask",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "WPR",
						"displayName": "WPR",
						"description": "Write protection register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "KEY",
								"description": "Write protection key",
								"bitOffset": "0",
								"bitWidth": "8"
							}
						]
					},
					{
						"name": "SSR",
						"displayName": "SSR",
						"description": "Sub second register",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SS",
								"description": "Sub second value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "SHIFTR",
						"displayName": "SHIFTR",
						"description": "Shift control register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SUBFS",
								"description": "Subtract a fraction of a second",
								"bitOffset": "0",
								"bitWidth": "15"
							},
							{
								"name": "ADD1S",
								"description": "Add one second",
								"bitOffset": "31",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "TSTR",
						"displayName": "TSTR",
						"description": "Time stamp time register",
						"addressOffset": "0x30",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SU",
								"description": "Second units in BCD format",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "ST",
								"description": "Second tens in BCD format",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MNU",
								"description": "Minute units in BCD format",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "MNT",
								"description": "Minute tens in BCD format",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "HU",
								"description": "Hour units in BCD format",
								"bitOffset": "16",
								"bitWidth": "4"
							},
							{
								"name": "HT",
								"description": "Hour tens in BCD format",
								"bitOffset": "20",
								"bitWidth": "2"
							},
							{
								"name": "PM",
								"description": "AM/PM notation",
								"bitOffset": "22",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "TSDR",
						"displayName": "TSDR",
						"description": "Time stamp date register",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DU",
								"description": "Date units in BCD format",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "DT",
								"description": "Date tens in BCD format",
								"bitOffset": "4",
								"bitWidth": "2"
							},
							{
								"name": "MU",
								"description": "Month units in BCD format",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "MT",
								"description": "Month tens in BCD format",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "WDU",
								"description": "Week day units",
								"bitOffset": "13",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "TSSSR",
						"displayName": "TSSSR",
						"description": "Timestamp sub second register",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SS",
								"description": "Sub second value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CALR",
						"displayName": "CALR",
						"description": "Calibration register",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CALM",
								"description": "Calibration minus",
								"bitOffset": "0",
								"bitWidth": "9"
							},
							{
								"name": "CALW16",
								"description": "Use a 16-second calibration cycle period",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "CALW8",
								"description": "Use an 8-second calibration cycle period",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "CALP",
								"description": "Increase frequency of RTC by 488.5 ppm",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "TAFCR",
						"displayName": "TAFCR",
						"description": "Tamper and alternate function configuration register",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "TAMP1E",
								"description": "Tamper 1 detection enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "TAMP1TRG",
								"description": "Active level for tamper 1",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "TAMPIE",
								"description": "Tamper interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TAMP2E",
								"description": "Tamper 2 detection enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TAMP2TRG",
								"description": "Active level for tamper 2",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TAMPTS",
								"description": "Activate timestamp on tamper detection event",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "TAMPFREQ",
								"description": "Tamper sampling frequency",
								"bitOffset": "8",
								"bitWidth": "3"
							},
							{
								"name": "TAMPFLT",
								"description": "Tamper filter count",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "TAMPPRCH",
								"description": "Tamper precharge duration",
								"bitOffset": "13",
								"bitWidth": "2"
							},
							{
								"name": "TAMPPUDIS",
								"description": "TAMPER pull-up disable",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "TAMP1INSEL",
								"description": "TAMPER1 mapping",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "TSINSEL",
								"description": "TIMESTAMP mapping",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "ALARMOUTTYPE",
								"description": "AFO_ALARM output type",
								"bitOffset": "18",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ALRMASSR",
						"displayName": "ALRMASSR",
						"description": "Alarm A sub second register",
						"addressOffset": "0x44",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SS",
								"description": "Sub seconds value",
								"bitOffset": "0",
								"bitWidth": "15"
							},
							{
								"name": "MASKSS",
								"description": "Mask the most-significant bits starting at this bit",
								"bitOffset": "24",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "ALRMBSSR",
						"displayName": "ALRMBSSR",
						"description": "Alarm B sub second register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "SS",
								"description": "Sub seconds value",
								"bitOffset": "0",
								"bitWidth": "15"
							},
							{
								"name": "MASKSS",
								"description": "Mask the most-significant bits starting at this bit",
								"bitOffset": "24",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "BKP0R",
						"displayName": "BKP0R",
						"description": "Backup register",
						"addressOffset": "0x50",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP1R",
						"displayName": "BKP1R",
						"description": "Backup register",
						"addressOffset": "0x54",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP2R",
						"displayName": "BKP2R",
						"description": "Backup register",
						"addressOffset": "0x58",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP3R",
						"displayName": "BKP3R",
						"description": "Backup register",
						"addressOffset": "0x5C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP4R",
						"displayName": "BKP4R",
						"description": "Backup register",
						"addressOffset": "0x60",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP5R",
						"displayName": "BKP5R",
						"description": "Backup register",
						"addressOffset": "0x64",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP6R",
						"displayName": "BKP6R",
						"description": "Backup register",
						"addressOffset": "0x68",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP7R",
						"displayName": "BKP7R",
						"description": "Backup register",
						"addressOffset": "0x6C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP8R",
						"displayName": "BKP8R",
						"description": "Backup register",
						"addressOffset": "0x70",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP9R",
						"displayName": "BKP9R",
						"description": "Backup register",
						"addressOffset": "0x74",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP10R",
						"displayName": "BKP10R",
						"description": "Backup register",
						"addressOffset": "0x78",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP11R",
						"displayName": "BKP11R",
						"description": "Backup register",
						"addressOffset": "0x7C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP12R",
						"displayName": "BKP12R",
						"description": "Backup register",
						"addressOffset": "0x80",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP13R",
						"displayName": "BKP13R",
						"description": "Backup register",
						"addressOffset": "0x84",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP14R",
						"displayName": "BKP14R",
						"description": "Backup register",
						"addressOffset": "0x88",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP15R",
						"displayName": "BKP15R",
						"description": "Backup register",
						"addressOffset": "0x8C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP16R",
						"displayName": "BKP16R",
						"description": "Backup register",
						"addressOffset": "0x90",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP17R",
						"displayName": "BKP17R",
						"description": "Backup register",
						"addressOffset": "0x94",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP18R",
						"displayName": "BKP18R",
						"description": "Backup register",
						"addressOffset": "0x98",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "BKP19R",
						"displayName": "BKP19R",
						"description": "Backup register",
						"addressOffset": "0x9C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "BKP",
								"description": "BKP",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					}
				]
			},
			{
				"name": "SDIO",
				"description": "Secure digital input/output interface",
				"groupName": "SDIO",
				"baseAddress": "0x40012C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "I2C3_EV",
						"description": "I2C3 event interrupt",
						"value": "72"
					},
					{
						"name": "I2C3_ER",
						"description": "I2C3 error interrupt",
						"value": "73"
					}
				],
				"registers": [
					{
						"name": "POWER",
						"displayName": "POWER",
						"description": "Power control register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "PWRCTRL",
								"description": "PWRCTRL",
								"bitOffset": "0",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CLKCR",
						"displayName": "CLKCR",
						"description": "SDI clock control register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CLKDIV",
								"description": "Clock divide factor",
								"bitOffset": "0",
								"bitWidth": "8"
							},
							{
								"name": "CLKEN",
								"description": "Clock enable bit",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PWRSAV",
								"description": "Power saving configuration bit",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "BYPASS",
								"description": "Clock divider bypass enable bit",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "WIDBUS",
								"description": "Wide bus mode enable bit",
								"bitOffset": "11",
								"bitWidth": "2"
							},
							{
								"name": "NEGEDGE",
								"description": "SDIO_CK dephasing selection bit",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "HWFC_EN",
								"description": "HW Flow Control enable",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ARG",
						"displayName": "ARG",
						"description": "Argument register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CMDARG",
								"description": "Command argument",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "CMD",
						"displayName": "CMD",
						"description": "Command register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CMDINDEX",
								"description": "Command index",
								"bitOffset": "0",
								"bitWidth": "6"
							},
							{
								"name": "WAITRESP",
								"description": "Wait for response bits",
								"bitOffset": "6",
								"bitWidth": "2"
							},
							{
								"name": "WAITINT",
								"description": "CPSM waits for interrupt request",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "WAITPEND",
								"description": "CPSM Waits for ends of data transfer (CmdPend internal signal).",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CPSMEN",
								"description": "Command path state machine (CPSM) Enable bit",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "SDIOSuspend",
								"description": "SD I/O suspend command",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "ENCMDcompl",
								"description": "Enable CMD completion",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "nIEN",
								"description": "Not Interrupt Enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "CE_ATACMD",
								"description": "CE-ATA command",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "RESPCMD",
						"displayName": "RESPCMD",
						"description": "Command response register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "RESPCMD",
								"description": "Response command index",
								"bitOffset": "0",
								"bitWidth": "6"
							}
						]
					},
					{
						"name": "RESP1",
						"displayName": "RESP1",
						"description": "Response 1..4 register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CARDSTATUS1",
								"description": "Card Status",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "RESP2",
						"displayName": "RESP2",
						"description": "Response 1..4 register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CARDSTATUS2",
								"description": "Card Status",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "RESP3",
						"displayName": "RESP3",
						"description": "Response 1..4 register",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CARDSTATUS3",
								"description": "Card Status",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "RESP4",
						"displayName": "RESP4",
						"description": "Response 1..4 register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CARDSTATUS4",
								"description": "Card Status",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "DTIMER",
						"displayName": "DTIMER",
						"description": "Data timer register",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DATATIME",
								"description": "Data timeout period",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					},
					{
						"name": "DLEN",
						"displayName": "DLEN",
						"description": "Data length register",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DATALENGTH",
								"description": "Data length value",
								"bitOffset": "0",
								"bitWidth": "25"
							}
						]
					},
					{
						"name": "DCTRL",
						"displayName": "DCTRL",
						"description": "Data control register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DTEN",
								"description": "DTEN",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DTDIR",
								"description": "Data transfer direction selection",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "DTMODE",
								"description": "Data transfer mode selection 1: Stream or SDIO multibyte data transfer.",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "DMAEN",
								"description": "DMA enable bit",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "DBLOCKSIZE",
								"description": "Data block size",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "RWSTART",
								"description": "Read wait start",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "RWSTOP",
								"description": "Read wait stop",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "RWMOD",
								"description": "Read wait mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "SDIOEN",
								"description": "SD I/O enable functions",
								"bitOffset": "11",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DCOUNT",
						"displayName": "DCOUNT",
						"description": "Data counter register",
						"addressOffset": "0x30",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DATACOUNT",
								"description": "Data count value",
								"bitOffset": "0",
								"bitWidth": "25"
							}
						]
					},
					{
						"name": "STA",
						"displayName": "STA",
						"description": "Status register",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCRCFAIL",
								"description": "Command response received (CRC check failed)",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DCRCFAIL",
								"description": "Data block sent/received (CRC check failed)",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CTIMEOUT",
								"description": "Command response timeout",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "DTIMEOUT",
								"description": "Data timeout",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TXUNDERR",
								"description": "Transmit FIFO underrun error",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "RXOVERR",
								"description": "Received FIFO overrun error",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CMDREND",
								"description": "Command response received (CRC check passed)",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CMDSENT",
								"description": "Command sent (no response required)",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "DATAEND",
								"description": "Data end (data counter, SDIDCOUNT, is zero)",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "STBITERR",
								"description": "Start bit not detected on all data signals in wide bus mode",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DBCKEND",
								"description": "Data block sent/received (CRC check passed)",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CMDACT",
								"description": "Command transfer in progress",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "TXACT",
								"description": "Data transmit in progress",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "RXACT",
								"description": "Data receive in progress",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "TXFIFOHE",
								"description": "Transmit FIFO half empty: at least 8 words can be written into the FIFO",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "RXFIFOHF",
								"description": "Receive FIFO half full: there are at least 8 words in the FIFO",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "TXFIFOF",
								"description": "Transmit FIFO full",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "RXFIFOF",
								"description": "Receive FIFO full",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TXFIFOE",
								"description": "Transmit FIFO empty",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "RXFIFOE",
								"description": "Receive FIFO empty",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "TXDAVL",
								"description": "Data available in transmit FIFO",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "RXDAVL",
								"description": "Data available in receive FIFO",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "SDIOIT",
								"description": "SDIO interrupt received",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "CEATAEND",
								"description": "CE-ATA command completion signal received for CMD61",
								"bitOffset": "23",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "ICR",
						"displayName": "ICR",
						"description": "Interrupt clear register",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCRCFAILC",
								"description": "CCRCFAIL flag clear bit",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DCRCFAILC",
								"description": "DCRCFAIL flag clear bit",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CTIMEOUTC",
								"description": "CTIMEOUT flag clear bit",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "DTIMEOUTC",
								"description": "DTIMEOUT flag clear bit",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TXUNDERRC",
								"description": "TXUNDERR flag clear bit",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "RXOVERRC",
								"description": "RXOVERR flag clear bit",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CMDRENDC",
								"description": "CMDREND flag clear bit",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CMDSENTC",
								"description": "CMDSENT flag clear bit",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "DATAENDC",
								"description": "DATAEND flag clear bit",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "STBITERRC",
								"description": "STBITERR flag clear bit",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DBCKENDC",
								"description": "DBCKEND flag clear bit",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "SDIOITC",
								"description": "SDIOIT flag clear bit",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "CEATAENDC",
								"description": "CEATAEND flag clear bit",
								"bitOffset": "23",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "MASK",
						"displayName": "MASK",
						"description": "Mask register",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCRCFAILIE",
								"description": "Command CRC fail interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "DCRCFAILIE",
								"description": "Data CRC fail interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CTIMEOUTIE",
								"description": "Command timeout interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "DTIMEOUTIE",
								"description": "Data timeout interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "TXUNDERRIE",
								"description": "Tx FIFO underrun error interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "RXOVERRIE",
								"description": "Rx FIFO overrun error interrupt enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CMDRENDIE",
								"description": "Command response received interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CMDSENTIE",
								"description": "Command sent interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "DATAENDIE",
								"description": "Data end interrupt enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "STBITERRIE",
								"description": "Start bit error interrupt enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "DBCKENDIE",
								"description": "Data block end interrupt enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CMDACTIE",
								"description": "Command acting interrupt enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "TXACTIE",
								"description": "Data transmit acting interrupt enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "RXACTIE",
								"description": "Data receive acting interrupt enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "TXFIFOHEIE",
								"description": "Tx FIFO half empty interrupt enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "RXFIFOHFIE",
								"description": "Rx FIFO half full interrupt enable",
								"bitOffset": "15",
								"bitWidth": "1"
							},
							{
								"name": "TXFIFOFIE",
								"description": "Tx FIFO full interrupt enable",
								"bitOffset": "16",
								"bitWidth": "1"
							},
							{
								"name": "RXFIFOFIE",
								"description": "Rx FIFO full interrupt enable",
								"bitOffset": "17",
								"bitWidth": "1"
							},
							{
								"name": "TXFIFOEIE",
								"description": "Tx FIFO empty interrupt enable",
								"bitOffset": "18",
								"bitWidth": "1"
							},
							{
								"name": "RXFIFOEIE",
								"description": "Rx FIFO empty interrupt enable",
								"bitOffset": "19",
								"bitWidth": "1"
							},
							{
								"name": "TXDAVLIE",
								"description": "Data available in Tx FIFO interrupt enable",
								"bitOffset": "20",
								"bitWidth": "1"
							},
							{
								"name": "RXDAVLIE",
								"description": "Data available in Rx FIFO interrupt enable",
								"bitOffset": "21",
								"bitWidth": "1"
							},
							{
								"name": "SDIOITIE",
								"description": "SDIO mode interrupt received interrupt enable",
								"bitOffset": "22",
								"bitWidth": "1"
							},
							{
								"name": "CEATAENDIE",
								"description": "CE-ATA command completion signal received interrupt enable",
								"bitOffset": "23",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "FIFOCNT",
						"displayName": "FIFOCNT",
						"description": "FIFO counter register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "FIFOCOUNT",
								"description": "Remaining number of words to be written to or read from the FIFO.",
								"bitOffset": "0",
								"bitWidth": "24"
							}
						]
					},
					{
						"name": "FIFO",
						"displayName": "FIFO",
						"description": "Data FIFO register",
						"addressOffset": "0x80",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "FIFOData",
								"description": "Receive and transmit FIFO data",
								"bitOffset": "0",
								"bitWidth": "32"
							}
						]
					}
				]
			},
			{
				"name": "SPI1",
				"derivedFrom": "I2S2ext",
				"baseAddress": "0x40013000",
				"qemuGroupName": "SPI"
			},
			{
				"name": "SPI2",
				"derivedFrom": "I2S2ext",
				"baseAddress": "0x40003800",
				"interrupts": [
					{
						"name": "SPI1",
						"description": "SPI1 global interrupt",
						"value": "35"
					}
				],
				"qemuGroupName": "SPI"
			},
			{
				"name": "SPI3",
				"derivedFrom": "I2S2ext",
				"baseAddress": "0x40003C00",
				"interrupts": [
					{
						"name": "SPI2",
						"description": "SPI2 global interrupt",
						"value": "36"
					}
				],
				"qemuGroupName": "SPI"
			},
			{
				"name": "SPI4",
				"derivedFrom": "I2S2ext",
				"baseAddress": "0x40013400",
				"interrupts": [
					{
						"name": "SPI3",
						"description": "SPI3 global interrupt",
						"value": "51"
					}
				]
			},
			{
				"name": "SPI5",
				"derivedFrom": "I2S2ext",
				"baseAddress": "0x40015000"
			},
			{
				"name": "SYSCFG",
				"description": "System configuration controller",
				"groupName": "SYSCFG",
				"baseAddress": "0x40013800",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "MEMRM",
						"displayName": "MEMRM",
						"description": "Memory remap register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "MEM_MODE",
								"description": "MEM_MODE",
								"bitOffset": "0",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "PMC",
						"displayName": "PMC",
						"description": "Peripheral mode configuration register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ADC1DC2",
								"description": "ADC1DC2",
								"bitOffset": "16",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EXTICR1",
						"displayName": "EXTICR1",
						"description": "External interrupt configuration register 1",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "EXTI0",
								"description": "EXTI x configuration (x = 0 to 3)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "EXTI1",
								"description": "EXTI x configuration (x = 0 to 3)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "EXTI2",
								"description": "EXTI x configuration (x = 0 to 3)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "EXTI3",
								"description": "EXTI x configuration (x = 0 to 3)",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "EXTICR2",
						"displayName": "EXTICR2",
						"description": "External interrupt configuration register 2",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "EXTI4",
								"description": "EXTI x configuration (x = 4 to 7)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "EXTI5",
								"description": "EXTI x configuration (x = 4 to 7)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "EXTI6",
								"description": "EXTI x configuration (x = 4 to 7)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "EXTI7",
								"description": "EXTI x configuration (x = 4 to 7)",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "EXTICR3",
						"displayName": "EXTICR3",
						"description": "External interrupt configuration register 3",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "EXTI8",
								"description": "EXTI x configuration (x = 8 to 11)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "EXTI9",
								"description": "EXTI x configuration (x = 8 to 11)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "EXTI10",
								"description": "EXTI10",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "EXTI11",
								"description": "EXTI x configuration (x = 8 to 11)",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "EXTICR4",
						"displayName": "EXTICR4",
						"description": "External interrupt configuration register 4",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "EXTI12",
								"description": "EXTI x configuration (x = 12 to 15)",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "EXTI13",
								"description": "EXTI x configuration (x = 12 to 15)",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "EXTI14",
								"description": "EXTI x configuration (x = 12 to 15)",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "EXTI15",
								"description": "EXTI x configuration (x = 12 to 15)",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CMPCR",
						"displayName": "CMPCR",
						"description": "Compensation cell control register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-only",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CMP_PD",
								"description": "Compensation cell power-down",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "READY",
								"description": "READY",
								"bitOffset": "8",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "TIM1",
				"description": "Advanced-timers",
				"groupName": "TIM",
				"baseAddress": "0x40010000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OPM",
								"description": "One-pulse mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Direction",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CMS",
								"description": "Center-aligned mode selection",
								"bitOffset": "5",
								"bitWidth": "2"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CCPC",
								"description": "Capture/compare preloaded control",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CCUS",
								"description": "Capture/compare control update selection",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CCDS",
								"description": "Capture/compare DMA selection",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "MMS",
								"description": "Master mode selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "TI1S",
								"description": "TI1 selection",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "OIS1",
								"description": "Output Idle state 1",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "OIS1N",
								"description": "Output Idle state 1",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "OIS2",
								"description": "Output Idle state 2",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OIS2N",
								"description": "Output Idle state 2",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OIS3",
								"description": "Output Idle state 3",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "OIS3N",
								"description": "Output Idle state 3",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "OIS4",
								"description": "Output Idle state 4",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SMCR",
						"displayName": "SMCR",
						"description": "Slave mode control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SMS",
								"description": "Slave mode selection",
								"bitOffset": "0",
								"bitWidth": "3"
							},
							{
								"name": "TS",
								"description": "Trigger selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSM",
								"description": "Master/Slave mode",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ETF",
								"description": "External trigger filter",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "ETPS",
								"description": "External trigger prescaler",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "ECE",
								"description": "External clock enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ETP",
								"description": "External trigger polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IE",
								"description": "Capture/Compare 2 interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IE",
								"description": "Capture/Compare 3 interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IE",
								"description": "Capture/Compare 4 interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "COMIE",
								"description": "COM interrupt enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TIE",
								"description": "Trigger interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "BIE",
								"description": "Break interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "UDE",
								"description": "Update DMA request enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC1DE",
								"description": "Capture/Compare 1 DMA request enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2DE",
								"description": "Capture/Compare 2 DMA request enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3DE",
								"description": "Capture/Compare 3 DMA request enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4DE",
								"description": "Capture/Compare 4 DMA request enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "COMDE",
								"description": "COM DMA request enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "TDE",
								"description": "Trigger DMA request enable",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IF",
								"description": "Capture/Compare 2 interrupt flag",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IF",
								"description": "Capture/Compare 3 interrupt flag",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IF",
								"description": "Capture/Compare 4 interrupt flag",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "COMIF",
								"description": "COM interrupt flag",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TIF",
								"description": "Trigger interrupt flag",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "BIF",
								"description": "Break interrupt flag",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2OF",
								"description": "Capture/compare 2 overcapture flag",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3OF",
								"description": "Capture/Compare 3 overcapture flag",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4OF",
								"description": "Capture/Compare 4 overcapture flag",
								"bitOffset": "12",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2G",
								"description": "Capture/compare 2 generation",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3G",
								"description": "Capture/compare 3 generation",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4G",
								"description": "Capture/compare 4 generation",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "COMG",
								"description": "Capture/Compare control update generation",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TG",
								"description": "Trigger generation",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "BG",
								"description": "Break generation",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "Output Compare 1 fast enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "Output Compare 1 preload enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "Output Compare 1 mode",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC1CE",
								"description": "Output Compare 1 clear enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC2FE",
								"description": "Output Compare 2 fast enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC2PE",
								"description": "Output Compare 2 preload enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC2M",
								"description": "Output Compare 2 mode",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "OC2CE",
								"description": "Output Compare 2 clear enable",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC2PCS",
								"description": "Input capture 2 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC2F",
								"description": "Input capture 2 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCMR2_Output",
						"displayName": "CCMR2_Output",
						"description": "Capture/compare mode register 2 (output mode)",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "Capture/Compare 3 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC3FE",
								"description": "Output compare 3 fast enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC3PE",
								"description": "Output compare 3 preload enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC3M",
								"description": "Output compare 3 mode",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC3CE",
								"description": "Output compare 3 clear enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC4S",
								"description": "Capture/Compare 4 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC4FE",
								"description": "Output compare 4 fast enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC4PE",
								"description": "Output compare 4 preload enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC4M",
								"description": "Output compare 4 mode",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "OC4CE",
								"description": "Output compare 4 clear enable",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR2_Input",
						"displayName": "CCMR2_Input",
						"description": "Capture/compare mode register 2 (input mode)",
						"headerStructName": "CCMR2_Output",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "Capture/compare 3 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "IC3PSC",
								"description": "Input capture 3 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC3F",
								"description": "Input capture 3 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC4S",
								"description": "Capture/Compare 4 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC4PSC",
								"description": "Input capture 4 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC4F",
								"description": "Input capture 4 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NE",
								"description": "Capture/Compare 1 complementary output enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC2E",
								"description": "Capture/Compare 2 output enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CC2P",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CC2NE",
								"description": "Capture/Compare 2 complementary output enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CC2NP",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC3E",
								"description": "Capture/Compare 3 output enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC3P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC3NE",
								"description": "Capture/Compare 3 complementary output enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3NP",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4E",
								"description": "Capture/Compare 4 output enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "CC4P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "13",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT",
								"description": "Counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR",
								"description": "Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1",
								"description": "Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR2",
						"displayName": "CCR2",
						"description": "Capture/compare register 2",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR2",
								"description": "Capture/Compare 2 value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR3",
						"displayName": "CCR3",
						"description": "Capture/compare register 3",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR3",
								"description": "Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR4",
						"displayName": "CCR4",
						"description": "Capture/compare register 4",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR4",
								"description": "Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DCR",
						"displayName": "DCR",
						"description": "DMA control register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DBA",
								"description": "DMA base address",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "DBL",
								"description": "DMA burst length",
								"bitOffset": "8",
								"bitWidth": "5"
							}
						]
					},
					{
						"name": "DMAR",
						"displayName": "DMAR",
						"description": "DMA address for full transfer",
						"addressOffset": "0x4C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DMAB",
								"description": "DMA register for burst accesses",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "RCR",
						"displayName": "RCR",
						"description": "Repetition counter register",
						"addressOffset": "0x30",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "REP",
								"description": "Repetition counter value",
								"bitOffset": "0",
								"bitWidth": "8"
							}
						]
					},
					{
						"name": "BDTR",
						"displayName": "BDTR",
						"description": "Break and dead-time register",
						"addressOffset": "0x44",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DTG",
								"description": "Dead-time generator setup",
								"bitOffset": "0",
								"bitWidth": "8"
							},
							{
								"name": "LOCK",
								"description": "Lock configuration",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OSSI",
								"description": "Off-state selection for Idle mode",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OSSR",
								"description": "Off-state selection for Run mode",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "BKE",
								"description": "Break enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "BKP",
								"description": "Break polarity",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "AOE",
								"description": "Automatic output enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "MOE",
								"description": "Main output enable",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					}
				]
			},
			{
				"name": "TIM10",
				"description": "General-purpose-timers",
				"groupName": "TIM",
				"baseAddress": "0x40014400",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "SPI1",
						"description": "SPI1 global interrupt",
						"value": "35"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "Output Compare 1 fast enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "Output Compare 1 preload enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "Output Compare 1 mode",
								"bitOffset": "4",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT",
								"description": "Counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR",
								"description": "Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1",
								"description": "Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					}
				]
			},
			{
				"name": "TIM11",
				"description": "General-purpose-timers",
				"groupName": "TIM",
				"baseAddress": "0x40014800",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "SPI2",
						"description": "SPI2 global interrupt",
						"value": "36"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "Output Compare 1 fast enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "Output Compare 1 preload enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "Output Compare 1 mode",
								"bitOffset": "4",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT",
								"description": "Counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR",
								"description": "Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1",
								"description": "Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "OR",
						"displayName": "OR",
						"description": "Option register",
						"addressOffset": "0x50",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "RMP",
								"description": "Input 1 remapping capability",
								"bitOffset": "0",
								"bitWidth": "2"
							}
						]
					}
				]
			},
			{
				"name": "TIM2",
				"description": "General purpose timers",
				"groupName": "TIM",
				"baseAddress": "0x40000000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "SPI3",
						"description": "SPI3 global interrupt",
						"value": "51"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OPM",
								"description": "One-pulse mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Direction",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CMS",
								"description": "Center-aligned mode selection",
								"bitOffset": "5",
								"bitWidth": "2"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CCDS",
								"description": "Capture/compare DMA selection",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "MMS",
								"description": "Master mode selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "TI1S",
								"description": "TI1 selection",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SMCR",
						"displayName": "SMCR",
						"description": "Slave mode control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SMS",
								"description": "Slave mode selection",
								"bitOffset": "0",
								"bitWidth": "3"
							},
							{
								"name": "TS",
								"description": "Trigger selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSM",
								"description": "Master/Slave mode",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ETF",
								"description": "External trigger filter",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "ETPS",
								"description": "External trigger prescaler",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "ECE",
								"description": "External clock enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ETP",
								"description": "External trigger polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IE",
								"description": "Capture/Compare 2 interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IE",
								"description": "Capture/Compare 3 interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IE",
								"description": "Capture/Compare 4 interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TIE",
								"description": "Trigger interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "UDE",
								"description": "Update DMA request enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC1DE",
								"description": "Capture/Compare 1 DMA request enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2DE",
								"description": "Capture/Compare 2 DMA request enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3DE",
								"description": "Capture/Compare 3 DMA request enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4DE",
								"description": "Capture/Compare 4 DMA request enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "TDE",
								"description": "Trigger DMA request enable",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IF",
								"description": "Capture/Compare 2 interrupt flag",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IF",
								"description": "Capture/Compare 3 interrupt flag",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IF",
								"description": "Capture/Compare 4 interrupt flag",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TIF",
								"description": "Trigger interrupt flag",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2OF",
								"description": "Capture/compare 2 overcapture flag",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3OF",
								"description": "Capture/Compare 3 overcapture flag",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4OF",
								"description": "Capture/Compare 4 overcapture flag",
								"bitOffset": "12",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2G",
								"description": "Capture/compare 2 generation",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3G",
								"description": "Capture/compare 3 generation",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4G",
								"description": "Capture/compare 4 generation",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TG",
								"description": "Trigger generation",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "CC1S",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "OC1FE",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "OC1PE",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "OC1M",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC1CE",
								"description": "OC1CE",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC2S",
								"description": "CC2S",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC2FE",
								"description": "OC2FE",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC2PE",
								"description": "OC2PE",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC2M",
								"description": "OC2M",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "OC2CE",
								"description": "OC2CE",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC2PCS",
								"description": "Input capture 2 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC2F",
								"description": "Input capture 2 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCMR2_Output",
						"displayName": "CCMR2_Output",
						"description": "Capture/compare mode register 2 (output mode)",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "CC3S",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC3FE",
								"description": "OC3FE",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC3PE",
								"description": "OC3PE",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC3M",
								"description": "OC3M",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC3CE",
								"description": "OC3CE",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC4S",
								"description": "CC4S",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC4FE",
								"description": "OC4FE",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC4PE",
								"description": "OC4PE",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC4M",
								"description": "OC4M",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "O24CE",
								"description": "O24CE",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR2_Input",
						"displayName": "CCMR2_Input",
						"description": "Capture/compare mode register 2 (input mode)",
						"headerStructName": "CCMR2_Output",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "Capture/compare 3 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "IC3PSC",
								"description": "Input capture 3 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC3F",
								"description": "Input capture 3 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC4S",
								"description": "Capture/Compare 4 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC4PSC",
								"description": "Input capture 4 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC4F",
								"description": "Input capture 4 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC2E",
								"description": "Capture/Compare 2 output enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CC2P",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CC2NP",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC3E",
								"description": "Capture/Compare 3 output enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC3P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC3NP",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4E",
								"description": "Capture/Compare 4 output enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "CC4P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "CC4NP",
								"description": "Capture/Compare 4 output Polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT_L",
								"description": "Low counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CNT_H",
								"description": "High counter value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR_L",
								"description": "Low Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "ARR_H",
								"description": "High Auto-reload value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1_L",
								"description": "Low Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR1_H",
								"description": "High Capture/Compare 1 value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR2",
						"displayName": "CCR2",
						"description": "Capture/compare register 2",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR2_L",
								"description": "Low Capture/Compare 2 value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR2_H",
								"description": "High Capture/Compare 2 value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR3",
						"displayName": "CCR3",
						"description": "Capture/compare register 3",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR3_L",
								"description": "Low Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR3_H",
								"description": "High Capture/Compare value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR4",
						"displayName": "CCR4",
						"description": "Capture/compare register 4",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR4_L",
								"description": "Low Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR4_H",
								"description": "High Capture/Compare value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DCR",
						"displayName": "DCR",
						"description": "DMA control register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DBA",
								"description": "DMA base address",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "DBL",
								"description": "DMA burst length",
								"bitOffset": "8",
								"bitWidth": "5"
							}
						]
					},
					{
						"name": "DMAR",
						"displayName": "DMAR",
						"description": "DMA address for full transfer",
						"addressOffset": "0x4C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DMAB",
								"description": "DMA register for burst accesses",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "OR",
						"displayName": "OR",
						"description": "TIM5 option register",
						"addressOffset": "0x50",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "ITR1_RMP",
								"description": "Timer Input 4 remap",
								"bitOffset": "10",
								"bitWidth": "2"
							}
						]
					}
				]
			},
			{
				"name": "TIM3",
				"description": "General purpose timers",
				"groupName": "TIM",
				"baseAddress": "0x40000400",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "SPI4",
						"description": "SPI4 global interrupt",
						"value": "84"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OPM",
								"description": "One-pulse mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Direction",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CMS",
								"description": "Center-aligned mode selection",
								"bitOffset": "5",
								"bitWidth": "2"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CCDS",
								"description": "Capture/compare DMA selection",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "MMS",
								"description": "Master mode selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "TI1S",
								"description": "TI1 selection",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SMCR",
						"displayName": "SMCR",
						"description": "Slave mode control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SMS",
								"description": "Slave mode selection",
								"bitOffset": "0",
								"bitWidth": "3"
							},
							{
								"name": "TS",
								"description": "Trigger selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSM",
								"description": "Master/Slave mode",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ETF",
								"description": "External trigger filter",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "ETPS",
								"description": "External trigger prescaler",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "ECE",
								"description": "External clock enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ETP",
								"description": "External trigger polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IE",
								"description": "Capture/Compare 2 interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IE",
								"description": "Capture/Compare 3 interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IE",
								"description": "Capture/Compare 4 interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TIE",
								"description": "Trigger interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "UDE",
								"description": "Update DMA request enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC1DE",
								"description": "Capture/Compare 1 DMA request enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2DE",
								"description": "Capture/Compare 2 DMA request enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3DE",
								"description": "Capture/Compare 3 DMA request enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4DE",
								"description": "Capture/Compare 4 DMA request enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "TDE",
								"description": "Trigger DMA request enable",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IF",
								"description": "Capture/Compare 2 interrupt flag",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IF",
								"description": "Capture/Compare 3 interrupt flag",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IF",
								"description": "Capture/Compare 4 interrupt flag",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TIF",
								"description": "Trigger interrupt flag",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2OF",
								"description": "Capture/compare 2 overcapture flag",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3OF",
								"description": "Capture/Compare 3 overcapture flag",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4OF",
								"description": "Capture/Compare 4 overcapture flag",
								"bitOffset": "12",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2G",
								"description": "Capture/compare 2 generation",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3G",
								"description": "Capture/compare 3 generation",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4G",
								"description": "Capture/compare 4 generation",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TG",
								"description": "Trigger generation",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "CC1S",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "OC1FE",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "OC1PE",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "OC1M",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC1CE",
								"description": "OC1CE",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC2S",
								"description": "CC2S",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC2FE",
								"description": "OC2FE",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC2PE",
								"description": "OC2PE",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC2M",
								"description": "OC2M",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "OC2CE",
								"description": "OC2CE",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC2PCS",
								"description": "Input capture 2 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC2F",
								"description": "Input capture 2 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCMR2_Output",
						"displayName": "CCMR2_Output",
						"description": "Capture/compare mode register 2 (output mode)",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "CC3S",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC3FE",
								"description": "OC3FE",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC3PE",
								"description": "OC3PE",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC3M",
								"description": "OC3M",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC3CE",
								"description": "OC3CE",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC4S",
								"description": "CC4S",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC4FE",
								"description": "OC4FE",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC4PE",
								"description": "OC4PE",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC4M",
								"description": "OC4M",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "O24CE",
								"description": "O24CE",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR2_Input",
						"displayName": "CCMR2_Input",
						"description": "Capture/compare mode register 2 (input mode)",
						"headerStructName": "CCMR2_Output",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "Capture/compare 3 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "IC3PSC",
								"description": "Input capture 3 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC3F",
								"description": "Input capture 3 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC4S",
								"description": "Capture/Compare 4 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC4PSC",
								"description": "Input capture 4 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC4F",
								"description": "Input capture 4 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC2E",
								"description": "Capture/Compare 2 output enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CC2P",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CC2NP",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC3E",
								"description": "Capture/Compare 3 output enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC3P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC3NP",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4E",
								"description": "Capture/Compare 4 output enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "CC4P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "CC4NP",
								"description": "Capture/Compare 4 output Polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT_L",
								"description": "Low counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CNT_H",
								"description": "High counter value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR_L",
								"description": "Low Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "ARR_H",
								"description": "High Auto-reload value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1_L",
								"description": "Low Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR1_H",
								"description": "High Capture/Compare 1 value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR2",
						"displayName": "CCR2",
						"description": "Capture/compare register 2",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR2_L",
								"description": "Low Capture/Compare 2 value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR2_H",
								"description": "High Capture/Compare 2 value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR3",
						"displayName": "CCR3",
						"description": "Capture/compare register 3",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR3_L",
								"description": "Low Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR3_H",
								"description": "High Capture/Compare value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR4",
						"displayName": "CCR4",
						"description": "Capture/compare register 4",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR4_L",
								"description": "Low Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR4_H",
								"description": "High Capture/Compare value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DCR",
						"displayName": "DCR",
						"description": "DMA control register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DBA",
								"description": "DMA base address",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "DBL",
								"description": "DMA burst length",
								"bitOffset": "8",
								"bitWidth": "5"
							}
						]
					},
					{
						"name": "DMAR",
						"displayName": "DMAR",
						"description": "DMA address for full transfer",
						"addressOffset": "0x4C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DMAB",
								"description": "DMA register for burst accesses",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					}
				]
			},
			{
				"name": "TIM4",
				"derivedFrom": "TIM3",
				"baseAddress": "0x40000800"
			},
			{
				"name": "TIM5",
				"description": "General-purpose-timers",
				"groupName": "TIM",
				"baseAddress": "0x40000C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OPM",
								"description": "One-pulse mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "DIR",
								"description": "Direction",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CMS",
								"description": "Center-aligned mode selection",
								"bitOffset": "5",
								"bitWidth": "2"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CCDS",
								"description": "Capture/compare DMA selection",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "MMS",
								"description": "Master mode selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "TI1S",
								"description": "TI1 selection",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SMCR",
						"displayName": "SMCR",
						"description": "Slave mode control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SMS",
								"description": "Slave mode selection",
								"bitOffset": "0",
								"bitWidth": "3"
							},
							{
								"name": "TS",
								"description": "Trigger selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSM",
								"description": "Master/Slave mode",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "ETF",
								"description": "External trigger filter",
								"bitOffset": "8",
								"bitWidth": "4"
							},
							{
								"name": "ETPS",
								"description": "External trigger prescaler",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "ECE",
								"description": "External clock enable",
								"bitOffset": "14",
								"bitWidth": "1"
							},
							{
								"name": "ETP",
								"description": "External trigger polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IE",
								"description": "Capture/Compare 2 interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IE",
								"description": "Capture/Compare 3 interrupt enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IE",
								"description": "Capture/Compare 4 interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TIE",
								"description": "Trigger interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "UDE",
								"description": "Update DMA request enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC1DE",
								"description": "Capture/Compare 1 DMA request enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2DE",
								"description": "Capture/Compare 2 DMA request enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3DE",
								"description": "Capture/Compare 3 DMA request enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4DE",
								"description": "Capture/Compare 4 DMA request enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "TDE",
								"description": "Trigger DMA request enable",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IF",
								"description": "Capture/Compare 2 interrupt flag",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3IF",
								"description": "Capture/Compare 3 interrupt flag",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4IF",
								"description": "Capture/Compare 4 interrupt flag",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TIF",
								"description": "Trigger interrupt flag",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2OF",
								"description": "Capture/compare 2 overcapture flag",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CC3OF",
								"description": "Capture/Compare 3 overcapture flag",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4OF",
								"description": "Capture/Compare 4 overcapture flag",
								"bitOffset": "12",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2G",
								"description": "Capture/compare 2 generation",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "CC3G",
								"description": "Capture/compare 3 generation",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC4G",
								"description": "Capture/compare 4 generation",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "TG",
								"description": "Trigger generation",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "CC1S",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "OC1FE",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "OC1PE",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "OC1M",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC1CE",
								"description": "OC1CE",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC2S",
								"description": "CC2S",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC2FE",
								"description": "OC2FE",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC2PE",
								"description": "OC2PE",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC2M",
								"description": "OC2M",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "OC2CE",
								"description": "OC2CE",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC2PCS",
								"description": "Input capture 2 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC2F",
								"description": "Input capture 2 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCMR2_Output",
						"displayName": "CCMR2_Output",
						"description": "Capture/compare mode register 2 (output mode)",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "CC3S",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC3FE",
								"description": "OC3FE",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC3PE",
								"description": "OC3PE",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC3M",
								"description": "OC3M",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "OC3CE",
								"description": "OC3CE",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC4S",
								"description": "CC4S",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC4FE",
								"description": "OC4FE",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC4PE",
								"description": "OC4PE",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC4M",
								"description": "OC4M",
								"bitOffset": "12",
								"bitWidth": "3"
							},
							{
								"name": "O24CE",
								"description": "O24CE",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR2_Input",
						"displayName": "CCMR2_Input",
						"description": "Capture/compare mode register 2 (input mode)",
						"headerStructName": "CCMR2_Output",
						"addressOffset": "0x1C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC3S",
								"description": "Capture/compare 3 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "IC3PSC",
								"description": "Input capture 3 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC3F",
								"description": "Input capture 3 filter",
								"bitOffset": "4",
								"bitWidth": "4"
							},
							{
								"name": "CC4S",
								"description": "Capture/Compare 4 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC4PSC",
								"description": "Input capture 4 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC4F",
								"description": "Input capture 4 filter",
								"bitOffset": "12",
								"bitWidth": "4"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC2E",
								"description": "Capture/Compare 2 output enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CC2P",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CC2NP",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CC3E",
								"description": "Capture/Compare 3 output enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CC3P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC3NP",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "CC4E",
								"description": "Capture/Compare 4 output enable",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "CC4P",
								"description": "Capture/Compare 3 output Polarity",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "CC4NP",
								"description": "Capture/Compare 4 output Polarity",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT_L",
								"description": "Low counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CNT_H",
								"description": "High counter value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR_L",
								"description": "Low Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "ARR_H",
								"description": "High Auto-reload value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1_L",
								"description": "Low Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR1_H",
								"description": "High Capture/Compare 1 value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR2",
						"displayName": "CCR2",
						"description": "Capture/compare register 2",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR2_L",
								"description": "Low Capture/Compare 2 value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR2_H",
								"description": "High Capture/Compare 2 value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR3",
						"displayName": "CCR3",
						"description": "Capture/compare register 3",
						"addressOffset": "0x3C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR3_L",
								"description": "Low Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR3_H",
								"description": "High Capture/Compare value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR4",
						"displayName": "CCR4",
						"description": "Capture/compare register 4",
						"addressOffset": "0x40",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR4_L",
								"description": "Low Capture/Compare value",
								"bitOffset": "0",
								"bitWidth": "16"
							},
							{
								"name": "CCR4_H",
								"description": "High Capture/Compare value",
								"bitOffset": "16",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "DCR",
						"displayName": "DCR",
						"description": "DMA control register",
						"addressOffset": "0x48",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DBA",
								"description": "DMA base address",
								"bitOffset": "0",
								"bitWidth": "5"
							},
							{
								"name": "DBL",
								"description": "DMA burst length",
								"bitOffset": "8",
								"bitWidth": "5"
							}
						]
					},
					{
						"name": "DMAR",
						"displayName": "DMAR",
						"description": "DMA address for full transfer",
						"addressOffset": "0x4C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DMAB",
								"description": "DMA register for burst accesses",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "OR",
						"displayName": "OR",
						"description": "TIM5 option register",
						"addressOffset": "0x50",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "IT4_RMP",
								"description": "Timer Input 4 remap",
								"bitOffset": "6",
								"bitWidth": "2"
							}
						]
					}
				]
			},
			{
				"name": "TIM8",
				"derivedFrom": "TIM1",
				"baseAddress": "0x40010400"
			},
			{
				"name": "TIM9",
				"description": "General purpose timers",
				"groupName": "TIM",
				"baseAddress": "0x40014000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"registers": [
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CEN",
								"description": "Counter enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "UDIS",
								"description": "Update disable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "URS",
								"description": "Update request source",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OPM",
								"description": "One-pulse mode",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "ARPE",
								"description": "Auto-reload preload enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "CKD",
								"description": "Clock division",
								"bitOffset": "8",
								"bitWidth": "2"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "MMS",
								"description": "Master mode selection",
								"bitOffset": "4",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "SMCR",
						"displayName": "SMCR",
						"description": "Slave mode control register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SMS",
								"description": "Slave mode selection",
								"bitOffset": "0",
								"bitWidth": "3"
							},
							{
								"name": "TS",
								"description": "Trigger selection",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "MSM",
								"description": "Master/Slave mode",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "DIER",
						"displayName": "DIER",
						"description": "DMA/Interrupt enable register",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIE",
								"description": "Update interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IE",
								"description": "Capture/Compare 1 interrupt enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IE",
								"description": "Capture/Compare 2 interrupt enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TIE",
								"description": "Trigger interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UIF",
								"description": "Update interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1IF",
								"description": "Capture/compare 1 interrupt flag",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2IF",
								"description": "Capture/Compare 2 interrupt flag",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TIF",
								"description": "Trigger interrupt flag",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "CC1OF",
								"description": "Capture/Compare 1 overcapture flag",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CC2OF",
								"description": "Capture/compare 2 overcapture flag",
								"bitOffset": "10",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "EGR",
						"displayName": "EGR",
						"description": "Event generation register",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "write-only",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "UG",
								"description": "Update generation",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1G",
								"description": "Capture/compare 1 generation",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC2G",
								"description": "Capture/compare 2 generation",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TG",
								"description": "Trigger generation",
								"bitOffset": "6",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CCMR1_Output",
						"displayName": "CCMR1_Output",
						"description": "Capture/compare mode register 1 (output mode)",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "OC1FE",
								"description": "Output Compare 1 fast enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "OC1PE",
								"description": "Output Compare 1 preload enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "OC1M",
								"description": "Output Compare 1 mode",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "OC2FE",
								"description": "Output Compare 2 fast enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "OC2PE",
								"description": "Output Compare 2 preload enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "OC2M",
								"description": "Output Compare 2 mode",
								"bitOffset": "12",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "CCMR1_Input",
						"displayName": "CCMR1_Input",
						"description": "Capture/compare mode register 1 (input mode)",
						"headerStructName": "CCMR1_Output",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CC1S",
								"description": "Capture/Compare 1 selection",
								"bitOffset": "0",
								"bitWidth": "2"
							},
							{
								"name": "ICPCS",
								"description": "Input capture 1 prescaler",
								"bitOffset": "2",
								"bitWidth": "2"
							},
							{
								"name": "IC1F",
								"description": "Input capture 1 filter",
								"bitOffset": "4",
								"bitWidth": "3"
							},
							{
								"name": "CC2S",
								"description": "Capture/Compare 2 selection",
								"bitOffset": "8",
								"bitWidth": "2"
							},
							{
								"name": "IC2PCS",
								"description": "Input capture 2 prescaler",
								"bitOffset": "10",
								"bitWidth": "2"
							},
							{
								"name": "IC2F",
								"description": "Input capture 2 filter",
								"bitOffset": "12",
								"bitWidth": "3"
							}
						]
					},
					{
						"name": "CCER",
						"displayName": "CCER",
						"description": "Capture/compare enable register",
						"addressOffset": "0x20",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "CC1E",
								"description": "Capture/Compare 1 output enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "CC1P",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "CC1NP",
								"description": "Capture/Compare 1 output Polarity",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "CC2E",
								"description": "Capture/Compare 2 output enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "CC2P",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "CC2NP",
								"description": "Capture/Compare 2 output Polarity",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CNT",
						"displayName": "CNT",
						"description": "Counter",
						"addressOffset": "0x24",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CNT",
								"description": "Counter value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "PSC",
						"displayName": "PSC",
						"description": "Prescaler",
						"addressOffset": "0x28",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "ARR",
						"displayName": "ARR",
						"description": "Auto-reload register",
						"addressOffset": "0x2C",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "ARR",
								"description": "Auto-reload value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR1",
						"displayName": "CCR1",
						"description": "Capture/compare register 1",
						"addressOffset": "0x34",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR1",
								"description": "Capture/Compare 1 value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					},
					{
						"name": "CCR2",
						"displayName": "CCR2",
						"description": "Capture/compare register 2",
						"addressOffset": "0x38",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "CCR2",
								"description": "Capture/Compare 2 value",
								"bitOffset": "0",
								"bitWidth": "16"
							}
						]
					}
				]
			},
			{
				"name": "USART1",
				"description": "Universal synchronous asynchronous receiver transmitter",
				"groupName": "USART",
				"baseAddress": "0x40011000",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "OTG_FS_WKUP",
						"description": "USB On-The-Go FS Wakeup through EXTI line interrupt",
						"value": "42"
					},
					{
						"name": "OTG_FS",
						"description": "USB On The Go FS global interrupt",
						"value": "67"
					}
				],
				"registers": [
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x0",
						"size": "0x20",
						"resetValue": "0x00C00000",
						"fields": [
							{
								"name": "PE",
								"description": "Parity error",
								"bitOffset": "0",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "FE",
								"description": "Framing error",
								"bitOffset": "1",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "NF",
								"description": "Noise detected flag",
								"bitOffset": "2",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "ORE",
								"description": "Overrun error",
								"bitOffset": "3",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "IDLE",
								"description": "IDLE line detected",
								"bitOffset": "4",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "RXNE",
								"description": "Read data register not empty",
								"bitOffset": "5",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TC",
								"description": "Transmission complete",
								"bitOffset": "6",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "TXE",
								"description": "Transmit data register empty",
								"bitOffset": "7",
								"bitWidth": "1",
								"access": "read-only"
							},
							{
								"name": "LBD",
								"description": "LIN break detection flag",
								"bitOffset": "8",
								"bitWidth": "1",
								"access": "read-write"
							},
							{
								"name": "CTS",
								"description": "CTS flag",
								"bitOffset": "9",
								"bitWidth": "1",
								"access": "read-write"
							}
						]
					},
					{
						"name": "DR",
						"displayName": "DR",
						"description": "Data register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00000000",
						"fields": [
							{
								"name": "DR",
								"description": "Data value",
								"bitOffset": "0",
								"bitWidth": "9"
							}
						]
					},
					{
						"name": "BRR",
						"displayName": "BRR",
						"description": "Baud rate register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "DIV_Fraction",
								"description": "Fraction of USARTDIV",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "DIV_Mantissa",
								"description": "Mantissa of USARTDIV",
								"bitOffset": "4",
								"bitWidth": "12"
							}
						]
					},
					{
						"name": "CR1",
						"displayName": "CR1",
						"description": "Control register 1",
						"addressOffset": "0xC",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "SBK",
								"description": "Send break",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "RWU",
								"description": "Receiver wakeup",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "RE",
								"description": "Receiver enable",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "TE",
								"description": "Transmitter enable",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "IDLEIE",
								"description": "IDLE interrupt enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "RXNEIE",
								"description": "RXNE interrupt enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "TCIE",
								"description": "Transmission complete interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "TXEIE",
								"description": "TXE interrupt enable",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "PEIE",
								"description": "PE interrupt enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "PS",
								"description": "Parity selection",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "PCE",
								"description": "Parity control enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "WAKE",
								"description": "Wakeup method",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "M",
								"description": "Word length",
								"bitOffset": "12",
								"bitWidth": "1"
							},
							{
								"name": "UE",
								"description": "USART enable",
								"bitOffset": "13",
								"bitWidth": "1"
							},
							{
								"name": "OVER8",
								"description": "Oversampling mode",
								"bitOffset": "15",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CR2",
						"displayName": "CR2",
						"description": "Control register 2",
						"addressOffset": "0x10",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "ADD",
								"description": "Address of the USART node",
								"bitOffset": "0",
								"bitWidth": "4"
							},
							{
								"name": "LBDL",
								"description": "Lin break detection length",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "LBDIE",
								"description": "LIN break detection interrupt enable",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "LBCL",
								"description": "Last bit clock pulse",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CPHA",
								"description": "Clock phase",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CPOL",
								"description": "Clock polarity",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "CLKEN",
								"description": "Clock enable",
								"bitOffset": "11",
								"bitWidth": "1"
							},
							{
								"name": "STOP",
								"description": "STOP bits",
								"bitOffset": "12",
								"bitWidth": "2"
							},
							{
								"name": "LINEN",
								"description": "LIN mode enable",
								"bitOffset": "14",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CR3",
						"displayName": "CR3",
						"description": "Control register 3",
						"addressOffset": "0x14",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "EIE",
								"description": "Error interrupt enable",
								"bitOffset": "0",
								"bitWidth": "1"
							},
							{
								"name": "IREN",
								"description": "IrDA mode enable",
								"bitOffset": "1",
								"bitWidth": "1"
							},
							{
								"name": "IRLP",
								"description": "IrDA low-power",
								"bitOffset": "2",
								"bitWidth": "1"
							},
							{
								"name": "HDSEL",
								"description": "Half-duplex selection",
								"bitOffset": "3",
								"bitWidth": "1"
							},
							{
								"name": "NACK",
								"description": "Smartcard NACK enable",
								"bitOffset": "4",
								"bitWidth": "1"
							},
							{
								"name": "SCEN",
								"description": "Smartcard mode enable",
								"bitOffset": "5",
								"bitWidth": "1"
							},
							{
								"name": "DMAR",
								"description": "DMA enable receiver",
								"bitOffset": "6",
								"bitWidth": "1"
							},
							{
								"name": "DMAT",
								"description": "DMA enable transmitter",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "RTSE",
								"description": "RTS enable",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "CTSE",
								"description": "CTS enable",
								"bitOffset": "9",
								"bitWidth": "1"
							},
							{
								"name": "CTSIE",
								"description": "CTS interrupt enable",
								"bitOffset": "10",
								"bitWidth": "1"
							},
							{
								"name": "ONEBIT",
								"description": "One sample bit method enable",
								"bitOffset": "11",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "GTPR",
						"displayName": "GTPR",
						"description": "Guard time and prescaler register",
						"addressOffset": "0x18",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x0000",
						"fields": [
							{
								"name": "PSC",
								"description": "Prescaler value",
								"bitOffset": "0",
								"bitWidth": "8"
							},
							{
								"name": "GT",
								"description": "Guard time value",
								"bitOffset": "8",
								"bitWidth": "8"
							}
						]
					}
				],
				"qemuAlignment": "word-halfWord",
				"qemuGroupName": "USART"
			},
			{
				"name": "USART2",
				"derivedFrom": "USART1",
				"baseAddress": "0x40004400",
				"qemuAlignment": "word-halfWord",
				"qemuGroupName": "USART"
			},
			{
				"name": "USART6",
				"derivedFrom": "USART1",
				"baseAddress": "0x40011400",
				"qemuAlignment": "word-halfWord",
				"qemuGroupName": "USART"
			},
			{
				"name": "WWDG",
				"description": "Window watchdog",
				"groupName": "WWDG",
				"baseAddress": "0x40002C00",
				"addressBlocks": [
					{
						"offset": "0x0",
						"size": "0x400",
						"usage": "registers"
					}
				],
				"interrupts": [
					{
						"name": "PVD",
						"description": "PVD through EXTI line detection interrupt",
						"value": "1"
					}
				],
				"registers": [
					{
						"name": "CR",
						"displayName": "CR",
						"description": "Control register",
						"addressOffset": "0x0",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x7F",
						"fields": [
							{
								"name": "T",
								"description": "7-bit counter (MSB to LSB)",
								"bitOffset": "0",
								"bitWidth": "7"
							},
							{
								"name": "WDGA",
								"description": "Activation bit",
								"bitOffset": "7",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "CFR",
						"displayName": "CFR",
						"description": "Configuration register",
						"addressOffset": "0x4",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x7F",
						"fields": [
							{
								"name": "W",
								"description": "7-bit window value",
								"bitOffset": "0",
								"bitWidth": "7"
							},
							{
								"name": "WDGTB0",
								"description": "Timer base",
								"bitOffset": "7",
								"bitWidth": "1"
							},
							{
								"name": "WDGTB1",
								"description": "Timer base",
								"bitOffset": "8",
								"bitWidth": "1"
							},
							{
								"name": "EWI",
								"description": "Early wakeup interrupt",
								"bitOffset": "9",
								"bitWidth": "1"
							}
						]
					},
					{
						"name": "SR",
						"displayName": "SR",
						"description": "Status register",
						"addressOffset": "0x8",
						"size": "0x20",
						"access": "read-write",
						"resetValue": "0x00",
						"fields": [
							{
								"name": "EWIF",
								"description": "Early wakeup interrupt flag",
								"bitOffset": "0",
								"bitWidth": "1"
							}
						]
					}
				]
			}
		],
		"cpu": {
			"name": "CM4",
			"revision": "r0p1",
			"endian": "little",
			"mpuPresent": "true",
			"fpuPresent": "true",
			"nvicPrioBits": "4",
			"deviceNumInterrupts": "86",
			"vendorSystickConfig": "false",
			"qemuItmPresent": "true"
		},
		"qemuAlignment": "any"
	}
}