{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['r_reg', 'r_reg']],
                    'DLines': ['20:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f6c231d8810>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['21:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f6c231d8d90>]},
 'r_next': {'CDeps': [[], [], [], []],
            'CLines': [[], [], [], []],
            'Clocked': False,
            'DDeps': [['reset', 'r_reg'],
                      ['r_reg', 'r_reg'],
                      ['r_reg'],
                      ['r_reg'],
                      ['r_reg']],
            'DLines': ['15:D', '16:D', '17:D', '18:D', '19:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f6c23563210>,
                            <pyverilog.vparser.ast.Assign object at 0x7f6c2357d6d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7f6c23566ad0>,
                            <pyverilog.vparser.ast.Assign object at 0x7f6c238dee50>,
                            <pyverilog.vparser.ast.Assign object at 0x7f6c23586510>]},
 'r_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['r_next']],
           'DLines': ['24:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6c231d89d0>]}}
