.github/chatmodes/Architect.chatmode.md
.github/chatmodes/Beast.chatmode.md
.github/chatmodes/debug.chatmode.md
.github/copilot-instructions.md
.gitignore
.gitmodules
.vscode/settings.json
.vscode/tasks.json
calc_conv2.py
constraints/spi_slave_top.xdc
docs/architecture_summary.md
docs/demand_driven_architecture.md
docs/integration_guide.md
docs/intermediate_values_calculation.md
docs/pool_adapter_summary.md
docs/request_response_protocol.md
docs/testing_with_real_data.md
misc/asym_ram_sdp_read_wider.vhd
misc/asym_ram_sdp_write_wider.vhd
misc/asym_ram_tdp_read_first.vhd
misc/asym_ram_tdp_write_first.vhd
misc/black_box_1.vhd
misc/bytewrite_ram_1b.vhd
misc/bytewrite_tdp_ram_nc.vhd
misc/bytewrite_tdp_ram_rf.vhd
misc/bytewrite_tdp_ram_wf.vhd
misc/cmult.vhd
misc/concurrent_conditional_assignment.vhd
misc/concurrent_selected_assignment.vhd
misc/convergentRoundingEven.vhd
misc/convergentRoundingOdd.vhd
misc/dynamic_shift_registers_1.vhd
misc/dynpreaddmultadd.vhd
misc/filewrite_explicitopen.vhd
misc/filewrite_implicitopen.vhd
misc/for_generate.vhd
misc/for_loop.vhd
misc/fsm_1.vhd
misc/function_package_1.vhd
misc/generics_1.vhd
misc/if_for_generate.vhd
misc/initial_1.vhd
misc/instantiation_recursive.vhd
misc/instantiation_simple.vhd
misc/latches.vhd
misc/macc.vhd
misc/mult_unsigned.vhd
misc/presubmult.vhd
misc/procedure_package_1.vhd
misc/rams_20c.data
misc/rams_dist.vhd
misc/rams_init_file.data
misc/rams_init_file.vhd
misc/rams_pipeline.vhd
misc/rams_sdp_3d.vhd
misc/rams_sdp_record.vhd
misc/rams_sp_3d.vhd
misc/rams_sp_nc.vhd
misc/rams_sp_record.vhd
misc/rams_sp_rf.vhd
misc/rams_sp_rf_rst.vhd
misc/rams_sp_rom.vhd
misc/rams_sp_wf.vhd
misc/rams_tdp_record.vhd
misc/rams_tdp_rf_rf.vhd
misc/readme.txt
misc/registers_1.vhd
misc/roms_1.vhd
misc/sfir_even_symmetric_systolic_top.vhd
misc/sfir_shifter.vhd
misc/shift_registers_0.vhd
misc/shift_registers_1.vhd
misc/signal_in_process.vhd
misc/simple_dual_one_clock.vhd
misc/simple_dual_two_clocks.vhd
misc/squarediffmult.vhd
misc/tristates_1.vhd
misc/tristates_2.vhd
misc/v_rams_20c.data
misc/variable_in_process.vhd
misc/xilinx_ultraram_single_port_no_change.vhd
misc/xilinx_ultraram_single_port_read_first.vhd
misc/xilinx_ultraram_single_port_write_first.vhd
model/Block-diagram.svg
model/CNN.py
model/debug_comparison.py
model/export_test_image.py
model/extract_intermediate_and_weights.py
model/fpga_weights_and_bias/fpga_export_summary.txt
model/fpga_weights_and_bias/layer_0_conv2d_biases.coe
model/fpga_weights_and_bias/layer_0_conv2d_weights.coe
model/fpga_weights_and_bias/layer_2_conv2d_1_biases.coe
model/fpga_weights_and_bias/layer_2_conv2d_1_weights.coe
model/fpga_weights_and_bias/layer_5_dense_biases.coe
model/fpga_weights_and_bias/layer_5_dense_weights.coe
model/fpga_weights_and_bias/layer_6_dense_1_biases.coe
model/fpga_weights_and_bias/layer_6_dense_1_weights.coe
model/intermediate_values.npz
model/intermediate_values.txt
model/quantized_manual_model.tflite
model/quantized_model.tflite
model/quickdraw_model.onnx
model/README.md
model/requirements.txt
model/saved_model/variables/variables.data-00000-of-00001
model/saved_model/variables/variables.index
model/test_image.coe
model/test_image_reference.npz
model/vhdl_conv_reference_output.npz
readme.md
scripts/compute_expected_conv.py
scripts/create-memory-ips.tcl
scripts/create-project.tcl
scripts/dump_all_wrapper.tcl
scripts/dump_ip_config.tcl
scripts/export_sim_data.tcl
scripts/ip_manifests/README.md
scripts/README.md
scripts/run-all-testbenches.tcl
scripts/run-all-testbenches-parallel.tcl
scripts/run-single-testbench.tcl
scripts/update-weight-ips.tcl
src/activation/relu_layer.vhd
src/activation/relu_layer_tb.vhd
src/Arg_max/arg_max.vhd
src/Arg_max/arg_max_tb.vhd
src/arty_spi_top.vhd
src/CNN/cnn.vhd
src/CNN/cnn_debug.vhd
src/CNN/cnn_real_data_tb.vhd
src/CNN/cnn_tb.vhd
src/convolution_layer/bias_pkg.vhd
src/convolution_layer/convolution_controller.vhd
src/convolution_layer/engine/convolution_engine.vhd
src/convolution_layer/engine/convolution_engine_tb.vhd
src/convolution_layer/main/conv_layer_modular.vhd
src/convolution_layer/main/conv_layer_modular_tb.vhd
src/convolution_layer/scaling/q_scaler.vhd
src/fully_connected/calc_index.vhd
src/fully_connected/calc_index_tb.vhd
src/fully_connected/calculation/calculation.vhd
src/fully_connected/calculation/calculation_tb.vhd
src/fully_connected/fc_layer_buffer.vhd
src/fully_connected/fc_layer_buffer_tb.vhd
src/fully_connected/fullcon_controller.vhd
src/fully_connected/fullcon_tests/fc_pipeline_tb.vhd
src/fully_connected/fullcon_tests/fullcon_layer.vhd
src/fully_connected/fullcon_tests/fullcon_layer_tb.vhd
src/fully_connected/fullyconnected.vhd
src/fully_connected/memory/fullcon_memory_controller.vhd
src/fully_connected/memory/fullcon_memory_controller_tb.vhd
src/Max_pooling/max_pooling.vhd
src/Max_pooling/max_pooling_tb.vhd
src/memory/weight_memory_controller.vhd
src/memory/weight_memory_controller_tb.vhd
src/SPI/CNN_SPI_MODE.md
src/SPI/spi_slave_simple.vhd
src/SPI/spi_slave_simple_tb.vhd
src/SPI/spi_slave_top.vhd
src/test_images/README_usage_example.md
src/test_images/test_image_pkg.vhd
src/top_tb.vhd
src/utility/MAC/MAC.vhd
src/utility/MAC/MAC_tb.vhd
src/utility/position_calculator/position_calculator.vhd
src/utility/position_calculator/position_calculator_tb.vhd
src/utility/types.vhd
src/VGA/vga.vhd
src/VGA/vga_tb.vhd
temp_calc.py
test_real_data.ps1
