[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects detected on lot W2024-4123. Defects within 40mm radius of wafer center. Yield loss 16%.\n\nProcess Context: Tool: CVD-AMAT-03. Recipe: TEOS_DEP. Chamber opened for showerhead inspection 48 hours ago. Only 3 seasoning wafers run.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after maintenance\n- Chamber opened 48 hours ago but only 3 seasoning wafers run\n- Minimum 5-10 seasoning wafers required after chamber open\n- Center region most sensitive to seasoning state\n\n**Evidence**:\n- Defect onset immediately after maintenance\n- Only 3 of required 5-10 seasoning wafers run\n\n## Corrective Actions\n\n1. **Immediate**: Run additional 7 seasoning wafers on CVD-AMAT-03\n2. **Verify**: Check thickness uniformity after seasoning\n3. **Validate**: Run 49-point thickness map, confirm <2% variation\n\n## Prevention Measures\n\n- Enforce minimum 10 seasoning wafers after chamber open\n- Add seasoning wafer count to PM completion checklist\n- Block production until seasoning complete\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4456. Thickness variation shows center 8% thinner than edge. 25 wafers affected. Yield loss 21%.\n\nProcess Context: Tool: CVD-LAM-05. Recipe: OXIDE_DEP_V2. Showerhead at 15,000 RF-hours. Deposition rate trending down over last month.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead degradation causing center-thin deposition\n- Showerhead at 15,000 RF-hours likely has blocked holes at center\n- Center gas flow reduced causing lower deposition rate\n- 8% center-thin confirms non-uniform gas distribution\n\n**Evidence**:\n- Deposition rate trending down over month\n- 8% thickness variation exceeds <2% spec\n- High RF-hour count on showerhead\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Remove**: Disassemble showerhead P/N 0021-43567\n3. **Clean**: Ultrasonic clean to clear blocked holes\n4. **Inspect**: Verify hole pattern uniformity\n5. **Validate**: Run 49-point thickness map, confirm uniformity <2%\n\n## Prevention Measures\n\n- Schedule showerhead clean at 10,000 RF-hours\n- Track deposition rate trend for early warning\n- Add center/edge ratio to FDC monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region defects on lot W2024-4789. Circular pattern within 35mm radius. Defects appear as film stress cracks. Yield loss 18%.\n\nProcess Context: Tool: CVD-AMAT-07. Recipe: SIN_STRESS. Temperature uniformity showing 5°C center-to-edge delta. Spec is ±2°C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature non-uniformity causing film stress\n- 5°C center-to-edge delta exceeds ±2°C spec\n- Temperature gradient creating differential film stress\n- Stress concentration at center causing crack initiation\n\n**Evidence**:\n- Temperature uniformity out of spec\n- Stress crack morphology at center\n- Circular pattern matches thermal gradient\n\n## Corrective Actions\n\n1. **Calibrate**: Check center zone heater on CVD-AMAT-07\n2. **Verify**: Thermocouple accuracy at center position\n3. **Adjust**: Tune zone temperatures for <2°C uniformity\n4. **Validate**: Run thermal uniformity wafer\n\n## Prevention Measures\n\n- Add temperature uniformity to daily qual\n- Set FDC alarm for temperature delta >3°C\n- Calibrate thermocouples monthly\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated particle defects on lot W2024-5012. Particles clustered within 45mm of center. Yield loss 14%.\n\nProcess Context: Tool: CVD-TEL-02. Recipe: W_CVD. Chamber ceiling not cleaned for 8,000 RF-hours. Particle count elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle fall-on from contaminated chamber ceiling\n- 8,000 RF-hours since ceiling clean exceeds 5,000 hour limit\n- Particles accumulating on ceiling then falling on wafer center\n- Center concentration matches ceiling geometry\n\n**Evidence**:\n- High RF-hours since last ceiling clean\n- Elevated particle counts\n- Center cluster pattern\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-02\n2. **Clean**: Wet clean chamber ceiling\n3. **Verify**: Particle monitor wafer shows <0.1 particles/cm²\n4. **Season**: Run 5 conditioning wafers\n\n## Prevention Measures\n\n- Schedule ceiling clean at 5,000 RF-hours\n- Track particle count trends\n- Add ceiling inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5345. Wafer bow detected at center causing resist thickness variation. Yield loss 12%.\n\nProcess Context: Tool: CVD-AMAT-04. Recipe: LPCVD_SIN. Chuck vacuum showing 420 Torr (spec: >500 Torr). Center clamping weak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chuck vacuum causing center bow\n- Chuck vacuum at 420 Torr below 500 Torr spec\n- Weak clamping allows wafer center to bow during process\n- Bow affects subsequent lithography uniformity\n\n**Evidence**:\n- Chuck vacuum below spec\n- Center bow detected\n- Resist thickness variation at center\n\n## Corrective Actions\n\n1. **Verify**: Check vacuum pump and lines on CVD-AMAT-04\n2. **Leak check**: He leak check on chuck seals\n3. **Repair**: Replace degraded seals if leak found\n4. **Validate**: Confirm vacuum >500 Torr with wafer loaded\n\n## Prevention Measures\n\n- Add chuck vacuum to FDC monitoring\n- Set alarm for vacuum <480 Torr\n- Include chuck inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region film peeling on lot W2024-5678. Delamination within 30mm radius. 15 wafers affected. Yield loss 24%.\n\nProcess Context: Tool: CVD-LAM-08. Recipe: TEOS_ILD. Pre-clean step was skipped due to recipe error. Adhesion compromised.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing pre-clean step causing adhesion failure\n- Recipe error skipped critical pre-clean step\n- Poor surface preparation leading to delamination\n- Center most affected due to film stress concentration\n\n**Evidence**:\n- Pre-clean step missing from process log\n- Delamination pattern indicates adhesion failure\n- Recipe error documented\n\n## Corrective Actions\n\n1. **Immediate**: Correct recipe to include pre-clean step\n2. **Scrap**: Affected wafers likely not recoverable\n3. **Verify**: Recipe validation before production\n4. **Validate**: Process test lot with corrected recipe\n\n## Prevention Measures\n\n- Add recipe step verification to tool release\n- Implement recipe version control\n- Require recipe audit after changes\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6012. Pattern shows voiding at wafer center in metal film. Yield loss 19%.\n\nProcess Context: Tool: PVD-AMAT-06. Recipe: ALCU_DEP. Gas flow at center nozzle showing 5% lower than setpoint. MFC drift suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MFC drift causing gas starvation\n- Center nozzle flow 5% below setpoint\n- Insufficient sputter gas at center causing voiding\n- MFC calibration drift over time\n\n**Evidence**:\n- Gas flow deviation from setpoint\n- Voiding pattern at center matches gas delivery zone\n\n## Corrective Actions\n\n1. **Verify**: Check center MFC calibration on PVD-AMAT-06\n2. **Recalibrate**: If drifted >3%, recalibrate MFC P/N 0226-34521\n3. **Replace**: If MFC failed, install new unit\n4. **Validate**: Confirm flow within ±2% of setpoint\n\n## Prevention Measures\n\n- Schedule MFC calibration every 6 months\n- Add per-nozzle flow monitoring to FDC\n- Track flow deviation trends\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-6345. Spin coating shows center-thick resist. Yield loss 11%.\n\nProcess Context: Tool: COAT-TEL-03. Recipe: PHOTO_COAT. Spin acceleration profile modified last week. Center dispense volume unchanged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin acceleration profile not optimized\n- Modified acceleration profile causing resist pooling at center\n- Centrifugal force not sufficient to spread resist evenly\n- Center-thick pattern indicates acceleration issue\n\n**Evidence**:\n- Profile change timing matches defect onset\n- Center-thick pattern confirms spreading issue\n\n## Corrective Actions\n\n1. **Review**: Compare new vs old acceleration profiles\n2. **Adjust**: Increase initial acceleration to improve spreading\n3. **Test**: Run test wafer with adjusted profile\n4. **Validate**: Confirm resist thickness uniformity <3%\n\n## Prevention Measures\n\n- Require uniformity qual after profile changes\n- Document baseline profiles\n- Test changes on non-production wafers first\n\n**Severity**: Minor\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6678. Plasma damage observed at wafer center during etch. Yield loss 17%.\n\nProcess Context: Tool: ETCH-LAM-09. Recipe: OXIDE_ETCH_V3. RF power split showing center-heavy distribution. Edge power 15% lower than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform RF power distribution\n- Center-heavy power distribution causing over-etch at center\n- 15% power imbalance exceeds acceptable range\n- Plasma damage from excessive ion bombardment\n\n**Evidence**:\n- RF power center-heavy distribution\n- Plasma damage morphology at center\n- 15% power imbalance measured\n\n## Corrective Actions\n\n1. **Calibrate**: RF power distribution on ETCH-LAM-09\n2. **Verify**: Measure power uniformity across wafer\n3. **Adjust**: Tune RF coil positioning if needed\n4. **Validate**: Confirm power uniformity within ±5%\n\n## Prevention Measures\n\n- Add RF power distribution to quarterly cal\n- Monitor etch rate uniformity as proxy\n- Set alarm for power imbalance >10%\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region defects on lot W2024-7012. TEOS film showing center-thin with bubbles. Yield loss 20%.\n\nProcess Context: Tool: CVD-AMAT-08. Recipe: PETEOS_DEP. TEOS liquid supply showing air bubble in line. Bubbles formed during bottle change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air bubble in TEOS liquid supply line\n- Bubble introduced during bottle change\n- Air in precursor causing non-uniform deposition\n- Center-thin with bubbles indicates gas-phase disruption\n\n**Evidence**:\n- Air bubble visible in supply line\n- Recent bottle change\n- Bubble defects in deposited film\n\n## Corrective Actions\n\n1. **Immediate**: Stop processing on CVD-AMAT-08\n2. **Purge**: Extended purge of TEOS liquid line\n3. **Verify**: Visual inspection of line for bubbles\n4. **Validate**: Process test wafer, confirm no bubble defects\n\n## Prevention Measures\n\n- Add degassing step after bottle change\n- Implement bubble trap in supply line\n- Document bottle change procedure with purge steps\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7345. Haze pattern visible at wafer center under dark field inspection. Yield loss 13%.\n\nProcess Context: Tool: CVD-TEL-04. Recipe: SIO2_DEP. Chamber liner at end of life (6,200 RF-hours, spec 5,000). Particles shedding from liner.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner particle shedding\n- Liner at 6,200 RF-hours exceeds 5,000 hour life\n- Degraded liner releasing particles\n- Center haze from accumulated micro-particles\n\n**Evidence**:\n- Liner exceeds recommended life by 24%\n- Haze pattern at center\n- Dark field reveals particle accumulation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-04\n2. **Replace**: Install new chamber liner P/N 0040-87654\n3. **Clean**: Wet clean chamber interior\n4. **Season**: Run 10 conditioning wafers\n5. **Validate**: Dark field inspection shows no haze\n\n## Prevention Measures\n\n- Hard stop at 5,000 RF-hours for liner\n- Track liner usage in PM system\n- Add haze inspection to weekly qual\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated etch residue on lot W2024-7678. Incomplete etch at center within 40mm radius. Yield loss 15%.\n\nProcess Context: Tool: ETCH-AMAT-10. Recipe: POLY_ETCH. Endpoint detection triggered early. Center etch rate 10% slower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform etch rate with center-slow profile\n- Center etch rate 10% slower causing incomplete etch\n- Endpoint triggered on faster-clearing edge region\n- Center left with residue when process stopped\n\n**Evidence**:\n- Early endpoint detection\n- 10% center-to-edge etch rate difference\n- Residue pattern at center\n\n## Corrective Actions\n\n1. **Adjust**: Modify endpoint algorithm to use center region\n2. **Extend**: Add over-etch time to clear center\n3. **Verify**: Check gas distribution uniformity\n4. **Validate**: Confirm complete etch at center\n\n## Prevention Measures\n\n- Configure endpoint for center region detection\n- Add over-etch margin for uniformity variation\n- Monitor center/edge etch rate ratio\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8012. CMP shows center-thin with dishing. 18 wafers affected. Yield loss 22%.\n\nProcess Context: Tool: CMP-AMAT-02. Recipe: OXIDE_CMP. Pad conditioning showing non-uniform wear. Center region over-polished.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform CMP pad conditioning\n- Pad wear non-uniform creating center-aggressive profile\n- Over-conditioning at center causing excess removal\n- Dishing indicates localized over-polish\n\n**Evidence**:\n- Center-thin profile measured\n- Pad conditioning wear pattern non-uniform\n- Dishing at center\n\n## Corrective Actions\n\n1. **Inspect**: Check pad conditioner disk wear pattern\n2. **Replace**: If worn non-uniformly, install new conditioner P/N 7891-2345\n3. **Adjust**: Modify conditioning sweep profile\n4. **Validate**: Run uniformity wafer, confirm <3% variation\n\n## Prevention Measures\n\n- Track pad conditioning uniformity\n- Schedule conditioner replacement per spec\n- Monitor removal rate uniformity\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center region oxidation on lot W2024-8345. Unwanted oxide growth at center. Yield loss 10%.\n\nProcess Context: Tool: THERMAL-TEL-01. Recipe: ANNEAL_700C. Furnace tube showing O2 contamination at center zone. N2 purge incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O2 contamination from incomplete N2 purge\n- Center zone has residual O2 from incomplete purge\n- Oxidation occurring during high-temperature anneal\n- Center most affected due to gas flow pattern\n\n**Evidence**:\n- O2 detected at center zone\n- Oxidation pattern at center\n- N2 purge parameters marginal\n\n## Corrective Actions\n\n1. **Verify**: Check N2 purge flow and duration\n2. **Extend**: Increase purge time by 50%\n3. **Leak check**: Verify tube seals for air ingress\n4. **Validate**: Process test wafer, confirm no oxidation\n\n## Prevention Measures\n\n- Add O2 monitoring to furnace zones\n- Increase standard purge time\n- Regular tube seal inspection\n\n**Severity**: Minor\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-8678. Implant damage visible at wafer center. Yield loss 19%.\n\nProcess Context: Tool: IMPLANT-AMAT-01. Recipe: BF2_IMPLANT. Beam current instability logged. Center dose 8% higher than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam current instability causing dose non-uniformity\n- Beam current fluctuating during implant\n- Center receiving 8% higher dose\n- Implant damage from overdose at center\n\n**Evidence**:\n- Beam current instability in log\n- 8% dose variation center-to-edge\n- Damage pattern at center\n\n## Corrective Actions\n\n1. **Diagnose**: Check beam current controller on IMPLANT-AMAT-01\n2. **Calibrate**: If drifted, recalibrate beam control\n3. **Replace**: If controller faulty, replace P/N 0190-C4567\n4. **Validate**: Confirm dose uniformity <3% across wafer\n\n## Prevention Measures\n\n- Add beam current stability to FDC\n- Set alarm for current variation >5%\n- Schedule beam system maintenance\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9012. Lithography shows center-defocus pattern. CD variation 12% at center. Yield loss 16%.\n\nProcess Context: Tool: LITH-ASML-03. Recipe: VIA1_PHOTO. Wafer stage leveling showing 50nm height variation at center. Spec is <20nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer stage leveling error at center\n- Stage height variation 50nm exceeds 20nm spec\n- Center focus error causing CD variation\n- 12% CD variation from defocus\n\n**Evidence**:\n- Stage leveling shows 50nm height error at center\n- CD variation matches defocus pattern\n- Center-specific issue\n\n## Corrective Actions\n\n1. **Calibrate**: Wafer stage leveling system on LITH-ASML-03\n2. **Verify**: Height sensor accuracy at center zone\n3. **Adjust**: If sensor degraded, replace P/N 4022-87654\n4. **Validate**: Confirm stage height uniformity <20nm\n\n## Prevention Measures\n\n- Add stage leveling check to daily qual\n- Monitor CD uniformity trends\n- Calibrate leveling system monthly\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center region particle contamination on lot W2024-9345. Particles within 35mm of center. Yield loss 11%.\n\nProcess Context: Tool: CVD-LAM-12. Recipe: TIN_CVD. Showerhead purge gas showing moisture. Particle formation from moisture reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture in showerhead purge gas\n- Moisture reacting with TiN precursor forming particles\n- Center concentration from showerhead geometry\n- Particles nucleating in gas phase\n\n**Evidence**:\n- Moisture detected in purge gas\n- Particle composition consistent with TiN reaction\n- Center pattern matches showerhead distribution\n\n## Corrective Actions\n\n1. **Verify**: Check purge gas moisture level\n2. **Replace**: If >1 ppm, replace purifier/dryer\n3. **Purge**: Extended purge to remove moisture\n4. **Validate**: Confirm moisture <0.5 ppm before production\n\n## Prevention Measures\n\n- Add inline moisture monitoring\n- Set alarm for moisture >1 ppm\n- Regular purifier maintenance\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9678. Film composition non-uniform at center. Stoichiometry off by 4%. Yield loss 14%.\n\nProcess Context: Tool: CVD-AMAT-11. Recipe: SION_DEP. Dual gas ratio showing drift. N2/SiH4 ratio at center off by 3%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas ratio drift affecting center stoichiometry\n- N2/SiH4 ratio 3% off at center injection\n- Composition drift causing film property change\n- 4% stoichiometry variation from gas imbalance\n\n**Evidence**:\n- Gas ratio off at center\n- Film composition analysis shows 4% deviation\n- Dual gas MFC mismatch\n\n## Corrective Actions\n\n1. **Verify**: Check both MFC calibrations on CVD-AMAT-11\n2. **Calibrate**: Recalibrate N2 and SiH4 MFCs\n3. **Balance**: Verify ratio within ±1% of setpoint\n4. **Validate**: Film composition analysis on test wafer\n\n## Prevention Measures\n\n- Add gas ratio monitoring to FDC\n- Schedule MFC calibration every 6 months\n- Track film composition trends\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated thermal stress cracks on lot W2025-0123. Cracks within 25mm of center. Yield loss 23%.\n\nProcess Context: Tool: RTP-AMAT-02. Recipe: RTA_1000C. Ramp rate at 200°C/sec exceeds wafer thermal tolerance. Center heats faster than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive thermal ramp rate causing stress\n- 200°C/sec ramp rate too aggressive\n- Center heats faster creating thermal gradient\n- Stress concentration at center exceeds material strength\n\n**Evidence**:\n- High ramp rate setting\n- Thermal stress crack morphology\n- Center-concentrated pattern\n\n## Corrective Actions\n\n1. **Reduce**: Lower ramp rate to 100°C/sec\n2. **Verify**: Check lamp uniformity across wafer\n3. **Test**: Process test wafer at reduced rate\n4. **Validate**: No thermal stress cracks observed\n\n## Prevention Measures\n\n- Set ramp rate limits per wafer type\n- Add thermal stress monitoring\n- Qualify ramp profiles for each recipe\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-0456. Photoresist bubble at wafer center. Single defect but 100% yield killer. Yield loss 8%.\n\nProcess Context: Tool: COAT-TEL-07. Recipe: PHOTO_PR. Resist dispense showing air entrainment. Bubbles forming during dispense.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air entrainment in resist dispense\n- Air bubble in resist line or nozzle\n- Bubble dispensed at center with resist\n- Single bubble acts as 100% yield killer\n\n**Evidence**:\n- Bubble visible at dispense point\n- Center location matches dispense position\n- Air entrainment in line\n\n## Corrective Actions\n\n1. **Purge**: Bleed air from resist dispense line\n2. **Verify**: Check nozzle for trapped air\n3. **Prime**: Run dispense priming sequence\n4. **Validate**: Inspect test wafer for bubble-free coating\n\n## Prevention Measures\n\n- Add degassing to resist supply\n- Regular nozzle purge between lots\n- Include bubble check in daily qual\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region metal voiding on lot W2025-0789. Voids in copper fill at center. 20 wafers affected. Yield loss 25%.\n\nProcess Context: Tool: ECP-LAM-03. Recipe: CU_PLATE. Plating current density non-uniform. Center current 12% lower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform plating current distribution\n- Center current 12% lower than edge\n- Insufficient copper deposition at center\n- Voiding from under-plating\n\n**Evidence**:\n- Current density measurement shows 12% non-uniformity\n- Void pattern at center\n- 20 wafers affected indicates systematic issue\n\n## Corrective Actions\n\n1. **Inspect**: Check anode shield configuration on ECP-LAM-03\n2. **Adjust**: Modify shield position for uniform current\n3. **Verify**: Current density mapping shows <5% variation\n4. **Validate**: Cross-section shows void-free fill\n\n## Prevention Measures\n\n- Add current uniformity to weekly qual\n- Monitor void rate trends\n- Schedule anode/shield maintenance\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-1012. Nitride film shows center-region pinholes. Yield loss 15%.\n\nProcess Context: Tool: CVD-TEL-08. Recipe: LPCVD_SIN. Precursor gas flow showing intermittent fluctuation. Center most sensitive to flow variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gas flow fluctuation\n- Precursor flow fluctuation causing deposition interruption\n- Pinholes forming during flow dips\n- Center region most sensitive to flow uniformity\n\n**Evidence**:\n- Gas flow fluctuation logged\n- Pinhole pattern at center\n- Intermittent nature of defect\n\n## Corrective Actions\n\n1. **Diagnose**: Check MFC for flow instability on CVD-TEL-08\n2. **Replace**: If MFC faulty, install new P/N 0226-56789\n3. **Verify**: Flow stability within ±1%\n4. **Validate**: Film shows no pinholes\n\n## Prevention Measures\n\n- Add flow stability monitoring to FDC\n- Set alarm for flow variation >2%\n- Regular MFC health checks\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated contamination on lot W2025-1345. Metal contamination detected at center. Yield loss 21%.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: USG_DEP. Chamber showerhead showing corrosion. Aluminum particles shedding from showerhead.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead corrosion releasing metal particles\n- Aluminum showerhead corroded from process chemistry\n- Metal particles falling on wafer center\n- Contamination from hardware degradation\n\n**Evidence**:\n- Visible corrosion on showerhead\n- Metal contamination analysis shows aluminum\n- Center pattern matches showerhead position\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-14\n2. **Replace**: Install new showerhead P/N 0021-67890\n3. **Clean**: Wet clean chamber to remove particles\n4. **Season**: Run 10 conditioning wafers\n5. **Validate**: Metal contamination below detection limit\n\n## Prevention Measures\n\n- Track showerhead usage and chemistry exposure\n- Schedule replacement based on chemistry hours\n- Add corrosion inspection to PM\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-1678. Gate oxide integrity failure at center. Yield loss 18%.\n\nProcess Context: Tool: FURNACE-TEL-03. Recipe: GATE_OX_10A. Furnace tube showing particle contamination. Particles embedding in oxide during growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle contamination in furnace tube\n- Particles in tube embedding in gate oxide\n- Center concentration from tube geometry\n- Oxide integrity compromised by embedded particles\n\n**Evidence**:\n- Particles detected in tube\n- Oxide breakdown at center\n- Particle-related failure mode\n\n## Corrective Actions\n\n1. **Immediate**: Remove wafers, tube clean required\n2. **Clean**: HF vapor clean of furnace tube\n3. **Verify**: Particle count in tube below spec\n4. **Validate**: Gate oxide integrity test on qual wafer\n\n## Prevention Measures\n\n- Regular tube particle monitoring\n- Schedule tube cleans per particle count\n- Track gate oxide integrity trends\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region etch non-uniformity on lot W2025-2012. Center etch rate 15% higher than edge. Yield loss 17%.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: CONTACT_ETCH. Gas distribution plate clogged at edge ports. Center receiving excess gas flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged edge gas ports forcing flow to center\n- Edge ports partially blocked\n- Gas flow concentrated at center\n- 15% higher etch rate at center from excess reactant\n\n**Evidence**:\n- Edge port blockage found\n- Center-fast etch rate measured\n- 15% rate non-uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Clean**: Clear blocked edge gas ports\n3. **Verify**: Gas flow uniformity across all ports\n4. **Validate**: Etch rate uniformity <5%\n\n## Prevention Measures\n\n- Add gas port inspection to PM\n- Track etch uniformity trends\n- Schedule port cleaning at intervals\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-2345. Resist development incomplete at center. Pattern loss at center. Yield loss 14%.\n\nProcess Context: Tool: DEVELOP-TEL-05. Recipe: TMAH_DEV. Developer dispense arm not reaching center properly. Arm range of motion limited.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer arm mechanical limitation\n- Arm not reaching wafer center fully\n- Incomplete developer coverage at center\n- Pattern loss from under-development\n\n**Evidence**:\n- Arm motion observed to be limited\n- Center region undeveloped\n- Mechanical restriction in arm travel\n\n## Corrective Actions\n\n1. **Inspect**: Check developer arm range of motion on DEVELOP-TEL-05\n2. **Repair**: Fix mechanical restriction (bearing, cable, etc.)\n3. **Calibrate**: Verify arm reaches center position\n4. **Validate**: Test develop shows complete center coverage\n\n## Prevention Measures\n\n- Add arm motion check to daily qual\n- Schedule arm maintenance per usage\n- Monitor development uniformity\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2025-2678. Tungsten plug showing center voids. Yield loss 20%.\n\nProcess Context: Tool: CVD-LAM-15. Recipe: W_PLUG_CVD. Nucleation layer non-uniform. Center nucleation delayed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform nucleation layer at center\n- Center nucleation delayed vs edge\n- Poor tungsten adhesion at center\n- Voiding from nucleation failure\n\n**Evidence**:\n- Void pattern at center\n- Nucleation uniformity test shows center delay\n- W adhesion failure at center\n\n## Corrective Actions\n\n1. **Review**: Nucleation step parameters on CVD-LAM-15\n2. **Adjust**: Increase nucleation time or temperature at center\n3. **Verify**: Nucleation uniformity test passes\n4. **Validate**: Cross-section shows void-free plugs\n\n## Prevention Measures\n\n- Monitor nucleation uniformity regularly\n- Add void rate to inline SPC\n- Qualify nucleation step separately\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-2901. ILD film stress causing center cracking. Yield loss 16%.\n\nProcess Context: Tool: CVD-AMAT-17. Recipe: BPSG_DEP. Dopant concentration higher at center. 12% B/P concentration variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dopant concentration non-uniformity causing stress\n- 12% B/P concentration variation across wafer\n- Higher dopant at center creating stress differential\n- Stress relief through cracking at center\n\n**Evidence**:\n- Dopant analysis shows 12% variation\n- Center-high dopant concentration\n- Stress crack morphology\n\n## Corrective Actions\n\n1. **Verify**: Dopant gas flow uniformity on CVD-AMAT-17\n2. **Adjust**: Balance dopant gas injection center-to-edge\n3. **Test**: FTIR verification of dopant uniformity\n4. **Validate**: No stress cracking on test wafers\n\n## Prevention Measures\n\n- Add dopant uniformity to process monitoring\n- Set concentration variation limit at <5%\n- Track film stress trends\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region photoresist lifting on lot W2025-3234. Resist delamination within 30mm of center. Yield loss 12%.\n\nProcess Context: Tool: COAT-TEL-11. Recipe: I-LINE_PR. HMDS vapor treatment showing center-thin coverage. Adhesion compromised at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient HMDS treatment at wafer center\n- HMDS vapor not reaching center adequately\n- Poor resist adhesion from surface prep failure\n- Lifting during subsequent process steps\n\n**Evidence**:\n- HMDS coverage thin at center\n- Resist lifting pattern at center\n- Adhesion failure mode confirmed\n\n## Corrective Actions\n\n1. **Verify**: HMDS vapor flow distribution on COAT-TEL-11\n2. **Adjust**: Increase HMDS exposure time or flow\n3. **Test**: Water contact angle test for HMDS coverage\n4. **Validate**: No resist lifting on test wafers\n\n## Prevention Measures\n\n- Monitor HMDS treatment uniformity\n- Add adhesion test to weekly qual\n- Optimize HMDS recipe for full coverage\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-3567. Polysilicon film showing center-thick morphology. Grain structure abnormal. Yield loss 15%.\n\nProcess Context: Tool: CVD-LAM-18. Recipe: POLY_DEP. Deposition temperature 10°C higher at center than edge. Non-uniform heating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature non-uniformity affecting poly growth\n- 10°C center-hot temperature profile\n- Higher temperature changes nucleation and grain growth\n- Center-thick with abnormal morphology\n\n**Evidence**:\n- 10°C temperature non-uniformity measured\n- Grain structure analysis shows difference\n- Center-thick profile\n\n## Corrective Actions\n\n1. **Calibrate**: Zone heaters on CVD-LAM-18\n2. **Verify**: Temperature uniformity within ±2°C\n3. **Check**: Thermocouple accuracy all zones\n4. **Validate**: Poly thickness and grain uniformity\n\n## Prevention Measures\n\n- Add temperature uniformity to daily check\n- Calibrate heaters monthly\n- Monitor grain structure periodically\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated surface haze on lot W2025-3890. Haze within 40mm radius. Yield loss 13%.\n\nProcess Context: Tool: CLEAN-DNS-02. Recipe: SC1_CLEAN. Megasonic transducer center element failing. Cleaning efficiency reduced at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Failed megasonic transducer center element\n- Center transducer element not functioning\n- Reduced cleaning efficiency at center\n- Surface haze from residual contamination\n\n**Evidence**:\n- Center element failure detected\n- Haze pattern matches transducer coverage\n- Cleaning efficiency test shows center weakness\n\n## Corrective Actions\n\n1. **Diagnose**: Test megasonic transducer elements on CLEAN-DNS-02\n2. **Replace**: Center transducer element P/N 5511-23456\n3. **Verify**: All elements functioning uniformly\n4. **Validate**: Clean wafer shows no haze\n\n## Prevention Measures\n\n- Add transducer health check to weekly qual\n- Monitor cleaning uniformity\n- Schedule transducer replacement per usage\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-4123. Silicide formation abnormal at center. Higher resistance measured. Yield loss 19%.\n\nProcess Context: Tool: RTP-LAM-04. Recipe: TISI_FORM. Pyrometer reading showing 15°C lower at center. Lamp intensity degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded lamp intensity causing center under-temperature\n- Pyrometer showing 15°C lower at center\n- Insufficient temperature for complete silicide formation\n- Higher resistance from incomplete reaction\n\n**Evidence**:\n- Pyrometer temperature reading 15°C low at center\n- Resistance measurement elevated\n- Silicide reaction incomplete\n\n## Corrective Actions\n\n1. **Inspect**: Check lamp array on RTP-LAM-04\n2. **Replace**: Center lamp bank if degraded P/N 0190-D7890\n3. **Calibrate**: Pyrometer accuracy verification\n4. **Validate**: Temperature uniformity within ±5°C\n\n## Prevention Measures\n\n- Track lamp hours and intensity\n- Schedule lamp replacement per hours\n- Monitor temperature uniformity trends\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region via failure on lot W2025-4456. Open vias at center. Yield loss 22%.\n\nProcess Context: Tool: ETCH-AMAT-19. Recipe: VIA_ETCH. Etch stop detection failed at center. Over-etch damaging bottom barrier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch stop failure causing barrier damage\n- Etch stop detection did not work at center\n- Over-etch removed barrier layer\n- Open circuit from damaged contact\n\n**Evidence**:\n- Etch stop timing anomaly in log\n- Via bottom damage observed\n- Open circuit electrical failure\n\n## Corrective Actions\n\n1. **Verify**: Etch stop endpoint system on ETCH-AMAT-19\n2. **Calibrate**: OES/interferometer for accurate detection\n3. **Adjust**: Recipe timing with safety margin\n4. **Validate**: Cross-section shows intact barrier\n\n## Prevention Measures\n\n- Add endpoint accuracy check to qual\n- Monitor etch stop consistency\n- Implement backup time-based stop\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-4789. Metal line voiding at center. Electromigration risk. Yield loss 17%.\n\nProcess Context: Tool: PVD-AMAT-12. Recipe: ALCU_FILL. Target erosion pattern showing center depletion. Non-uniform sputtering.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target erosion causing center-thin deposition\n- Target eroded more at center\n- Non-uniform sputtering yield\n- Center-thin metal causing voiding\n\n**Evidence**:\n- Target surface shows center erosion\n- Deposition thickness non-uniform\n- Voiding pattern at center\n\n## Corrective Actions\n\n1. **Inspect**: Target condition on PVD-AMAT-12\n2. **Replace**: Install new target P/N 3041-56789\n3. **Verify**: Deposition uniformity <3%\n4. **Validate**: No voiding on test wafers\n\n## Prevention Measures\n\n- Track target usage and erosion pattern\n- Replace target before critical erosion\n- Monitor deposition uniformity trends\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated lithography defects on lot W2025-5012. Pattern distortion at center. Yield loss 14%.\n\nProcess Context: Tool: LITH-NIKON-02. Recipe: METAL1_PHOTO. Projection lens aberration detected. Center field showing distortion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Projection lens aberration at center field\n- Lens aberration causing pattern distortion\n- Center of field most affected\n- Optical degradation over time\n\n**Evidence**:\n- Lens aberration measurement out of spec\n- Pattern distortion at center field\n- CD variation matches aberration pattern\n\n## Corrective Actions\n\n1. **Diagnose**: Run lens aberration test on LITH-NIKON-02\n2. **Adjust**: If correctable, run lens adjustment procedure\n3. **Escalate**: If beyond adjustment, contact vendor support\n4. **Validate**: Aberration within spec after correction\n\n## Prevention Measures\n\n- Schedule regular lens performance checks\n- Monitor aberration trends\n- Plan lens refurbishment per vendor schedule\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-5345. Oxide breakdown at center locations. Yield loss 20%.\n\nProcess Context: Tool: ETCH-TEL-12. Recipe: GATE_ETCH. Plasma charging damage suspected. Antenna ratio violation at center dies.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma charging damage from antenna effect\n- High antenna ratio structures at center dies\n- Plasma charging during etch causing oxide damage\n- Center wafer position may have higher charge accumulation\n\n**Evidence**:\n- Oxide breakdown electrical signature\n- Center dies affected (antenna ratio sensitive)\n- Plasma charging damage confirmed\n\n## Corrective Actions\n\n1. **Review**: Antenna ratio design rules\n2. **Modify**: Add protection diodes to high-risk structures\n3. **Adjust**: Recipe to reduce plasma damage (lower RF, pulsed plasma)\n4. **Validate**: Oxide integrity passes at center\n\n## Prevention Measures\n\n- Enforce antenna ratio design rules\n- Monitor plasma damage on test structures\n- Optimize etch recipe for low damage\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region contamination on lot W2025-5678. Organic contamination detected at center. Yield loss 11%.\n\nProcess Context: Tool: CLEAN-TEL-06. Recipe: PIRANHA_CLEAN. Organic solvent carryover from previous process. Incomplete rinse at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Organic solvent carryover with incomplete rinse\n- Previous solvent step residue remaining\n- Piranha clean not reaching center effectively\n- Organic contamination left at center\n\n**Evidence**:\n- Organic contamination analysis positive\n- Center pattern matches rinse coverage\n- Solvent residue identified\n\n## Corrective Actions\n\n1. **Review**: Rinse step adequacy on CLEAN-TEL-06\n2. **Extend**: Increase rinse time and flow at center\n3. **Verify**: TOC (total organic carbon) test passes\n4. **Validate**: No organic contamination on test wafers\n\n## Prevention Measures\n\n- Optimize rinse recipe for full coverage\n- Add organic contamination check to qual\n- Monitor rinse effectiveness\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-5901. Barrier layer discontinuity at center. Metal extrusion risk. Yield loss 18%.\n\nProcess Context: Tool: PVD-AMAT-15. Recipe: TAN_BARRIER. Step coverage at center features lower than edge. Aspect ratio sensitivity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor step coverage at center due to aspect ratio\n- Center features have higher aspect ratio\n- PVD step coverage insufficient\n- Barrier discontinuity at feature sidewalls\n\n**Evidence**:\n- Step coverage measurement lower at center\n- Aspect ratio analysis shows center features deeper\n- Barrier discontinuity at sidewalls\n\n## Corrective Actions\n\n1. **Analyze**: Feature aspect ratio across wafer\n2. **Optimize**: Improve PVD step coverage (lower pressure, bias adjustment)\n3. **Consider**: ALD barrier for high aspect ratio features\n4. **Validate**: Cross-section shows continuous barrier\n\n## Prevention Measures\n\n- Design for manufacturable aspect ratios\n- Qualify barrier coverage per feature type\n- Monitor step coverage regularly\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated crystal defects on lot W2025-6234. Stacking faults at center. Yield loss 24%.\n\nProcess Context: Tool: EPI-AMAT-03. Recipe: SI_EPI. Growth temperature 8°C low at center. Thermal non-uniformity in susceptor.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal non-uniformity causing epitaxial defects\n- Center temperature 8°C lower than setpoint\n- Lower temperature affects crystal growth\n- Stacking faults from growth conditions\n\n**Evidence**:\n- Temperature measurement shows 8°C low at center\n- Stacking fault analysis confirms\n- Susceptor thermal uniformity degraded\n\n## Corrective Actions\n\n1. **Inspect**: Susceptor condition on EPI-AMAT-03\n2. **Replace**: If degraded, new susceptor P/N 0021-89012\n3. **Calibrate**: Zone heaters for uniformity\n4. **Validate**: Epi quality test shows no defects\n\n## Prevention Measures\n\n- Monitor temperature uniformity continuously\n- Track susceptor usage hours\n- Add epi defect density to SPC\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-6567. Photoresist scum at center after develop. Pattern bridging observed. Yield loss 16%.\n\nProcess Context: Tool: DEVELOP-TEL-08. Recipe: TMAH_DEV_V2. Developer concentration depleted. Center puddle develop failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Depleted developer concentration at center puddle\n- Puddle develop uses static developer\n- Center developer depletes faster\n- Scum remaining from incomplete develop\n\n**Evidence**:\n- Scum pattern at center\n- Developer concentration test shows depletion\n- Pattern bridging from scum\n\n## Corrective Actions\n\n1. **Adjust**: Increase developer dispense volume\n2. **Modify**: Add center refresh during develop\n3. **Verify**: Developer concentration maintained\n4. **Validate**: No scum on test patterns\n\n## Prevention Measures\n\n- Monitor developer consumption rate\n- Optimize puddle develop recipe\n- Add scum inspection to inline\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region shorts on lot W2025-6890. Metal line shorts at center. Yield loss 21%.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: CU_CMP. Slurry starvation at center during polish. Dishing causing shorts.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry starvation at wafer center\n- Insufficient slurry flow reaching center\n- Dishing from non-uniform material removal\n- Shorts from residual copper in trenches\n\n**Evidence**:\n- Dishing measured at center\n- Shorts at center locations\n- Slurry flow pattern analysis shows center-low\n\n## Corrective Actions\n\n1. **Adjust**: Increase slurry flow rate on CMP-AMAT-06\n2. **Modify**: Optimize pad conditioning for center flow\n3. **Verify**: Slurry coverage uniform across wafer\n4. **Validate**: No dishing or shorts on test wafers\n\n## Prevention Measures\n\n- Monitor slurry distribution\n- Track dishing trends\n- Optimize CMP recipe for uniformity\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-7123. STI fill void at center features. Yield loss 15%.\n\nProcess Context: Tool: CVD-LAM-21. Recipe: HARP_STI. Fill process showing center-slow deposition. High aspect ratio features at center voiding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center-slow deposition in high aspect ratio STI\n- Center features filling slower than edge\n- Voids forming from pinch-off before complete fill\n- High aspect ratio amplifies center sensitivity\n\n**Evidence**:\n- Void pattern at center\n- High aspect ratio features affected\n- Deposition rate lower at center\n\n## Corrective Actions\n\n1. **Optimize**: Recipe for better center deposition rate\n2. **Adjust**: Gas flow distribution for uniformity\n3. **Consider**: Multi-step fill with dep-etch-dep sequence\n4. **Validate**: Cross-section shows void-free fill\n\n## Prevention Measures\n\n- Qualify recipe per aspect ratio\n- Monitor fill uniformity\n- Design for manufacturable STI dimensions\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated junction leakage on lot W2025-7456. Elevated leakage at center dies. Yield loss 19%.\n\nProcess Context: Tool: IMPLANT-VARIAN-02. Recipe: ASWELL_IMPLANT. Beam divergence causing dose non-uniformity. Center dose 5% higher.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam divergence causing center overdose\n- Beam divergence creating center-hot dose profile\n- 5% higher dose at center\n- Junction leakage from overdose damage\n\n**Evidence**:\n- Dose uniformity test shows 5% center-high\n- Junction leakage elevated at center\n- Beam divergence measured\n\n## Corrective Actions\n\n1. **Diagnose**: Beam optics on IMPLANT-VARIAN-02\n2. **Tune**: Beam divergence correction\n3. **Verify**: Dose uniformity <2%\n4. **Validate**: Junction leakage within spec\n\n## Prevention Measures\n\n- Regular beam uniformity calibration\n- Monitor dose uniformity trends\n- Track junction leakage correlation\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-7789. ALD film non-uniformity at center. 10% thickness variation. Yield loss 14%.\n\nProcess Context: Tool: ALD-BENE-01. Recipe: HFO2_ALD. Precursor delivery showing center-low pulse. MFC response time degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC response time affecting precursor pulse\n- Degraded MFC response causing center-low delivery\n- Precursor not reaching center uniformly\n- 10% thickness variation from pulse non-uniformity\n\n**Evidence**:\n- MFC response time out of spec\n- Center-low thickness profile\n- Pulse shape analysis shows degradation\n\n## Corrective Actions\n\n1. **Test**: MFC response time on ALD-BENE-01\n2. **Replace**: If degraded, new MFC P/N 0226-78901\n3. **Verify**: Pulse uniformity restored\n4. **Validate**: Thickness uniformity <3%\n\n## Prevention Measures\n\n- Schedule MFC health check monthly\n- Monitor thickness uniformity trends\n- Track MFC response time\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region interconnect failure on lot W2025-8012. Open circuits at center. Yield loss 23%.\n\nProcess Context: Tool: CVD-AMAT-22. Recipe: CU_SEED. Seed layer discontinuous at center. High aspect ratio via coverage failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Discontinuous seed layer at center vias\n- Seed coverage failing at high aspect ratio features\n- Center features more affected due to geometry\n- Open circuits from plating on discontinuous seed\n\n**Evidence**:\n- Open circuit failures at center\n- Seed layer discontinuity observed\n- High aspect ratio features affected\n\n## Corrective Actions\n\n1. **Analyze**: Seed coverage at high aspect ratio features\n2. **Optimize**: PVD seed for better step coverage\n3. **Consider**: ALD seed for challenging geometries\n4. **Validate**: Continuous seed confirmed by cross-section\n\n## Prevention Measures\n\n- Qualify seed coverage per aspect ratio\n- Monitor via resistance trends\n- Design within coverage capability\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-8345. Capacitor dielectric breakdown at center. Yield loss 18%.\n\nProcess Context: Tool: CVD-TEL-14. Recipe: HFSIO_CAP. Dielectric thickness 5% thin at center. Breakdown voltage reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center-thin dielectric causing early breakdown\n- Dielectric 5% thinner at center\n- Reduced breakdown voltage at thin regions\n- Capacitor failure from dielectric weakness\n\n**Evidence**:\n- Thickness measurement shows 5% center-thin\n- Breakdown voltage correlation with thickness\n- Capacitor failure at center\n\n## Corrective Actions\n\n1. **Verify**: Deposition uniformity on CVD-TEL-14\n2. **Adjust**: Gas distribution for uniform thickness\n3. **Confirm**: Thickness uniformity <2%\n4. **Validate**: Breakdown voltage meets spec\n\n## Prevention Measures\n\n- Add dielectric uniformity to SPC\n- Monitor breakdown voltage trends\n- Maintain tight thickness control\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated contact resistance on lot W2025-8678. High resistance contacts at center. Yield loss 16%.\n\nProcess Context: Tool: CLEAN-LAM-05. Recipe: PRE_CONTACT_CLEAN. Native oxide regrowth at center. Queue time exceeded before metal dep.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Native oxide regrowth from queue time\n- Queue time exceeded between clean and metal dep\n- Native oxide regrown at silicon surface\n- Higher contact resistance from oxide barrier\n\n**Evidence**:\n- Queue time log shows extended wait\n- Contact resistance elevated at center\n- Native oxide detected\n\n## Corrective Actions\n\n1. **Review**: Queue time limits and lot scheduling\n2. **Re-clean**: Affected wafers require repeat clean\n3. **Expedite**: Metal dep immediately after clean\n4. **Validate**: Contact resistance within spec\n\n## Prevention Measures\n\n- Enforce strict queue time limits\n- Add queue time tracking to MES\n- Alert system for queue violations\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-8901. Poly grain boundary issues at center. Electrical variation. Yield loss 13%.\n\nProcess Context: Tool: FURNACE-TEL-07. Recipe: POLY_550C. Furnace boat showing temperature shadowing. Center wafers affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace boat thermal shadowing\n- Boat design causing temperature variation\n- Center wafer positions receiving less heat\n- Grain growth affected by temperature difference\n\n**Evidence**:\n- Temperature mapping shows center-slot variation\n- Grain size analysis confirms difference\n- Electrical variation matches grain pattern\n\n## Corrective Actions\n\n1. **Verify**: Temperature uniformity across boat\n2. **Adjust**: Boat loading pattern if needed\n3. **Consider**: Boat design modification\n4. **Validate**: Grain uniformity improved\n\n## Prevention Measures\n\n- Regular temperature uniformity checks\n- Optimize boat loading pattern\n- Monitor grain size trends\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region passivation crack on lot W2025-9234. Cracks in passivation at center. Yield loss 15%.\n\nProcess Context: Tool: CVD-AMAT-25. Recipe: SIN_PASS. Film stress too high at center. Thermal mismatch causing cracking.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High film stress causing passivation cracking\n- Passivation stress excessive at center\n- Thermal coefficient mismatch with underlying layers\n- Cracking from stress relief\n\n**Evidence**:\n- Stress measurement shows high tensile stress\n- Crack pattern at center\n- Thermal cycling exacerbates cracking\n\n## Corrective Actions\n\n1. **Adjust**: Recipe parameters to reduce film stress\n2. **Modify**: Temperature ramp rates for gradual transition\n3. **Consider**: Stress-relieving layer if needed\n4. **Validate**: No cracking on test wafers\n\n## Prevention Measures\n\n- Monitor film stress regularly\n- Design for stress budget\n- Qualify passivation recipe for stress limits\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-9567. Bond pad corrosion at center die. Yield loss 11%.\n\nProcess Context: Tool: WET-DNS-04. Recipe: PAD_EXPOSE. Etch residue at center causing corrosion. Rinse incomplete at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch residue causing pad corrosion\n- Incomplete rinse leaving etch chemicals at center\n- Residue attacking aluminum pads\n- Corrosion progressing over time\n\n**Evidence**:\n- Corrosion pattern at center die\n- Residue analysis confirms etch chemicals\n- Rinse coverage issue at center\n\n## Corrective Actions\n\n1. **Improve**: Rinse recipe for center coverage\n2. **Extend**: Rinse time and flow rate\n3. **Verify**: No residue on wafer surface\n4. **Validate**: No corrosion on test wafers after storage\n\n## Prevention Measures\n\n- Add rinse adequacy test to qual\n- Monitor pad appearance\n- Optimize wet process for full coverage\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated memory cell failure on lot W2025-9890. Bit failures at center. Yield loss 20%.\n\nProcess Context: Tool: IMPLANT-AXCELIS-03. Recipe: CELL_VT_IMPLANT. Dose uniformity 6% off at center. Threshold voltage variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Implant dose non-uniformity affecting Vt\n- 6% dose variation at center\n- Threshold voltage shifted from target\n- Memory cell operation affected\n\n**Evidence**:\n- Dose uniformity test shows 6% center variation\n- Vt measurement correlates with dose\n- Bit failures at center cells\n\n## Corrective Actions\n\n1. **Tune**: Beam scanning for uniformity on IMPLANT-AXCELIS-03\n2. **Verify**: Dose uniformity <2%\n3. **Correlate**: Vt with dose improvement\n4. **Validate**: Bit failure rate within spec\n\n## Prevention Measures\n\n- Regular dose uniformity calibration\n- Monitor Vt distribution trends\n- Track bit failure map correlation\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  }
]

