{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 21:13:23 2017 " "Info: Processing started: Sun May 14 21:13:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cursach -c cursach --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "enable " "Info: Assuming node \"enable\" is an undefined clock" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "enable" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "push " "Info: Assuming node \"push\" is an undefined clock" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -56 -8 160 -40 "push" "" } { 288 256 320 304 "push" "" } { 64 656 720 80 "push" "" } { 160 656 720 176 "push" "" } { 256 656 720 272 "push" "" } { 352 656 720 368 "push" "" } { 448 656 720 464 "push" "" } { -48 192 240 -32 "push" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "push" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pop " "Info: Assuming node \"pop\" is an undefined clock" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pop" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 31 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 33 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 35 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 36 12 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst28 " "Info: Detected gated clock \"inst28\" as buffer" {  } { { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "enable register lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] register lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 324.89 MHz 3.078 ns Internal " "Info: Clock \"enable\" has Internal fmax of 324.89 MHz between source register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" (period= 3.078 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.151 ns + Longest register register " "Info: + Longest register to register delay is 1.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y15_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 0.475 ns inst33 2 COMB LCCOMB_X18_Y15_N10 3 " "Info: 2: + IC(0.247 ns) + CELL(0.228 ns) = 0.475 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 3; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.371 ns) 1.054 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y15_N2 1 " "Info: 3: + IC(0.208 ns) + CELL(0.371 ns) = 1.054 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.151 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y15_N3 11 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 1.151 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.696 ns ( 60.47 % ) " "Info: Total cell delay = 0.696 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 39.53 % ) " "Info: Total interconnect delay = 0.455 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.247ns 0.208ns 0.000ns } { 0.000ns 0.228ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.743 ns - Smallest " "Info: - Smallest clock skew is -1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 2.938 ns + Shortest register " "Info: + Shortest clock path from clock \"enable\" to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.053 ns) 2.094 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.177 ns) + CELL(0.053 ns) = 2.094 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { enable inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 2.938 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 2.938 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 52.25 % ) " "Info: Total cell delay = 1.535 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 47.75 % ) " "Info: Total interconnect delay = 1.403 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 4.681 ns - Longest register " "Info: - Longest clock path from clock \"enable\" to source register is 4.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.053 ns) 2.094 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.177 ns) + CELL(0.053 ns) = 2.094 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { enable inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.421 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.421 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 4.681 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y15_N1 11 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 4.681 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 32.79 % ) " "Info: Total cell delay = 1.535 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.146 ns ( 67.21 % ) " "Info: Total interconnect delay = 3.146 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { enable inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.681 ns" { enable {} enable~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.177ns 1.327ns 0.642ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { enable inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.681 ns" { enable {} enable~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.177ns 1.327ns 0.642ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.247ns 0.208ns 0.000ns } { 0.000ns 0.228ns 0.371ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { enable inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.681 ns" { enable {} enable~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.177ns 1.327ns 0.642ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "push register lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] register lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 324.89 MHz 3.078 ns Internal " "Info: Clock \"push\" has Internal fmax of 324.89 MHz between source register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" (period= 3.078 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.151 ns + Longest register register " "Info: + Longest register to register delay is 1.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y15_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 0.475 ns inst33 2 COMB LCCOMB_X18_Y15_N10 3 " "Info: 2: + IC(0.247 ns) + CELL(0.228 ns) = 0.475 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 3; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.371 ns) 1.054 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y15_N2 1 " "Info: 3: + IC(0.208 ns) + CELL(0.371 ns) = 1.054 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.151 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y15_N3 11 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 1.151 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.696 ns ( 60.47 % ) " "Info: Total cell delay = 0.696 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 39.53 % ) " "Info: Total interconnect delay = 0.455 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.247ns 0.208ns 0.000ns } { 0.000ns 0.228ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.743 ns - Smallest " "Info: - Smallest clock skew is -1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 2.990 ns + Shortest register " "Info: + Shortest clock path from clock \"push\" to destination register is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns push 1 CLK PIN_B13 92 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 92; CLK Node = 'push'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -56 -8 160 -40 "push" "" } { 288 256 320 304 "push" "" } { 64 656 720 80 "push" "" } { 160 656 720 176 "push" "" } { 256 656 720 272 "push" "" } { 352 656 720 368 "push" "" } { 448 656 720 464 "push" "" } { -48 192 240 -32 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.154 ns) 2.146 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.173 ns) + CELL(0.154 ns) = 2.146 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { push inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 2.990 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 53.21 % ) " "Info: Total cell delay = 1.591 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.399 ns ( 46.79 % ) " "Info: Total interconnect delay = 1.399 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { push inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { push {} push~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.173ns 0.226ns } { 0.000ns 0.819ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 4.733 ns - Longest register " "Info: - Longest clock path from clock \"push\" to source register is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns push 1 CLK PIN_B13 92 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 92; CLK Node = 'push'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -56 -8 160 -40 "push" "" } { 288 256 320 304 "push" "" } { 64 656 720 80 "push" "" } { 160 656 720 176 "push" "" } { 256 656 720 272 "push" "" } { 352 656 720 368 "push" "" } { 448 656 720 464 "push" "" } { -48 192 240 -32 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.154 ns) 2.146 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.173 ns) + CELL(0.154 ns) = 2.146 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { push inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.473 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.473 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 4.733 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y15_N1 11 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 4.733 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 33.62 % ) " "Info: Total cell delay = 1.591 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.142 ns ( 66.38 % ) " "Info: Total interconnect delay = 3.142 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { push inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { push {} push~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.173ns 1.327ns 0.642ns } { 0.000ns 0.819ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { push inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { push {} push~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.173ns 0.226ns } { 0.000ns 0.819ns 0.154ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { push inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { push {} push~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.173ns 1.327ns 0.642ns } { 0.000ns 0.819ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.247ns 0.208ns 0.000ns } { 0.000ns 0.228ns 0.371ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { push inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { push {} push~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.173ns 0.226ns } { 0.000ns 0.819ns 0.154ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { push inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { push {} push~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.173ns 1.327ns 0.642ns } { 0.000ns 0.819ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pop register lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] register lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 324.89 MHz 3.078 ns Internal " "Info: Clock \"pop\" has Internal fmax of 324.89 MHz between source register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" (period= 3.078 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.151 ns + Longest register register " "Info: + Longest register to register delay is 1.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] 1 REG LCFF_X18_Y15_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.228 ns) 0.475 ns inst33 2 COMB LCCOMB_X18_Y15_N10 3 " "Info: 2: + IC(0.247 ns) + CELL(0.228 ns) = 0.475 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 3; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.371 ns) 1.054 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y15_N2 1 " "Info: 3: + IC(0.208 ns) + CELL(0.371 ns) = 1.054 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.151 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y15_N3 11 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 1.151 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.696 ns ( 60.47 % ) " "Info: Total cell delay = 0.696 ns ( 60.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 39.53 % ) " "Info: Total interconnect delay = 0.455 ns ( 39.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.247ns 0.208ns 0.000ns } { 0.000ns 0.228ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.743 ns - Smallest " "Info: - Smallest clock skew is -1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop destination 3.203 ns + Shortest register " "Info: + Shortest clock path from clock \"pop\" to destination register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pop 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'pop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.272 ns) 2.359 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.288 ns) + CELL(0.272 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pop inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 3.203 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 3.203 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 52.73 % ) " "Info: Total cell delay = 1.689 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.514 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.514 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pop inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pop {} pop~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.288ns 0.226ns } { 0.000ns 0.799ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop source 4.946 ns - Longest register " "Info: - Longest clock path from clock \"pop\" to source register is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pop 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'pop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.272 ns) 2.359 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.288 ns) + CELL(0.272 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pop inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.686 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 4.946 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\] 4 REG LCFF_X18_Y15_N1 11 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 4.946 ns; Loc. = LCFF_X18_Y15_N1; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 34.15 % ) " "Info: Total cell delay = 1.689 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.257 ns ( 65.85 % ) " "Info: Total interconnect delay = 3.257 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pop inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pop {} pop~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.288ns 0.226ns } { 0.000ns 0.799ns 0.272ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.151 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.247ns 0.208ns 0.000ns } { 0.000ns 0.228ns 0.371ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pop inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pop {} pop~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.288ns 0.226ns } { 0.000ns 0.799ns 0.272ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "enable 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"enable\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] enable 1.118 ns " "Info: Found hold time violation between source  pin or register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" and destination pin or register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]\" for clock \"enable\" (Hold time is 1.118 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.743 ns + Largest " "Info: + Largest clock skew is 1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 4.681 ns + Longest register " "Info: + Longest clock path from clock \"enable\" to destination register is 4.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.053 ns) 2.094 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.177 ns) + CELL(0.053 ns) = 2.094 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { enable inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.421 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.421 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 4.681 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 4.681 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 32.79 % ) " "Info: Total cell delay = 1.535 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.146 ns ( 67.21 % ) " "Info: Total interconnect delay = 3.146 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { enable inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.681 ns" { enable {} enable~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.177ns 1.327ns 0.642ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable source 2.938 ns - Shortest register " "Info: - Shortest clock path from clock \"enable\" to source register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.053 ns) 2.094 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.177 ns) + CELL(0.053 ns) = 2.094 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { enable inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 2.938 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 2.938 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 52.25 % ) " "Info: Total cell delay = 1.535 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 47.75 % ) " "Info: Total interconnect delay = 1.403 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { enable inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.681 ns" { enable {} enable~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.177ns 1.327ns 0.642ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register register " "Info: - Shortest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 1 REG LCFF_X18_Y15_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1~COUT 2 COMB LCCOMB_X18_Y15_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita2 3 COMB LCCOMB_X18_Y15_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.681 ns" { enable inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.681 ns" { enable {} enable~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.177ns 1.327ns 0.642ns } { 0.000ns 0.864ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "push 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"push\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] push 1.118 ns " "Info: Found hold time violation between source  pin or register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" and destination pin or register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]\" for clock \"push\" (Hold time is 1.118 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.743 ns + Largest " "Info: + Largest clock skew is 1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 4.733 ns + Longest register " "Info: + Longest clock path from clock \"push\" to destination register is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns push 1 CLK PIN_B13 92 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 92; CLK Node = 'push'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -56 -8 160 -40 "push" "" } { 288 256 320 304 "push" "" } { 64 656 720 80 "push" "" } { 160 656 720 176 "push" "" } { 256 656 720 272 "push" "" } { 352 656 720 368 "push" "" } { 448 656 720 464 "push" "" } { -48 192 240 -32 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.154 ns) 2.146 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.173 ns) + CELL(0.154 ns) = 2.146 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { push inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.473 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.473 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 4.733 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 4.733 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 33.62 % ) " "Info: Total cell delay = 1.591 ns ( 33.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.142 ns ( 66.38 % ) " "Info: Total interconnect delay = 3.142 ns ( 66.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { push inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { push {} push~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.173ns 1.327ns 0.642ns } { 0.000ns 0.819ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 2.990 ns - Shortest register " "Info: - Shortest clock path from clock \"push\" to source register is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.819 ns) 0.819 ns push 1 CLK PIN_B13 92 " "Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 92; CLK Node = 'push'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -56 -8 160 -40 "push" "" } { 288 256 320 304 "push" "" } { 64 656 720 80 "push" "" } { 160 656 720 176 "push" "" } { 256 656 720 272 "push" "" } { 352 656 720 368 "push" "" } { 448 656 720 464 "push" "" } { -48 192 240 -32 "push" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.154 ns) 2.146 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.173 ns) + CELL(0.154 ns) = 2.146 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { push inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 2.990 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 53.21 % ) " "Info: Total cell delay = 1.591 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.399 ns ( 46.79 % ) " "Info: Total interconnect delay = 1.399 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { push inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { push {} push~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.173ns 0.226ns } { 0.000ns 0.819ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { push inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { push {} push~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.173ns 1.327ns 0.642ns } { 0.000ns 0.819ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { push inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { push {} push~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.173ns 0.226ns } { 0.000ns 0.819ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register register " "Info: - Shortest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 1 REG LCFF_X18_Y15_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1~COUT 2 COMB LCCOMB_X18_Y15_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita2 3 COMB LCCOMB_X18_Y15_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { push inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { push {} push~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.173ns 1.327ns 0.642ns } { 0.000ns 0.819ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { push inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { push {} push~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.173ns 0.226ns } { 0.000ns 0.819ns 0.154ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "pop 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"pop\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] pop 1.118 ns " "Info: Found hold time violation between source  pin or register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" and destination pin or register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]\" for clock \"pop\" (Hold time is 1.118 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.743 ns + Largest " "Info: + Largest clock skew is 1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop destination 4.946 ns + Longest register " "Info: + Longest clock path from clock \"pop\" to destination register is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pop 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'pop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.272 ns) 2.359 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.288 ns) + CELL(0.272 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pop inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.686 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.618 ns) 4.946 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.642 ns) + CELL(0.618 ns) = 4.946 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 34.15 % ) " "Info: Total cell delay = 1.689 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.257 ns ( 65.85 % ) " "Info: Total interconnect delay = 3.257 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop source 3.203 ns - Shortest register " "Info: - Shortest clock path from clock \"pop\" to source register is 3.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pop 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'pop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.272 ns) 2.359 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.288 ns) + CELL(0.272 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pop inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 3.203 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 3.203 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 52.73 % ) " "Info: Total cell delay = 1.689 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.514 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.514 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pop inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pop {} pop~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.288ns 0.226ns } { 0.000ns 0.799ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pop inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pop {} pop~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.288ns 0.226ns } { 0.000ns 0.799ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register register " "Info: - Shortest register to register delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 1 REG LCFF_X18_Y15_N3 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1~COUT 2 COMB LCCOMB_X18_Y15_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.583 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita2 3 COMB LCCOMB_X18_Y15_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 0.583 ns; Loc. = LCCOMB_X18_Y15_N4; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.680 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 0.680 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.680 ns ( 100.00 % ) " "Info: Total cell delay = 0.680 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.203 ns" { pop inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.203 ns" { pop {} pop~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.288ns 0.226ns } { 0.000ns 0.799ns 0.272ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1~COUT {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita2 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.125ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] enable enable 3.140 ns register " "Info: tsu for register \"lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]\" (data pin = \"enable\", clock pin = \"enable\") is 3.140 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.988 ns + Longest pin register " "Info: + Longest pin to register delay is 5.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.102 ns) + CELL(0.346 ns) 5.312 ns inst33 2 COMB LCCOMB_X18_Y15_N10 3 " "Info: 2: + IC(4.102 ns) + CELL(0.346 ns) = 5.312 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 3; COMB Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.448 ns" { enable inst33 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 96 80 144 144 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.371 ns) 5.891 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X18_Y15_N2 1 " "Info: 3: + IC(0.208 ns) + CELL(0.371 ns) = 5.891 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 1; COMB Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.988 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 4 REG LCFF_X18_Y15_N3 11 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 5.988 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 28.02 % ) " "Info: Total cell delay = 1.678 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.310 ns ( 71.98 % ) " "Info: Total interconnect delay = 4.310 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { enable inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { enable {} enable~combout {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 4.102ns 0.208ns 0.000ns } { 0.000ns 0.864ns 0.346ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "enable destination 2.938 ns - Shortest register " "Info: - Shortest clock path from clock \"enable\" to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns enable 1 CLK PIN_L21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 2; CLK Node = 'enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -8 -8 160 8 "enable" "" } { -32 192 240 -16 "enable" "" } { 16 192 240 32 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.053 ns) 2.094 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.177 ns) + CELL(0.053 ns) = 2.094 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { enable inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.618 ns) 2.938 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\] 3 REG LCFF_X18_Y15_N3 11 " "Info: 3: + IC(0.226 ns) + CELL(0.618 ns) = 2.938 ns; Loc. = LCFF_X18_Y15_N3; Fanout = 11; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 52.25 % ) " "Info: Total cell delay = 1.535 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 47.75 % ) " "Info: Total interconnect delay = 1.403 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.988 ns" { enable inst33 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.988 ns" { enable {} enable~combout {} inst33 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|counter_comb_bita1 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 4.102ns 0.208ns 0.000ns } { 0.000ns 0.864ns 0.346ns 0.371ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { enable inst28 lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.938 ns" { enable {} enable~combout {} inst28 {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.177ns 0.226ns } { 0.000ns 0.864ns 0.053ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pop out\[5\] lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[5\] 14.430 ns register " "Info: tco from clock \"pop\" to destination pin \"out\[5\]\" through register \"lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 14.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop source 8.547 ns + Longest register " "Info: + Longest clock path from clock \"pop\" to source register is 8.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pop 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'pop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.272 ns) 2.359 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.288 ns) + CELL(0.272 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pop inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.686 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.712 ns) 5.040 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.642 ns) + CELL(0.712 ns) = 5.040 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.366 ns) 5.808 ns lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] 5 COMB LCCOMB_X18_Y15_N22 17 " "Info: 5: + IC(0.402 ns) + CELL(0.366 ns) = 5.808 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 17; COMB Node = 'lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.768 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 7.271 ns lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~clkctrl 6 COMB CLKCTRL_G4 15 " "Info: 6: + IC(1.463 ns) + CELL(0.000 ns) = 7.271 ns; Loc. = CLKCTRL_G4; Fanout = 15; COMB Node = 'lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 34 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 8.547 ns lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X26_Y17_N7 1 " "Info: 7: + IC(0.658 ns) + CELL(0.618 ns) = 8.547 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 1; REG Node = 'lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.767 ns ( 32.37 % ) " "Info: Total cell delay = 2.767 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.780 ns ( 67.63 % ) " "Info: Total interconnect delay = 5.780 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.547 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.547 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl {} lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns 0.402ns 1.463ns 0.658ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.789 ns + Longest register pin " "Info: + Longest register to pin delay is 5.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X26_Y17_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 1; REG Node = 'lpm_reg:inst18\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.378 ns) 0.639 ns lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~43 2 COMB LCCOMB_X26_Y17_N4 1 " "Info: 2: + IC(0.261 ns) + CELL(0.378 ns) = 0.639 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 1; COMB Node = 'lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.378 ns) 1.649 ns lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~45 3 COMB LCCOMB_X26_Y18_N8 1 " "Info: 3: + IC(0.632 ns) + CELL(0.378 ns) = 1.649 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'lpm_bustri0:inst15\|lpm_bustri:lpm_bustri_component\|dout\[5\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~43 lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~45 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(2.154 ns) 5.789 ns out\[5\] 4 PIN PIN_R1 0 " "Info: 4: + IC(1.986 ns) + CELL(2.154 ns) = 5.789 ns; Loc. = PIN_R1; Fanout = 0; PIN Node = 'out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.140 ns" { lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~45 out[5] } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 464 640 -8 "out\[14..0\]" "" } { 56 968 1032 72 "out\[14..0\]" "" } { 152 968 1032 168 "out\[14..0\]" "" } { 248 968 1032 264 "out\[14..0\]" "" } { 344 968 1032 360 "out\[14..0\]" "" } { 440 968 1032 456 "out\[14..0\]" "" } { 280 568 632 296 "out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 50.27 % ) " "Info: Total cell delay = 2.910 ns ( 50.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 49.73 % ) " "Info: Total interconnect delay = 2.879 ns ( 49.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~43 lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~45 out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.789 ns" { lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~43 {} lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~45 {} out[5] {} } { 0.000ns 0.261ns 0.632ns 1.986ns } { 0.000ns 0.378ns 0.378ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.547 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.547 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]~clkctrl {} lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns 0.402ns 1.463ns 0.658ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.789 ns" { lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~43 lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~45 out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.789 ns" { lpm_reg:inst18|lpm_ff:lpm_ff_component|dffs[5] {} lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~43 {} lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component|dout[5]~45 {} out[5] {} } { 0.000ns 0.261ns 0.632ns 1.986ns } { 0.000ns 0.378ns 0.378ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_reg:inst24\|lpm_ff:lpm_ff_component\|dffs\[4\] data\[4\] pop 3.950 ns register " "Info: th for register \"lpm_reg:inst24\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"data\[4\]\", clock pin = \"pop\") is 3.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pop destination 8.871 ns + Longest register " "Info: + Longest clock path from clock \"pop\" to destination register is 8.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns pop 1 CLK PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'pop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -40 -8 160 -24 "pop" "" } { 0 192 240 16 "pop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.272 ns) 2.359 ns inst28 2 COMB LCCOMB_X18_Y15_N12 2 " "Info: 2: + IC(1.288 ns) + CELL(0.272 ns) = 2.359 ns; Loc. = LCCOMB_X18_Y15_N12; Fanout = 2; COMB Node = 'inst28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { pop inst28 } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.000 ns) 3.686 ns inst28~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.327 ns) + CELL(0.000 ns) = 3.686 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'inst28~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { inst28 inst28~clkctrl } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { 136 168 232 184 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.712 ns) 5.040 ns lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\] 4 REG LCFF_X18_Y15_N5 10 " "Info: 4: + IC(0.642 ns) + CELL(0.712 ns) = 5.040 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 10; REG Node = 'lpm_counterStak:inst8\|lpm_counter:lpm_counter_component\|cntr_4dg:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4dg.tdf" "" { Text "D:/SIFO/cursach/db/cntr_4dg.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.366 ns) 5.809 ns lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\] 5 COMB LCCOMB_X18_Y15_N18 18 " "Info: 5: + IC(0.403 ns) + CELL(0.366 ns) = 5.809 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 18; COMB Node = 'lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.000 ns) 7.573 ns lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl 6 COMB CLKCTRL_G10 15 " "Info: 6: + IC(1.764 ns) + CELL(0.000 ns) = 7.573 ns; Loc. = CLKCTRL_G10; Fanout = 15; COMB Node = 'lpm_decode3:inst14\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode1w\[3\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/SIFO/cursach/db/decode_u7f.tdf" 32 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 8.871 ns lpm_reg:inst24\|lpm_ff:lpm_ff_component\|dffs\[4\] 7 REG LCFF_X25_Y18_N9 1 " "Info: 7: + IC(0.680 ns) + CELL(0.618 ns) = 8.871 ns; Loc. = LCFF_X25_Y18_N9; Fanout = 1; REG Node = 'lpm_reg:inst24\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.767 ns ( 31.19 % ) " "Info: Total cell delay = 2.767 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.104 ns ( 68.81 % ) " "Info: Total interconnect delay = 6.104 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.871 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.871 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns 0.403ns 1.764ns 0.680ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns data\[4\] 1 PIN PIN_K3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K3; Fanout = 6; PIN Node = 'data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "stack.bdf" "" { Schematic "D:/SIFO/cursach/stack.bdf" { { -24 -8 160 -8 "data\[14..0\]" "" } { 32 656 720 48 "data\[14..0\]" "" } { 128 656 720 144 "data\[14..0\]" "" } { 224 656 720 240 "data\[14..0\]" "" } { 320 656 720 336 "data\[14..0\]" "" } { 416 656 720 432 "data\[14..0\]" "" } { 256 256 320 272 "data\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.951 ns) + CELL(0.309 ns) 5.070 ns lpm_reg:inst24\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LCFF_X25_Y18_N9 1 " "Info: 2: + IC(3.951 ns) + CELL(0.309 ns) = 5.070 ns; Loc. = LCFF_X25_Y18_N9; Fanout = 1; REG Node = 'lpm_reg:inst24\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.260 ns" { data[4] lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 22.07 % ) " "Info: Total cell delay = 1.119 ns ( 22.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 77.93 % ) " "Info: Total interconnect delay = 3.951 ns ( 77.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { data[4] lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { data[4] {} data[4]~combout {} lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.951ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.871 ns" { pop inst28 inst28~clkctrl lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.871 ns" { pop {} pop~combout {} inst28 {} inst28~clkctrl {} lpm_counterStak:inst8|lpm_counter:lpm_counter_component|cntr_4dg:auto_generated|safe_q[2] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3] {} lpm_decode3:inst14|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]~clkctrl {} lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.288ns 1.327ns 0.642ns 0.403ns 1.764ns 0.680ns } { 0.000ns 0.799ns 0.272ns 0.000ns 0.712ns 0.366ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { data[4] lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { data[4] {} data[4]~combout {} lpm_reg:inst24|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 3.951ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 21:13:23 2017 " "Info: Processing ended: Sun May 14 21:13:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
