
*** Running vivado
    with args -log SoC_Subsystem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC_Subsystem.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct 22 11:06:13 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source SoC_Subsystem.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 514.109 ; gain = 199.070
Command: read_checkpoint -auto_incremental -incremental {C:/Users/User/OneDrive/Documents/college/modules/year 4/Sytem on chip/soc_group/project 3/project_3 AHB_Subsystem_desighn.srcs/utils_1/imports/synth_1/SoC_Subsystem.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/User/OneDrive/Documents/college/modules/year 4/Sytem on chip/soc_group/project 3/project_3 AHB_Subsystem_desighn.srcs/utils_1/imports/synth_1/SoC_Subsystem.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SoC_Subsystem -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26716
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 976.223 ; gain = 450.445
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near ')' [C:/Users/User/OneDrive/Documents/college/modules/year 4/Sytem on chip/soc_group/project 3/project_3 AHB_Subsystem_desighn.srcs/sources_1/new/IP6_SOSSI.vhd:14]
INFO: [Synth 8-10443] VHDL file 'C:/Users/User/OneDrive/Documents/college/modules/year 4/Sytem on chip/soc_group/project 3/project_3 AHB_Subsystem_desighn.srcs/sources_1/new/IP6_SOSSI.vhd' is ignored due to errors
ERROR: [Synth 8-439] module 'SoC_Subsystem' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1084.285 ; gain = 558.508
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 11:06:49 2024...
