// Seed: 2694527240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  xnor primCall (id_6, id_1, id_11, id_3, id_10, id_5);
  input wire id_10;
  output wand id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_10,
      id_3,
      id_7,
      id_3,
      id_6,
      id_6
  );
  input wire id_1;
  parameter id_12 = -1'd0 - 1'b0 ~^ 1;
  assign id_9 = -1;
  wire id_13;
  logic id_14, id_15;
  assign id_4[1'h0] = id_14 % -1;
endmodule
