

================================================================
== Vivado HLS Report for 'poly_S3_inv'
================================================================
* Date:           Sun Aug 23 22:38:29 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  17829245|  17829245|  17829245|  17829245|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_mod3_fu_621  |mod3   |    0|    0|    0|    0|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       700|       700|         1|          -|          -|   700|    no    |
        |- Loop 2     |       701|       701|         1|          -|          -|   701|    no    |
        |- Loop 3     |      1402|      1402|         2|          -|          -|   701|    no    |
        |- Loop 4     |       701|       701|         1|          -|          -|   701|    no    |
        |- Loop 5     |  17665173|  17665173|     12627|          -|          -|  1399|    no    |
        | + Loop 5.1  |      1402|      1402|         2|          -|          -|   701|    no    |
        | + Loop 5.2  |      1402|      1402|         2|          -|          -|   701|    no    |
        | + Loop 5.3  |      3505|      3505|         5|          -|          -|   701|    no    |
        | + Loop 5.4  |      3505|      3505|         5|          -|          -|   701|    no    |
        | + Loop 5.5  |      1400|      1400|         2|          -|          -|   700|    no    |
        | + Loop 5.6  |      1400|      1400|         2|          -|          -|   700|    no    |
        |- Loop 6     |      3505|      3505|         5|          -|          -|   701|    no    |
        |- Loop 7     |    154250|    154250|     15425|          -|          -|    10|    no    |
        | + Loop 7.1  |     11216|     11216|        16|          -|          -|   701|    no    |
        | + Loop 7.2  |      4206|      4206|         3|          -|          -|  1402|    no    |
        |- Loop 8     |      2804|      2804|         4|          -|          -|   701|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      4|       -|       -|
|Expression       |        -|      -|       0|    1698|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     142|     236|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     879|
|Register         |        -|      -|     863|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      4|    1005|    2813|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |                      Instance                     |                     Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1_U36  |crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1  |        0|      0|  142|   78|
    |grp_mod3_fu_621                                    |mod3                                           |        0|      0|    0|  158|
    +---------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |Total                                              |                                               |        0|      0|  142|  236|
    +---------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------------------------------------+---------------------------------------------------+--------------+
    |                        Instance                       |                       Module                      |  Expression  |
    +-------------------------------------------------------+---------------------------------------------------+--------------+
    |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U38  |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1  | i0 + i1 * i2 |
    |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U39  |crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1  | i0 + i1 * i2 |
    |crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U37          |crypto_kem_keypair_mul_mul_16s_16s_16_1_1          |    i0 * i1   |
    |crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U40          |crypto_kem_keypair_mul_mul_16s_16s_16_1_1          |    i0 * i1   |
    +-------------------------------------------------------+---------------------------------------------------+--------------+

    * Memory: 
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |b_coeffs_U  |poly_S3_inv_b_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    |c_coeffs_U  |poly_S3_inv_b_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    |f_coeffs_U  |poly_S3_inv_b_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    |g_coeffs_U  |poly_S3_inv_b_coeffs  |        1|  0|   0|   701|   16|     1|        11216|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                      |        4|  0|   0|  2804|   64|     4|        44864|
    +------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |gepindex1_fu_1314_p2          |     +    |      0|  0|  17|           8|          10|
    |gepindex_fu_1279_p2           |     +    |      0|  0|  17|           8|          10|
    |grp_fu_1205_p0                |     +    |      0|  0|  18|          11|          11|
    |i_10_fu_847_p2                |     +    |      0|  0|  17|          10|           1|
    |i_11_fu_657_p2                |     +    |      0|  0|  17|          10|           1|
    |i_12_fu_669_p2                |     +    |      0|  0|  17|          10|           1|
    |i_13_fu_686_p2                |     +    |      0|  0|  17|          10|           1|
    |i_14_fu_703_p2                |     +    |      0|  0|  17|          10|           1|
    |i_15_fu_1147_p2               |     +    |      0|  0|  17|          10|           1|
    |i_16_fu_1696_p2               |     +    |      0|  0|  17|          10|           1|
    |i_17_fu_946_p2                |     +    |      0|  0|  17|          10|           1|
    |i_18_fu_1239_p2               |     +    |      0|  0|  18|          11|           1|
    |i_19_fu_964_p2                |     +    |      0|  0|  17|          10|           1|
    |i_20_fu_1168_p2               |     +    |      0|  0|  13|           4|           1|
    |i_21_fu_1004_p2               |     +    |      0|  0|  17|          10|           1|
    |i_22_fu_1061_p2               |     +    |      0|  0|  17|          10|           1|
    |i_9_fu_804_p2                 |     +    |      0|  0|  17|          10|           1|
    |j_5_fu_720_p2                 |     +    |      0|  0|  18|          11|           1|
    |j_6_fu_1194_p2                |     +    |      0|  0|  17|          10|           1|
    |k_3_fu_1071_p2                |     +    |      0|  0|  18|          11|          11|
    |mem_index_gep1_fu_1298_p2     |     +    |      0|  0|  23|          16|          16|
    |mem_index_gep_fu_1263_p2      |     +    |      0|  0|  23|          16|          16|
    |tmp_189_fu_1713_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_35_i_fu_993_p2            |     +    |      0|  0|  17|          10|           2|
    |degf_2_fu_1067_p2             |     -    |      0|  0|  23|          16|          16|
    |k_2_fu_1131_p2                |     -    |      0|  0|  19|          12|          12|
    |tmp_174_fu_1109_p2            |     -    |      0|  0|  18|          10|          11|
    |tmp_177_fu_756_p2             |     -    |      0|  0|  24|          17|          17|
    |tmp_205_fu_1076_p2            |     -    |      0|  0|  23|           1|          16|
    |tmp_221_fu_1380_p2            |     -    |      0|  0|  15|           5|           5|
    |tmp_223_fu_1392_p2            |     -    |      0|  0|  15|           5|           5|
    |tmp_227_fu_1422_p2            |     -    |      0|  0|  15|           4|           5|
    |tmp_239_fu_1462_p2            |     -    |      0|  0|  15|           5|           5|
    |tmp_241_fu_1474_p2            |     -    |      0|  0|  15|           5|           5|
    |tmp_245_fu_1504_p2            |     -    |      0|  0|  15|           4|           5|
    |tmp_28_i_fu_1039_p2           |     -    |      0|  0|  17|          10|          10|
    |tmp_30_i_fu_1050_p2           |     -    |      0|  0|  17|          10|          10|
    |p_demorgan_fu_1667_p2         |    and   |      0|  0|  16|          16|          16|
    |swap_fu_784_p2                |    and   |      0|  0|   2|           1|           1|
    |t_1_fu_921_p2                 |    and   |      0|  0|  16|          16|          16|
    |t_fu_822_p2                   |    and   |      0|  0|  16|          16|          16|
    |tmp21_fu_778_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp22_fu_865_p2               |    and   |      0|  0|   2|           1|           1|
    |tmp_184_fu_870_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_185_fu_883_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_187_fu_909_p2             |    and   |      0|  0|  16|          16|          16|
    |tmp_232_fu_1549_p2            |    and   |      0|  0|  16|          16|          16|
    |tmp_250_fu_1530_p2            |    and   |      0|  0|  16|          16|          16|
    |tmp_269_fu_1673_p2            |    and   |      0|  0|  16|          16|          16|
    |tmp_27_i_fu_1099_p2           |    and   |      0|  0|  16|          16|          16|
    |tmp_33_i_fu_1026_p2           |    and   |      0|  0|  16|          16|          16|
    |tmp_i1_53_fu_1563_p2          |    and   |      0|  0|   8|           8|           8|
    |addrCmp1_fu_1308_p2           |   icmp   |      0|  0|  13|          16|          16|
    |addrCmp_fu_1273_p2            |   icmp   |      0|  0|  13|          16|          16|
    |exitcond10_fu_646_p2          |   icmp   |      0|  0|  13|          10|          10|
    |exitcond1_fu_1188_p2          |   icmp   |      0|  0|  13|          10|          10|
    |exitcond2_fu_1162_p2          |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_1141_p2          |   icmp   |      0|  0|  13|          10|          10|
    |exitcond4_fu_958_p2           |   icmp   |      0|  0|  13|          10|          10|
    |exitcond5_fu_940_p2           |   icmp   |      0|  0|  13|          10|          10|
    |exitcond6_fu_714_p2           |   icmp   |      0|  0|  13|          11|          11|
    |exitcond7_fu_697_p2           |   icmp   |      0|  0|  13|          10|          10|
    |exitcond8_fu_680_p2           |   icmp   |      0|  0|  13|          10|          10|
    |exitcond9_fu_663_p2           |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_1690_p2           |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i1_fu_1233_p2        |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_i5_fu_798_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i6_fu_1033_p2        |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i9_fu_841_p2         |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_982_p2          |   icmp   |      0|  0|  13|          10|          10|
    |grp_fu_626_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |tmp_235_fu_1438_p2            |   icmp   |      0|  0|   9|           4|           4|
    |tmp_230_fu_1432_p2            |   lshr   |      0|  0|  35|          16|          16|
    |tmp_231_fu_1543_p2            |   lshr   |      0|  0|  35|           2|          16|
    |tmp_248_fu_1518_p2            |   lshr   |      0|  0|  35|          16|          16|
    |tmp_249_fu_1524_p2            |   lshr   |      0|  0|  35|           2|          16|
    |tmp_268_fu_1661_p2            |   lshr   |      0|  0|  35|           2|          16|
    |end_pos_fu_1355_p2            |    or    |      0|  0|   4|           4|           3|
    |tmp_229_cast_fu_744_p2        |    or    |      0|  0|   2|           1|           1|
    |b_assign_1_cast_fu_1215_p3    |  select  |      0|  0|   2|           1|           2|
    |gepindex2_fu_1285_p3          |  select  |      0|  0|  10|           1|          10|
    |gepindex3_fu_1320_p3          |  select  |      0|  0|  10|           1|          10|
    |tmp_181_cast_cast_fu_1123_p3  |  select  |      0|  0|  10|           1|          10|
    |tmp_186_fu_901_p3             |  select  |      0|  0|   2|           1|           2|
    |tmp_197_cast_fu_875_p3        |  select  |      0|  0|   2|           1|           2|
    |tmp_224_fu_1398_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_225_fu_1406_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_226_fu_1414_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_242_fu_1480_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_243_fu_1488_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_244_fu_1496_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_257_fu_1589_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_258_fu_1597_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_259_fu_1605_p3            |  select  |      0|  0|   5|           1|           5|
    |tmp_266_fu_1647_p3            |  select  |      0|  0|  16|           1|          16|
    |tmp_32_i_fu_1090_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_37_i_fu_1010_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_i3_cast_fu_790_p3         |  select  |      0|  0|   2|           1|           2|
    |tmp_i_47_fu_1019_p3           |  select  |      0|  0|   2|           1|           2|
    |mask_fu_1683_p2               |    shl   |      0|  0|   6|           1|           2|
    |tmp_182_fu_1174_p2            |    shl   |      0|  0|  23|           1|          10|
    |tmp_264_fu_1631_p2            |    shl   |      0|  0|  35|          16|          16|
    |tmp_267_fu_1655_p2            |    shl   |      0|  0|  35|           2|          16|
    |degf_1_fu_889_p2              |    xor   |      0|  0|  16|          16|          16|
    |degg_1_fu_895_p2              |    xor   |      0|  0|  16|          16|          16|
    |tmp_183_fu_859_p2             |    xor   |      0|  0|  16|          16|          16|
    |tmp_222_fu_1386_p2            |    xor   |      0|  0|   5|           5|           4|
    |tmp_240_fu_1468_p2            |    xor   |      0|  0|   5|           5|           4|
    |tmp_256_fu_1583_p2            |    xor   |      0|  0|   5|           5|           4|
    |tmp_260_fu_1613_p2            |    xor   |      0|  0|   5|           5|           4|
    |tmp_308_i1_fu_915_p2          |    xor   |      0|  0|  16|          16|          16|
    |tmp_308_i_fu_816_p2           |    xor   |      0|  0|  16|          16|          16|
    |tmp_309_i1_fu_926_p2          |    xor   |      0|  0|  16|          16|          16|
    |tmp_309_i_fu_827_p2           |    xor   |      0|  0|  16|          16|          16|
    |tmp_310_i1_fu_933_p2          |    xor   |      0|  0|  16|          16|          16|
    |tmp_310_i_fu_834_p2           |    xor   |      0|  0|  16|          16|          16|
    |tmp_311_i_fu_1568_p2          |    xor   |      0|  0|   8|           8|           8|
    |tmp_i1_fu_1558_p2             |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_fu_976_p2               |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0|1698|         988|        1059|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  265|         62|    1|         62|
    |b_coeffs_address0  |   38|          7|   10|         70|
    |b_coeffs_d0        |   27|          5|   16|         80|
    |c_coeffs_address0  |   44|          9|   10|         90|
    |c_coeffs_d0        |   27|          5|   16|         80|
    |degf_reg_442       |    9|          2|   16|         32|
    |degg_reg_430       |    9|          2|   16|         32|
    |done_reg_477       |    9|          2|    1|          2|
    |f_coeffs_address0  |   53|         12|   10|        120|
    |f_coeffs_d0        |   38|          7|   16|        112|
    |g_coeffs_address0  |   33|          6|   10|         60|
    |g_coeffs_d0        |   15|          3|   16|         48|
    |grp_fu_626_p0      |   15|          3|    4|         12|
    |grp_fu_626_p1      |   15|          3|    4|         12|
    |grp_mod3_fu_621_a  |   33|          6|   16|         96|
    |i_1_reg_397        |    9|          2|   10|         20|
    |i_2_reg_408        |    9|          2|   10|         20|
    |i_3_reg_419        |    9|          2|   10|         20|
    |i_4_reg_511        |    9|          2|   10|         20|
    |i_5_reg_522        |    9|          2|   10|         20|
    |i_6_reg_555        |    9|          2|   10|         20|
    |i_7_reg_576        |    9|          2|    4|          8|
    |i_8_reg_610        |    9|          2|   10|         20|
    |i_i1_reg_599       |    9|          2|   11|         22|
    |i_i4_reg_489       |    9|          2|   10|         20|
    |i_i5_reg_544       |    9|          2|   10|         20|
    |i_i8_reg_500       |    9|          2|   10|         20|
    |i_i_reg_533        |    9|          2|   10|         20|
    |i_reg_386          |    9|          2|   10|         20|
    |j_1_reg_587        |    9|          2|   10|         20|
    |j_reg_466          |    9|          2|   11|         22|
    |k_1_reg_566        |    9|          2|   16|         32|
    |k_reg_454          |    9|          2|   11|         22|
    |r_coeffs_address0  |   33|          6|   10|         60|
    |r_coeffs_address1  |   15|          3|   10|         30|
    |r_coeffs_d0        |   15|          3|   16|         48|
    |r_coeffs_we0       |   15|          3|    2|          6|
    |r_coeffs_we1       |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  879|        187|  385|       1422|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  61|   0|   61|          0|
    |b_assign_1_cast_reg_2082       |   8|   0|    8|          0|
    |b_coeffs_addr_3_reg_1880       |  10|   0|   10|          0|
    |b_coeffs_addr_4_reg_1937       |  10|   0|   10|          0|
    |b_coeffs_load_reg_2041         |  16|   0|   16|          0|
    |c_coeffs_addr_2_reg_1885       |  10|   0|   10|          0|
    |c_coeffs_addr_5_reg_1993       |  10|   0|   10|          0|
    |c_coeffs_load_2_reg_1952       |  16|   0|   16|          0|
    |degf_1_reg_1890                |  16|   0|   16|          0|
    |degf_2_reg_2003                |  16|   0|   16|          0|
    |degf_reg_442                   |  16|   0|   16|          0|
    |degg_1_reg_1895                |  16|   0|   16|          0|
    |degg_reg_430                   |  16|   0|   16|          0|
    |done_reg_477                   |   1|   0|    1|          0|
    |end_pos_reg_2127               |   1|   0|    4|          3|
    |g_coeffs_addr_2_reg_1867       |  10|   0|   10|          0|
    |i_10_reg_1875                  |  10|   0|   10|          0|
    |i_13_reg_1762                  |  10|   0|   10|          0|
    |i_15_reg_2026                  |  10|   0|   10|          0|
    |i_16_reg_2152                  |  10|   0|   10|          0|
    |i_17_reg_1909                  |  10|   0|   10|          0|
    |i_18_reg_2095                  |  11|   0|   11|          0|
    |i_19_reg_1932                  |  10|   0|   10|          0|
    |i_1_reg_397                    |  10|   0|   10|          0|
    |i_20_reg_2054                  |   4|   0|    4|          0|
    |i_21_reg_1975                  |  10|   0|   10|          0|
    |i_22_reg_1998                  |  10|   0|   10|          0|
    |i_2_reg_408                    |  10|   0|   10|          0|
    |i_3_reg_419                    |  10|   0|   10|          0|
    |i_4_reg_511                    |  10|   0|   10|          0|
    |i_5_reg_522                    |  10|   0|   10|          0|
    |i_6_reg_555                    |  10|   0|   10|          0|
    |i_7_reg_576                    |   4|   0|    4|          0|
    |i_8_reg_610                    |  10|   0|   10|          0|
    |i_9_reg_1857                   |  10|   0|   10|          0|
    |i_i1_reg_599                   |  11|   0|   11|          0|
    |i_i4_reg_489                   |  10|   0|   10|          0|
    |i_i5_reg_544                   |  10|   0|   10|          0|
    |i_i8_reg_500                   |  10|   0|   10|          0|
    |i_i_reg_533                    |  10|   0|   10|          0|
    |i_reg_386                      |  10|   0|   10|          0|
    |j_1_reg_587                    |  10|   0|   10|          0|
    |j_5_reg_1808                   |  11|   0|   11|          0|
    |j_6_reg_2072                   |  10|   0|   10|          0|
    |j_reg_466                      |  11|   0|   11|          0|
    |k_1_reg_566                    |  16|   0|   16|          0|
    |k_2_cast_reg_2018              |  16|   0|   16|          0|
    |k_3_reg_2008                   |  11|   0|   11|          0|
    |k_reg_454                      |  11|   0|   11|          0|
    |r_coeffs_addr_10_reg_2111      |  10|   0|   10|          0|
    |r_coeffs_addr_8_reg_2157       |  10|   0|   10|          0|
    |reg_630                        |  16|   0|   16|          0|
    |reg_634                        |  16|   0|   16|          0|
    |reg_638                        |  16|   0|   16|          0|
    |start_pos_reg_2121             |   1|   0|    4|          3|
    |temp_r_coeffs_addr_3_reg_1862  |  10|   0|   10|          0|
    |temp_r_coeffs_addr_5_reg_1914  |  10|   0|   10|          0|
    |temp_r_coeffs_addr_7_reg_1970  |  10|   0|   10|          0|
    |tmp_172_reg_1767               |  10|   0|   64|         54|
    |tmp_175_reg_1813               |  16|   0|   16|          0|
    |tmp_178_reg_1838               |   1|   0|   16|         15|
    |tmp_179_reg_2031               |  10|   0|   64|         54|
    |tmp_180_reg_2046               |  16|   0|   16|          0|
    |tmp_187_reg_1900               |  16|   0|   16|          0|
    |tmp_189_reg_2163               |  16|   0|   16|          0|
    |tmp_199_reg_1924               |  16|   0|   16|          0|
    |tmp_203_reg_1957               |  16|   0|   16|          0|
    |tmp_210_cast_reg_2059          |  10|   0|   11|          1|
    |tmp_210_reg_1818               |   1|   0|    1|          0|
    |tmp_211_reg_1823               |   1|   0|    1|          0|
    |tmp_212_reg_1833               |   1|   0|    1|          0|
    |tmp_215_reg_2100               |   1|   0|    1|          0|
    |tmp_227_reg_2133               |   4|   0|    5|          1|
    |tmp_229_cast_reg_1828          |   1|   0|    1|          0|
    |tmp_230_reg_2138               |  16|   0|   16|          0|
    |tmp_232_cast_reg_1843          |   1|   0|   11|         10|
    |tmp_251_reg_2143               |   8|   0|    8|          0|
    |tmp_271_reg_2013               |   1|   0|    1|          0|
    |tmp_i3_cast_reg_1848           |  16|   0|   16|          0|
    |tmp_i_47_reg_1980              |  16|   0|   16|          0|
    |tmp_i_reg_1947                 |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 863|   0| 1004|        141|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  poly_S3_inv | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  poly_S3_inv | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  poly_S3_inv | return value |
|ap_done            | out |    1| ap_ctrl_hs |  poly_S3_inv | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  poly_S3_inv | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  poly_S3_inv | return value |
|r_coeffs_address0  | out |   10|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_we0       | out |    2|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_we1       | out |    2|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_d1        | out |   16|  ap_memory |   r_coeffs   |     array    |
|r_coeffs_q1        |  in |   16|  ap_memory |   r_coeffs   |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |   a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |   a_coeffs   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond10)
	3  / (exitcond10)
3 --> 
	3  / (!exitcond9)
	4  / (exitcond9)
4 --> 
	5  / (!exitcond8)
	6  / (exitcond8)
5 --> 
	4  / true
6 --> 
	6  / (!exitcond7)
	7  / (exitcond7)
7 --> 
	8  / (!exitcond6)
	32  / (exitcond6)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond_i5)
	14  / (exitcond_i5)
13 --> 
	12  / true
14 --> 
	15  / (!exitcond_i9)
	16  / (exitcond_i9)
15 --> 
	14  / true
16 --> 
	17  / (!exitcond5)
	21  / (exitcond5)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	16  / true
21 --> 
	22  / (!exitcond4)
	26  / (exitcond4)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	21  / true
26 --> 
	27  / (!exitcond_i)
	28  / (exitcond_i)
27 --> 
	26  / true
28 --> 
	29  / true
29 --> 
	30  / (!exitcond_i6)
	31  / (exitcond_i6)
30 --> 
	29  / true
31 --> 
	7  / true
32 --> 
	33  / true
33 --> 
	34  / (!exitcond3)
	38  / (exitcond3)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	33  / true
38 --> 
	39  / (!exitcond2)
	58  / (exitcond2)
39 --> 
	40  / (!exitcond1)
	55  / (exitcond1)
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	39  / true
55 --> 
	56  / (!exitcond_i1)
	38  / (exitcond_i1)
56 --> 
	57  / true
57 --> 
	55  / true
58 --> 
	59  / (!exitcond)
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	58  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 62 [1/1] (2.77ns)   --->   "%b_coeffs = alloca [701 x i16], align 2" [poly.c:335]   --->   Operation 62 'alloca' 'b_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 63 [1/1] (2.77ns)   --->   "%c_coeffs = alloca [701 x i16], align 2" [poly.c:335]   --->   Operation 63 'alloca' 'c_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 64 [1/1] (2.77ns)   --->   "%f_coeffs = alloca [701 x i16], align 2" [poly.c:335]   --->   Operation 64 'alloca' 'f_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 65 [1/1] (2.77ns)   --->   "%g_coeffs = alloca [701 x i16], align 2" [poly.c:335]   --->   Operation 65 'alloca' 'g_coeffs' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_1 : Operation 66 [1/1] (1.35ns)   --->   "br label %1" [poly.c:339]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%i = phi i10 [ 1, %0 ], [ %i_11, %2 ]"   --->   Operation 67 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.43ns)   --->   "%exitcond10 = icmp eq i10 %i, -323" [poly.c:339]   --->   Operation 68 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %3, label %2" [poly.c:339]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [poly.c:340]   --->   Operation 71 'zext' 'tmp' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%b_coeffs_addr_1 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp" [poly.c:340]   --->   Operation 72 'getelementptr' 'b_coeffs_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.77ns)   --->   "store i16 0, i16* %b_coeffs_addr_1, align 2" [poly.c:340]   --->   Operation 73 'store' <Predicate = (!exitcond10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 74 [1/1] (1.74ns)   --->   "%i_11 = add i10 %i, 1" [poly.c:339]   --->   Operation 74 'add' 'i_11' <Predicate = (!exitcond10)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br label %1" [poly.c:339]   --->   Operation 75 'br' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 0" [poly.c:341]   --->   Operation 76 'getelementptr' 'b_coeffs_addr' <Predicate = (exitcond10)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.77ns)   --->   "store i16 1, i16* %b_coeffs_addr, align 2" [poly.c:341]   --->   Operation 77 'store' <Predicate = (exitcond10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 78 [1/1] (1.35ns)   --->   "br label %4" [poly.c:344]   --->   Operation 78 'br' <Predicate = (exitcond10)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %3 ], [ %i_12, %5 ]"   --->   Operation 79 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.43ns)   --->   "%exitcond9 = icmp eq i10 %i_1, -323" [poly.c:344]   --->   Operation 80 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 81 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.74ns)   --->   "%i_12 = add i10 %i_1, 1" [poly.c:344]   --->   Operation 82 'add' 'i_12' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader16.preheader, label %5" [poly.c:344]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i_1 to i64" [poly.c:345]   --->   Operation 84 'zext' 'tmp_s' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [701 x i16]* %c_coeffs, i64 0, i64 %tmp_s" [poly.c:345]   --->   Operation 85 'getelementptr' 'c_coeffs_addr' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.77ns)   --->   "store i16 0, i16* %c_coeffs_addr, align 2" [poly.c:345]   --->   Operation 86 'store' <Predicate = (!exitcond9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %4" [poly.c:344]   --->   Operation 87 'br' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.35ns)   --->   "br label %.preheader16" [poly.c:348]   --->   Operation 88 'br' <Predicate = (exitcond9)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_13, %6 ], [ 0, %.preheader16.preheader ]"   --->   Operation 89 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.43ns)   --->   "%exitcond8 = icmp eq i10 %i_2, -323" [poly.c:348]   --->   Operation 90 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 91 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.74ns)   --->   "%i_13 = add i10 %i_2, 1" [poly.c:348]   --->   Operation 92 'add' 'i_13' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader15.preheader, label %6" [poly.c:348]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_172 = zext i10 %i_2 to i64" [poly.c:349]   --->   Operation 94 'zext' 'tmp_172' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_172" [poly.c:349]   --->   Operation 95 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:349]   --->   Operation 96 'load' 'a_coeffs_load' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 97 [1/1] (1.35ns)   --->   "br label %.preheader15" [poly.c:352]   --->   Operation 97 'br' <Predicate = (exitcond8)> <Delay = 1.35>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 98 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:349]   --->   Operation 98 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_172" [poly.c:349]   --->   Operation 99 'getelementptr' 'temp_r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (2.77ns)   --->   "store i16 %a_coeffs_load, i16* %temp_r_coeffs_addr, align 2" [poly.c:349]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader16" [poly.c:348]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%i_3 = phi i10 [ %i_14, %7 ], [ 0, %.preheader15.preheader ]"   --->   Operation 102 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.43ns)   --->   "%exitcond7 = icmp eq i10 %i_3, -323" [poly.c:352]   --->   Operation 103 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 104 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.74ns)   --->   "%i_14 = add i10 %i_3, 1" [poly.c:352]   --->   Operation 105 'add' 'i_14' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader14.preheader, label %7" [poly.c:352]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_173 = zext i10 %i_3 to i64" [poly.c:353]   --->   Operation 107 'zext' 'tmp_173' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%g_coeffs_addr_1 = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 %tmp_173" [poly.c:353]   --->   Operation 108 'getelementptr' 'g_coeffs_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (2.77ns)   --->   "store i16 1, i16* %g_coeffs_addr_1, align 2" [poly.c:353]   --->   Operation 109 'store' <Predicate = (!exitcond7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader15" [poly.c:352]   --->   Operation 110 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%g_coeffs_addr = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 0" [poly.c:357]   --->   Operation 111 'getelementptr' 'g_coeffs_addr' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_1 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 0" [poly.c:357]   --->   Operation 112 'getelementptr' 'temp_r_coeffs_addr_1' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_2 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 700" [poly.c:195->poly.c:369]   --->   Operation 113 'getelementptr' 'temp_r_coeffs_addr_2' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%c_coeffs_addr_1 = getelementptr [701 x i16]* %c_coeffs, i64 0, i64 0" [poly.c:204->poly.c:370]   --->   Operation 114 'getelementptr' 'c_coeffs_addr_1' <Predicate = (exitcond7)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.35ns)   --->   "br label %.preheader14" [poly.c:355]   --->   Operation 115 'br' <Predicate = (exitcond7)> <Delay = 1.35>

State 7 <SV = 5> <Delay = 2.77>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%degg = phi i16 [ %degg_1, %poly_mulx.exit ], [ 700, %.preheader14.preheader ]"   --->   Operation 116 'phi' 'degg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%degf = phi i16 [ %degf_2, %poly_mulx.exit ], [ 700, %.preheader14.preheader ]"   --->   Operation 117 'phi' 'degf' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%k = phi i11 [ %k_3, %poly_mulx.exit ], [ 0, %.preheader14.preheader ]"   --->   Operation 118 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%j = phi i11 [ %j_5, %poly_mulx.exit ], [ 0, %.preheader14.preheader ]"   --->   Operation 119 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%done = phi i1 [ %tmp_271, %poly_mulx.exit ], [ true, %.preheader14.preheader ]" [poly.c:358]   --->   Operation 120 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (1.52ns)   --->   "%exitcond6 = icmp eq i11 %j, -649" [poly.c:355]   --->   Operation 121 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1399, i64 1399, i64 1399)"   --->   Operation 122 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (1.76ns)   --->   "%j_5 = add i11 %j, 1" [poly.c:355]   --->   Operation 123 'add' 'j_5' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %20, label %8" [poly.c:355]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [2/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr, align 2" [poly.c:357]   --->   Operation 125 'load' 'g_coeffs_load' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 126 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_1 = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:357]   --->   Operation 126 'load' 'temp_r_coeffs_load_1' <Predicate = (!exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_7 : Operation 127 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:377]   --->   Operation 127 'load' 'temp_r_coeffs_load' <Predicate = (exitcond6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 8 <SV = 6> <Delay = 2.77>
ST_8 : Operation 128 [1/2] (2.77ns)   --->   "%g_coeffs_load = load i16* %g_coeffs_addr, align 2" [poly.c:357]   --->   Operation 128 'load' 'g_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_8 : Operation 129 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_1 = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:357]   --->   Operation 129 'load' 'temp_r_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 9 <SV = 7> <Delay = 6.35>
ST_9 : Operation 130 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_175 = mul i16 %temp_r_coeffs_load_1, %g_coeffs_load" [poly.c:357]   --->   Operation 130 'mul' 'tmp_175' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_194 = shl i16 %tmp_175, 1" [poly.c:357]   --->   Operation 131 'shl' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (8.75ns)   --->   "%tmp_176 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_194)" [poly.c:357]   --->   Operation 132 'call' 'tmp_176' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_210 = trunc i16 %tmp_176 to i1" [poly.c:357]   --->   Operation 133 'trunc' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_176, i32 1)" [poly.c:357]   --->   Operation 134 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.65>
ST_11 : Operation 135 [1/1] (0.80ns)   --->   "%tmp_229_cast = or i1 %tmp_211, %tmp_210" [poly.c:357]   --->   Operation 135 'or' 'tmp_229_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_190_cast = zext i16 %degf to i17" [poly.c:358]   --->   Operation 136 'zext' 'tmp_190_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_191_cast = zext i16 %degg to i17" [poly.c:358]   --->   Operation 137 'zext' 'tmp_191_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.84ns)   --->   "%tmp_177 = sub i17 %tmp_190_cast, %tmp_191_cast" [poly.c:358]   --->   Operation 138 'sub' 'tmp_177' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %tmp_177, i32 15)" [poly.c:358]   --->   Operation 139 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_178 = zext i1 %done to i16" [poly.c:358]   --->   Operation 140 'zext' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_232_cast = zext i1 %done to i11" [poly.c:358]   --->   Operation 141 'zext' 'tmp_232_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%tmp21 = and i1 %tmp_229_cast, %done" [poly.c:358]   --->   Operation 142 'and' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_cast)   --->   "%swap = and i1 %tmp21, %tmp_212" [poly.c:358]   --->   Operation 143 'and' 'swap' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_i3_cast = select i1 %swap, i16 -1, i16 0" [poly.c:183->poly.c:360]   --->   Operation 144 'select' 'tmp_i3_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (1.35ns)   --->   "br label %9" [poly.c:181->poly.c:360]   --->   Operation 145 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 10> <Delay = 2.77>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ 0, %8 ], [ %i_9, %10 ]"   --->   Operation 146 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i4, -323" [poly.c:181->poly.c:360]   --->   Operation 147 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 148 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.74ns)   --->   "%i_9 = add i10 %i_i4, 1" [poly.c:181->poly.c:360]   --->   Operation 149 'add' 'i_9' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %cswappoly.exit.preheader, label %10" [poly.c:181->poly.c:360]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_307_i = zext i10 %i_i4 to i64" [poly.c:183->poly.c:360]   --->   Operation 151 'zext' 'tmp_307_i' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_3 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_307_i" [poly.c:183->poly.c:360]   --->   Operation 152 'getelementptr' 'temp_r_coeffs_addr_3' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 153 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_3, align 2" [poly.c:183->poly.c:360]   --->   Operation 153 'load' 'temp_r_coeffs_load_3' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%g_coeffs_addr_2 = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 %tmp_307_i" [poly.c:183->poly.c:360]   --->   Operation 154 'getelementptr' 'g_coeffs_addr_2' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_12 : Operation 155 [2/2] (2.77ns)   --->   "%g_coeffs_load_1 = load i16* %g_coeffs_addr_2, align 2" [poly.c:183->poly.c:360]   --->   Operation 155 'load' 'g_coeffs_load_1' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_12 : Operation 156 [1/1] (1.35ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:361]   --->   Operation 156 'br' <Predicate = (exitcond_i5)> <Delay = 1.35>

State 13 <SV = 11> <Delay = 7.15>
ST_13 : Operation 157 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_3 = load i16* %temp_r_coeffs_addr_3, align 2" [poly.c:183->poly.c:360]   --->   Operation 157 'load' 'temp_r_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 158 [1/2] (2.77ns)   --->   "%g_coeffs_load_1 = load i16* %g_coeffs_addr_2, align 2" [poly.c:183->poly.c:360]   --->   Operation 158 'load' 'g_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp_308_i = xor i16 %g_coeffs_load_1, %temp_r_coeffs_load_3" [poly.c:183->poly.c:360]   --->   Operation 159 'xor' 'tmp_308_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.80ns) (out node of the LUT)   --->   "%t = and i16 %tmp_308_i, %tmp_i3_cast" [poly.c:183->poly.c:360]   --->   Operation 160 'and' 't' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.80ns)   --->   "%tmp_309_i = xor i16 %temp_r_coeffs_load_3, %t" [poly.c:184->poly.c:360]   --->   Operation 161 'xor' 'tmp_309_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (2.77ns)   --->   "store i16 %tmp_309_i, i16* %temp_r_coeffs_addr_3, align 2" [poly.c:184->poly.c:360]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 163 [1/1] (0.80ns)   --->   "%tmp_310_i = xor i16 %g_coeffs_load_1, %t" [poly.c:185->poly.c:360]   --->   Operation 163 'xor' 'tmp_310_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (2.77ns)   --->   "store i16 %tmp_310_i, i16* %g_coeffs_addr_2, align 2" [poly.c:185->poly.c:360]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "br label %9" [poly.c:181->poly.c:360]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.77>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%i_i8 = phi i10 [ %i_10, %11 ], [ 0, %cswappoly.exit.preheader ]"   --->   Operation 166 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (1.43ns)   --->   "%exitcond_i9 = icmp eq i10 %i_i8, -323" [poly.c:181->poly.c:361]   --->   Operation 167 'icmp' 'exitcond_i9' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 168 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (1.74ns)   --->   "%i_10 = add i10 %i_i8, 1" [poly.c:181->poly.c:361]   --->   Operation 169 'add' 'i_10' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %exitcond_i9, label %cswappoly.exit20, label %11" [poly.c:181->poly.c:361]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_307_i1 = zext i10 %i_i8 to i64" [poly.c:183->poly.c:361]   --->   Operation 171 'zext' 'tmp_307_i1' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%b_coeffs_addr_3 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_307_i1" [poly.c:183->poly.c:361]   --->   Operation 172 'getelementptr' 'b_coeffs_addr_3' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_14 : Operation 173 [2/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2" [poly.c:183->poly.c:361]   --->   Operation 173 'load' 'b_coeffs_load_1' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%c_coeffs_addr_2 = getelementptr [701 x i16]* %c_coeffs, i64 0, i64 %tmp_307_i1" [poly.c:183->poly.c:361]   --->   Operation 174 'getelementptr' 'c_coeffs_addr_2' <Predicate = (!exitcond_i9)> <Delay = 0.00>
ST_14 : Operation 175 [2/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr_2, align 2" [poly.c:183->poly.c:361]   --->   Operation 175 'load' 'c_coeffs_load_1' <Predicate = (!exitcond_i9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_185)   --->   "%tmp_183 = xor i16 %degf, %degg" [poly.c:362]   --->   Operation 176 'xor' 'tmp_183' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_185)   --->   "%tmp22 = and i1 %tmp_212, %done" [poly.c:362]   --->   Operation 177 'and' 'tmp22' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_185)   --->   "%tmp_184 = and i1 %tmp22, %tmp_229_cast" [poly.c:362]   --->   Operation 178 'and' 'tmp_184' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_185)   --->   "%tmp_197_cast = select i1 %tmp_184, i16 -1, i16 0" [poly.c:362]   --->   Operation 179 'select' 'tmp_197_cast' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_185 = and i16 %tmp_183, %tmp_197_cast" [poly.c:363]   --->   Operation 180 'and' 'tmp_185' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.80ns)   --->   "%degf_1 = xor i16 %tmp_185, %degf" [poly.c:363]   --->   Operation 181 'xor' 'degf_1' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.80ns)   --->   "%degg_1 = xor i16 %tmp_185, %degg" [poly.c:364]   --->   Operation 182 'xor' 'degg_1' <Predicate = (exitcond_i9)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_187)   --->   "%tmp_186 = select i1 %done, i16 -1, i16 0" [poly.c:366]   --->   Operation 183 'select' 'tmp_186' <Predicate = (exitcond_i9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_187 = and i16 %tmp_176, %tmp_186" [poly.c:366]   --->   Operation 184 'and' 'tmp_187' <Predicate = (exitcond_i9)> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (1.35ns)   --->   "br label %12" [poly.c:366]   --->   Operation 185 'br' <Predicate = (exitcond_i9)> <Delay = 1.35>

State 15 <SV = 12> <Delay = 7.15>
ST_15 : Operation 186 [1/2] (2.77ns)   --->   "%b_coeffs_load_1 = load i16* %b_coeffs_addr_3, align 2" [poly.c:183->poly.c:361]   --->   Operation 186 'load' 'b_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_15 : Operation 187 [1/2] (2.77ns)   --->   "%c_coeffs_load_1 = load i16* %c_coeffs_addr_2, align 2" [poly.c:183->poly.c:361]   --->   Operation 187 'load' 'c_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_308_i1 = xor i16 %c_coeffs_load_1, %b_coeffs_load_1" [poly.c:183->poly.c:361]   --->   Operation 188 'xor' 'tmp_308_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.80ns) (out node of the LUT)   --->   "%t_1 = and i16 %tmp_308_i1, %tmp_i3_cast" [poly.c:183->poly.c:361]   --->   Operation 189 'and' 't_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.80ns)   --->   "%tmp_309_i1 = xor i16 %b_coeffs_load_1, %t_1" [poly.c:184->poly.c:361]   --->   Operation 190 'xor' 'tmp_309_i1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (2.77ns)   --->   "store i16 %tmp_309_i1, i16* %b_coeffs_addr_3, align 2" [poly.c:184->poly.c:361]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_15 : Operation 192 [1/1] (0.80ns)   --->   "%tmp_310_i1 = xor i16 %c_coeffs_load_1, %t_1" [poly.c:185->poly.c:361]   --->   Operation 192 'xor' 'tmp_310_i1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (2.77ns)   --->   "store i16 %tmp_310_i1, i16* %c_coeffs_addr_2, align 2" [poly.c:185->poly.c:361]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "br label %cswappoly.exit" [poly.c:181->poly.c:361]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 12> <Delay = 2.77>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "%i_4 = phi i10 [ 0, %cswappoly.exit20 ], [ %i_17, %13 ]"   --->   Operation 195 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 196 [1/1] (1.43ns)   --->   "%exitcond5 = icmp eq i10 %i_4, -323" [poly.c:366]   --->   Operation 196 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 197 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (1.74ns)   --->   "%i_17 = add i10 %i_4, 1" [poly.c:366]   --->   Operation 198 'add' 'i_17' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader13.preheader, label %13" [poly.c:366]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_197 = zext i10 %i_4 to i64" [poly.c:366]   --->   Operation 200 'zext' 'tmp_197' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_5 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_197" [poly.c:366]   --->   Operation 201 'getelementptr' 'temp_r_coeffs_addr_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%g_coeffs_addr_3 = getelementptr [701 x i16]* %g_coeffs, i64 0, i64 %tmp_197" [poly.c:366]   --->   Operation 202 'getelementptr' 'g_coeffs_addr_3' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_16 : Operation 203 [2/2] (2.77ns)   --->   "%g_coeffs_load_2 = load i16* %g_coeffs_addr_3, align 2" [poly.c:366]   --->   Operation 203 'load' 'g_coeffs_load_2' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_16 : Operation 204 [1/1] (1.35ns)   --->   "br label %.preheader13" [poly.c:367]   --->   Operation 204 'br' <Predicate = (exitcond5)> <Delay = 1.35>

State 17 <SV = 13> <Delay = 2.77>
ST_17 : Operation 205 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_4 = load i16* %temp_r_coeffs_addr_5, align 2" [poly.c:366]   --->   Operation 205 'load' 'temp_r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_17 : Operation 206 [1/2] (2.77ns)   --->   "%g_coeffs_load_2 = load i16* %g_coeffs_addr_3, align 2" [poly.c:366]   --->   Operation 206 'load' 'g_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 18 <SV = 14> <Delay = 6.35>
ST_18 : Operation 207 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_4 = load i16* %temp_r_coeffs_addr_5, align 2" [poly.c:366]   --->   Operation 207 'load' 'temp_r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_18 : Operation 208 [1/1] (2.82ns) (grouped into DSP with root node tmp_199)   --->   "%tmp_198 = mul i16 %g_coeffs_load_2, %tmp_187" [poly.c:366]   --->   Operation 208 'mul' 'tmp_198' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 209 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_199 = add i16 %temp_r_coeffs_load_4, %tmp_198" [poly.c:366]   --->   Operation 209 'add' 'tmp_199' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 15> <Delay = 8.75>
ST_19 : Operation 210 [1/1] (8.75ns)   --->   "%tmp_200 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_199)" [poly.c:366]   --->   Operation 210 'call' 'tmp_200' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 2.77>
ST_20 : Operation 211 [1/1] (2.77ns)   --->   "store i16 %tmp_200, i16* %temp_r_coeffs_addr_5, align 2" [poly.c:366]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "br label %12" [poly.c:366]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 13> <Delay = 2.77>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%i_5 = phi i10 [ %i_19, %14 ], [ 0, %.preheader13.preheader ]"   --->   Operation 213 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (1.43ns)   --->   "%exitcond4 = icmp eq i10 %i_5, -323" [poly.c:367]   --->   Operation 214 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 215 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (1.74ns)   --->   "%i_19 = add i10 %i_5, 1" [poly.c:367]   --->   Operation 216 'add' 'i_19' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %15, label %14" [poly.c:367]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_201 = zext i10 %i_5 to i64" [poly.c:367]   --->   Operation 218 'zext' 'tmp_201' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%b_coeffs_addr_4 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_201" [poly.c:367]   --->   Operation 219 'getelementptr' 'b_coeffs_addr_4' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%c_coeffs_addr_3 = getelementptr [701 x i16]* %c_coeffs, i64 0, i64 %tmp_201" [poly.c:367]   --->   Operation 220 'getelementptr' 'c_coeffs_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_21 : Operation 221 [2/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr_3, align 2" [poly.c:367]   --->   Operation 221 'load' 'c_coeffs_load_2' <Predicate = (!exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_21 : Operation 222 [1/1] (0.80ns)   --->   "%tmp_i = xor i1 %done, true" [poly.c:194->poly.c:369]   --->   Operation 222 'xor' 'tmp_i' <Predicate = (exitcond4)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 223 [1/1] (1.35ns)   --->   "br label %16" [poly.c:193->poly.c:369]   --->   Operation 223 'br' <Predicate = (exitcond4)> <Delay = 1.35>

State 22 <SV = 14> <Delay = 2.77>
ST_22 : Operation 224 [2/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_4, align 2" [poly.c:367]   --->   Operation 224 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_22 : Operation 225 [1/2] (2.77ns)   --->   "%c_coeffs_load_2 = load i16* %c_coeffs_addr_3, align 2" [poly.c:367]   --->   Operation 225 'load' 'c_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 23 <SV = 15> <Delay = 6.35>
ST_23 : Operation 226 [1/2] (2.77ns)   --->   "%b_coeffs_load_2 = load i16* %b_coeffs_addr_4, align 2" [poly.c:367]   --->   Operation 226 'load' 'b_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_23 : Operation 227 [1/1] (2.82ns) (grouped into DSP with root node tmp_203)   --->   "%tmp_202 = mul i16 %c_coeffs_load_2, %tmp_187" [poly.c:367]   --->   Operation 227 'mul' 'tmp_202' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 228 [1/1] (3.53ns) (root node of the DSP)   --->   "%tmp_203 = add i16 %b_coeffs_load_2, %tmp_202" [poly.c:367]   --->   Operation 228 'add' 'tmp_203' <Predicate = true> <Delay = 3.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 16> <Delay = 8.75>
ST_24 : Operation 229 [1/1] (8.75ns)   --->   "%tmp_204 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_203)" [poly.c:367]   --->   Operation 229 'call' 'tmp_204' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 17> <Delay = 2.77>
ST_25 : Operation 230 [1/1] (2.77ns)   --->   "store i16 %tmp_204, i16* %b_coeffs_addr_4, align 2" [poly.c:367]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "br label %.preheader13" [poly.c:367]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 4.52>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 1, %15 ], [ %i_21, %17 ]"   --->   Operation 232 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -323" [poly.c:193->poly.c:369]   --->   Operation 233 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 234 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_divx.exit, label %17" [poly.c:193->poly.c:369]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_34_i = zext i10 %i_i to i64" [poly.c:194->poly.c:369]   --->   Operation 236 'zext' 'tmp_34_i' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_6 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_34_i" [poly.c:194->poly.c:369]   --->   Operation 237 'getelementptr' 'temp_r_coeffs_addr_6' <Predicate = (!exitcond_i & done)> <Delay = 0.00>
ST_26 : Operation 238 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_5 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:194->poly.c:369]   --->   Operation 238 'load' 'temp_r_coeffs_load_5' <Predicate = (!exitcond_i & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_26 : Operation 239 [1/1] (1.74ns)   --->   "%tmp_35_i = add i10 %i_i, -1" [poly.c:194->poly.c:369]   --->   Operation 239 'add' 'tmp_35_i' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_36_i = zext i10 %tmp_35_i to i64" [poly.c:194->poly.c:369]   --->   Operation 240 'zext' 'tmp_36_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_7 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_36_i" [poly.c:194->poly.c:369]   --->   Operation 241 'getelementptr' 'temp_r_coeffs_addr_7' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_26 : Operation 242 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_6 = load i16* %temp_r_coeffs_addr_7, align 2" [poly.c:194->poly.c:369]   --->   Operation 242 'load' 'temp_r_coeffs_load_6' <Predicate = (!exitcond_i & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_26 : Operation 243 [1/1] (1.74ns)   --->   "%i_21 = add i10 %i_i, 1" [poly.c:193->poly.c:369]   --->   Operation 243 'add' 'i_21' <Predicate = (!exitcond_i)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 244 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_2 = load i16* %temp_r_coeffs_addr_2, align 2" [poly.c:195->poly.c:369]   --->   Operation 244 'load' 'temp_r_coeffs_load_2' <Predicate = (exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 27 <SV = 15> <Delay = 6.60>
ST_27 : Operation 245 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_5 = load i16* %temp_r_coeffs_addr_6, align 2" [poly.c:194->poly.c:369]   --->   Operation 245 'load' 'temp_r_coeffs_load_5' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_27 : Operation 246 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_6 = load i16* %temp_r_coeffs_addr_7, align 2" [poly.c:194->poly.c:369]   --->   Operation 246 'load' 'temp_r_coeffs_load_6' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_27 : Operation 247 [1/1] (1.06ns)   --->   "%tmp_37_i = select i1 %done, i16 %temp_r_coeffs_load_5, i16 %temp_r_coeffs_load_6" [poly.c:194->poly.c:369]   --->   Operation 247 'select' 'tmp_37_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (2.77ns)   --->   "store i16 %tmp_37_i, i16* %temp_r_coeffs_addr_7, align 2" [poly.c:194->poly.c:369]   --->   Operation 248 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "br label %16" [poly.c:193->poly.c:369]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 15> <Delay = 6.35>
ST_28 : Operation 250 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_2 = load i16* %temp_r_coeffs_addr_2, align 2" [poly.c:195->poly.c:369]   --->   Operation 250 'load' 'temp_r_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_28 : Operation 251 [1/1] (0.81ns)   --->   "%tmp_i_47 = select i1 %tmp_i, i16 -1, i16 0" [poly.c:195->poly.c:369]   --->   Operation 251 'select' 'tmp_i_47' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (0.80ns)   --->   "%tmp_33_i = and i16 %temp_r_coeffs_load_2, %tmp_i_47" [poly.c:195->poly.c:369]   --->   Operation 252 'and' 'tmp_33_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (2.77ns)   --->   "store i16 %tmp_33_i, i16* %temp_r_coeffs_addr_2, align 2" [poly.c:195->poly.c:369]   --->   Operation 253 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_28 : Operation 254 [1/1] (1.35ns)   --->   "br label %18" [poly.c:202->poly.c:370]   --->   Operation 254 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 16> <Delay = 4.52>
ST_29 : Operation 255 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ 1, %poly_divx.exit ], [ %i_22, %19 ]"   --->   Operation 255 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 256 [1/1] (1.43ns)   --->   "%exitcond_i6 = icmp eq i10 %i_i5, -323" [poly.c:202->poly.c:370]   --->   Operation 256 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 257 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 257 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %poly_mulx.exit, label %19" [poly.c:202->poly.c:370]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (1.74ns)   --->   "%tmp_28_i = sub i10 -324, %i_i5" [poly.c:203->poly.c:370]   --->   Operation 259 'sub' 'tmp_28_i' <Predicate = (!exitcond_i6 & done)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_29_i = zext i10 %tmp_28_i to i64" [poly.c:203->poly.c:370]   --->   Operation 260 'zext' 'tmp_29_i' <Predicate = (!exitcond_i6 & done)> <Delay = 0.00>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "%c_coeffs_addr_4 = getelementptr [701 x i16]* %c_coeffs, i64 0, i64 %tmp_29_i" [poly.c:203->poly.c:370]   --->   Operation 261 'getelementptr' 'c_coeffs_addr_4' <Predicate = (!exitcond_i6 & done)> <Delay = 0.00>
ST_29 : Operation 262 [2/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr_4, align 2" [poly.c:203->poly.c:370]   --->   Operation 262 'load' 'c_coeffs_load_3' <Predicate = (!exitcond_i6 & done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_29 : Operation 263 [1/1] (1.74ns)   --->   "%tmp_30_i = sub i10 -323, %i_i5" [poly.c:203->poly.c:370]   --->   Operation 263 'sub' 'tmp_30_i' <Predicate = (!exitcond_i6)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_31_i = zext i10 %tmp_30_i to i64" [poly.c:203->poly.c:370]   --->   Operation 264 'zext' 'tmp_31_i' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%c_coeffs_addr_5 = getelementptr [701 x i16]* %c_coeffs, i64 0, i64 %tmp_31_i" [poly.c:203->poly.c:370]   --->   Operation 265 'getelementptr' 'c_coeffs_addr_5' <Predicate = (!exitcond_i6)> <Delay = 0.00>
ST_29 : Operation 266 [2/2] (2.77ns)   --->   "%c_coeffs_load_4 = load i16* %c_coeffs_addr_5, align 2" [poly.c:203->poly.c:370]   --->   Operation 266 'load' 'c_coeffs_load_4' <Predicate = (!exitcond_i6 & !done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_29 : Operation 267 [1/1] (1.74ns)   --->   "%i_22 = add i10 %i_i5, 1" [poly.c:202->poly.c:370]   --->   Operation 267 'add' 'i_22' <Predicate = (!exitcond_i6)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr_1, align 2" [poly.c:204->poly.c:370]   --->   Operation 268 'load' 'c_coeffs_load' <Predicate = (exitcond_i6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_29 : Operation 269 [1/1] (1.84ns)   --->   "%degf_2 = sub i16 %degf_1, %tmp_178" [poly.c:371]   --->   Operation 269 'sub' 'degf_2' <Predicate = (exitcond_i6)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 270 [1/1] (1.76ns)   --->   "%k_3 = add i11 %tmp_232_cast, %k" [poly.c:372]   --->   Operation 270 'add' 'k_3' <Predicate = (exitcond_i6)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (1.84ns)   --->   "%tmp_205 = sub i16 0, %degf_2" [poly.c:374]   --->   Operation 271 'sub' 'tmp_205' <Predicate = (exitcond_i6)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_205, i32 15)" [poly.c:374]   --->   Operation 272 'bitselect' 'tmp_271' <Predicate = (exitcond_i6)> <Delay = 0.00>

State 30 <SV = 17> <Delay = 6.60>
ST_30 : Operation 273 [1/2] (2.77ns)   --->   "%c_coeffs_load_3 = load i16* %c_coeffs_addr_4, align 2" [poly.c:203->poly.c:370]   --->   Operation 273 'load' 'c_coeffs_load_3' <Predicate = (done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_30 : Operation 274 [1/2] (2.77ns)   --->   "%c_coeffs_load_4 = load i16* %c_coeffs_addr_5, align 2" [poly.c:203->poly.c:370]   --->   Operation 274 'load' 'c_coeffs_load_4' <Predicate = (!done)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_30 : Operation 275 [1/1] (1.06ns)   --->   "%tmp_32_i = select i1 %done, i16 %c_coeffs_load_3, i16 %c_coeffs_load_4" [poly.c:203->poly.c:370]   --->   Operation 275 'select' 'tmp_32_i' <Predicate = true> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 276 [1/1] (2.77ns)   --->   "store i16 %tmp_32_i, i16* %c_coeffs_addr_5, align 2" [poly.c:203->poly.c:370]   --->   Operation 276 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "br label %18" [poly.c:202->poly.c:370]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 17> <Delay = 6.35>
ST_31 : Operation 278 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i16* %c_coeffs_addr_1, align 2" [poly.c:204->poly.c:370]   --->   Operation 278 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_31 : Operation 279 [1/1] (0.80ns)   --->   "%tmp_27_i = and i16 %c_coeffs_load, %tmp_i_47" [poly.c:204->poly.c:370]   --->   Operation 279 'and' 'tmp_27_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 280 [1/1] (2.77ns)   --->   "store i16 %tmp_27_i, i16* %c_coeffs_addr_1, align 2" [poly.c:204->poly.c:370]   --->   Operation 280 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader14" [poly.c:355]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 6> <Delay = 3.52>
ST_32 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%k_cast = zext i11 %k to i12" [poly.c:355]   --->   Operation 282 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 283 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load = load i16* %temp_r_coeffs_addr_1, align 2" [poly.c:377]   --->   Operation 283 'load' 'temp_r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_32 : Operation 284 [1/1] (1.76ns)   --->   "%tmp_174 = sub i11 700, %k" [poly.c:378]   --->   Operation 284 'sub' 'tmp_174' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_174, i32 10)" [poly.c:378]   --->   Operation 285 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%tmp_181_cast_cast = select i1 %tmp_193, i12 701, i12 0" [poly.c:378]   --->   Operation 286 'select' 'tmp_181_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 287 [1/1] (1.76ns) (out node of the LUT)   --->   "%k_2 = sub i12 %k_cast, %tmp_181_cast_cast" [poly.c:378]   --->   Operation 287 'sub' 'k_2' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 288 [1/1] (0.00ns)   --->   "%k_2_cast = sext i12 %k_2 to i16" [poly.c:378]   --->   Operation 288 'sext' 'k_2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 289 [1/1] (1.35ns)   --->   "br label %21" [poly.c:384]   --->   Operation 289 'br' <Predicate = true> <Delay = 1.35>

State 33 <SV = 7> <Delay = 2.77>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%i_6 = phi i10 [ 0, %20 ], [ %i_15, %22 ]"   --->   Operation 290 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [1/1] (1.43ns)   --->   "%exitcond3 = icmp eq i10 %i_6, -323" [poly.c:384]   --->   Operation 291 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 292 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 292 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 293 [1/1] (1.74ns)   --->   "%i_15 = add i10 %i_6, 1" [poly.c:384]   --->   Operation 293 'add' 'i_15' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader12.preheader, label %22" [poly.c:384]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_179 = zext i10 %i_6 to i64" [poly.c:385]   --->   Operation 295 'zext' 'tmp_179' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%b_coeffs_addr_2 = getelementptr [701 x i16]* %b_coeffs, i64 0, i64 %tmp_179" [poly.c:385]   --->   Operation 296 'getelementptr' 'b_coeffs_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_33 : Operation 297 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_2, align 2" [poly.c:385]   --->   Operation 297 'load' 'b_coeffs_load' <Predicate = (!exitcond3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_33 : Operation 298 [1/1] (1.35ns)   --->   "br label %.preheader12" [poly.c:387]   --->   Operation 298 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 34 <SV = 8> <Delay = 2.77>
ST_34 : Operation 299 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr_2, align 2" [poly.c:385]   --->   Operation 299 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 35 <SV = 9> <Delay = 6.35>
ST_35 : Operation 300 [1/1] (6.35ns) (root node of the DSP)   --->   "%tmp_180 = mul i16 %temp_r_coeffs_load, %b_coeffs_load" [poly.c:385]   --->   Operation 300 'mul' 'tmp_180' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 10> <Delay = 8.75>
ST_36 : Operation 301 [1/1] (8.75ns)   --->   "%tmp_181 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_180)" [poly.c:385]   --->   Operation 301 'call' 'tmp_181' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 11> <Delay = 2.77>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_179" [poly.c:385]   --->   Operation 302 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr, i16 %tmp_181, i2 -1)" [poly.c:385]   --->   Operation 303 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "br label %21" [poly.c:384]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 8> <Delay = 1.88>
ST_38 : Operation 305 [1/1] (0.00ns)   --->   "%k_1 = phi i16 [ %k_5, %cmov.exit ], [ %k_2_cast, %.preheader12.preheader ]"   --->   Operation 305 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 306 [1/1] (0.00ns)   --->   "%i_7 = phi i4 [ %i_20, %cmov.exit ], [ 0, %.preheader12.preheader ]"   --->   Operation 306 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 307 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_7 to i10" [poly.c:387]   --->   Operation 307 'zext' 'i_7_cast' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 308 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %i_7, -6" [poly.c:387]   --->   Operation 308 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 309 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 309 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 310 [1/1] (1.49ns)   --->   "%i_20 = add i4 %i_7, 1" [poly.c:387]   --->   Operation 310 'add' 'i_20' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %.preheader11.preheader" [poly.c:387]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 312 [1/1] (1.88ns)   --->   "%tmp_182 = shl i10 1, %i_7_cast" [poly.c:389]   --->   Operation 312 'shl' 'tmp_182' <Predicate = (!exitcond2)> <Delay = 1.88> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_210_cast = zext i10 %tmp_182 to i11" [poly.c:389]   --->   Operation 313 'zext' 'tmp_210_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_38 : Operation 314 [1/1] (1.35ns)   --->   "br label %.preheader11" [poly.c:388]   --->   Operation 314 'br' <Predicate = (!exitcond2)> <Delay = 1.35>
ST_38 : Operation 315 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 700" [poly.c:398]   --->   Operation 315 'getelementptr' 'r_coeffs_addr_7' <Predicate = (exitcond2)> <Delay = 0.00>
ST_38 : Operation 316 [1/1] (1.35ns)   --->   "br label %.preheader" [poly.c:397]   --->   Operation 316 'br' <Predicate = (exitcond2)> <Delay = 1.35>

State 39 <SV = 9> <Delay = 4.59>
ST_39 : Operation 317 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_6, %23 ], [ 0, %.preheader11.preheader ]"   --->   Operation 317 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 318 [1/1] (0.00ns)   --->   "%j_1_cast = zext i10 %j_1 to i11" [poly.c:388]   --->   Operation 318 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 319 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %j_1, -323" [poly.c:388]   --->   Operation 319 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 320 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 320 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 321 [1/1] (1.74ns)   --->   "%j_6 = add i10 %j_1, 1" [poly.c:388]   --->   Operation 321 'add' 'j_6' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %24, label %23" [poly.c:388]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 323 [1/1] (1.74ns)   --->   "%tmp_191 = add i11 %tmp_210_cast, %j_1_cast" [poly.c:389]   --->   Operation 323 'add' 'tmp_191' <Predicate = (!exitcond1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 324 [15/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 324 'urem' 'tmp_192' <Predicate = (!exitcond1)> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_214 = trunc i16 %k_1 to i1" [poly.c:391]   --->   Operation 325 'trunc' 'tmp_214' <Predicate = (exitcond1)> <Delay = 0.00>
ST_39 : Operation 326 [1/1] (0.81ns)   --->   "%b_assign_1_cast = select i1 %tmp_214, i8 -1, i8 0" [verify.c:23->poly.c:391]   --->   Operation 326 'select' 'b_assign_1_cast' <Predicate = (exitcond1)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 327 [1/1] (1.35ns)   --->   "br label %25" [verify.c:24->poly.c:391]   --->   Operation 327 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 40 <SV = 10> <Delay = 2.84>
ST_40 : Operation 328 [14/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 328 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 11> <Delay = 2.84>
ST_41 : Operation 329 [13/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 329 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 12> <Delay = 2.84>
ST_42 : Operation 330 [12/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 330 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 2.84>
ST_43 : Operation 331 [11/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 331 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 2.84>
ST_44 : Operation 332 [10/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 332 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 2.84>
ST_45 : Operation 333 [9/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 333 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 2.84>
ST_46 : Operation 334 [8/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 334 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 2.84>
ST_47 : Operation 335 [7/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 335 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 2.84>
ST_48 : Operation 336 [6/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 336 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 2.84>
ST_49 : Operation 337 [5/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 337 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 20> <Delay = 2.84>
ST_50 : Operation 338 [4/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 338 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 21> <Delay = 2.84>
ST_51 : Operation 339 [3/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 339 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 22> <Delay = 2.84>
ST_52 : Operation 340 [2/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 340 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 23> <Delay = 5.62>
ST_53 : Operation 341 [1/15] (2.84ns)   --->   "%tmp_192 = urem i11 %tmp_191, 701" [poly.c:389]   --->   Operation 341 'urem' 'tmp_192' <Predicate = true> <Delay = 2.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 11> <Delay = 2.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_195 = zext i11 %tmp_192 to i64" [poly.c:389]   --->   Operation 342 'zext' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 343 [1/1] (0.00ns)   --->   "%r_coeffs_addr_9 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_195" [poly.c:389]   --->   Operation 343 'getelementptr' 'r_coeffs_addr_9' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 344 [2/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_9, align 2" [poly.c:389]   --->   Operation 344 'load' 'r_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>

State 54 <SV = 24> <Delay = 5.54>
ST_54 : Operation 345 [1/2] (2.77ns)   --->   "%r_coeffs_load_6 = load i16* %r_coeffs_addr_9, align 2" [poly.c:389]   --->   Operation 345 'load' 'r_coeffs_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_54 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_196 = zext i10 %j_1 to i64" [poly.c:389]   --->   Operation 346 'zext' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 347 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_4 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %tmp_196" [poly.c:389]   --->   Operation 347 'getelementptr' 'temp_r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 348 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_6, i16* %temp_r_coeffs_addr_4, align 2" [poly.c:389]   --->   Operation 348 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_54 : Operation 349 [1/1] (0.00ns)   --->   "br label %.preheader11" [poly.c:388]   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 10> <Delay = 7.65>
ST_55 : Operation 350 [1/1] (0.00ns)   --->   "%i_i1 = phi i11 [ 0, %24 ], [ %i_18, %26 ]"   --->   Operation 350 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 351 [1/1] (1.52ns)   --->   "%exitcond_i1 = icmp eq i11 %i_i1, -646" [verify.c:24->poly.c:391]   --->   Operation 351 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 352 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1402, i64 1402, i64 1402) nounwind"   --->   Operation 352 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 353 [1/1] (1.76ns)   --->   "%i_18 = add i11 %i_i1, 1" [verify.c:24->poly.c:391]   --->   Operation 353 'add' 'i_18' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 354 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %cmov.exit, label %26" [verify.c:24->poly.c:391]   --->   Operation 354 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i11 %i_i1 to i1" [verify.c:24->poly.c:391]   --->   Operation 355 'trunc' 'tmp_215' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 356 [1/1] (0.00ns)   --->   "%adjSize = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %i_i1, i32 1, i32 10)" [verify.c:25->poly.c:391]   --->   Operation 356 'partselect' 'adjSize' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 357 [1/1] (0.00ns)   --->   "%adjSize340_cast = zext i10 %adjSize to i16" [verify.c:25->poly.c:391]   --->   Operation 357 'zext' 'adjSize340_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 358 [1/1] (1.84ns)   --->   "%mem_index_gep = add i16 -31997, %adjSize340_cast" [verify.c:25->poly.c:391]   --->   Operation 358 'add' 'mem_index_gep' <Predicate = (!exitcond_i1)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_216 = trunc i16 %mem_index_gep to i10" [verify.c:25->poly.c:391]   --->   Operation 359 'trunc' 'tmp_216' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 360 [1/1] (1.97ns)   --->   "%addrCmp = icmp ult i16 %mem_index_gep, -31296" [verify.c:25->poly.c:391]   --->   Operation 360 'icmp' 'addrCmp' <Predicate = (!exitcond_i1)> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 361 [1/1] (1.74ns)   --->   "%gepindex = add i10 253, %tmp_216" [verify.c:25->poly.c:391]   --->   Operation 361 'add' 'gepindex' <Predicate = (!exitcond_i1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 362 [1/1] (1.06ns)   --->   "%gepindex2 = select i1 %addrCmp, i10 %gepindex, i10 -324" [verify.c:25->poly.c:391]   --->   Operation 362 'select' 'gepindex2' <Predicate = (!exitcond_i1)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 363 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i10 %gepindex2 to i64" [verify.c:25->poly.c:391]   --->   Operation 363 'zext' 'gepindex2_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 364 [1/1] (0.00ns)   --->   "%temp_r_coeffs_addr_8 = getelementptr [701 x i16]* %f_coeffs, i64 0, i64 %gepindex2_cast" [verify.c:25->poly.c:391]   --->   Operation 364 'getelementptr' 'temp_r_coeffs_addr_8' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 365 [2/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [verify.c:25->poly.c:391]   --->   Operation 365 'load' 'temp_r_coeffs_load_7' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_55 : Operation 366 [1/1] (1.84ns)   --->   "%mem_index_gep1 = add i16 -30595, %adjSize340_cast" [verify.c:25->poly.c:391]   --->   Operation 366 'add' 'mem_index_gep1' <Predicate = (!exitcond_i1)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_234 = trunc i16 %mem_index_gep1 to i10" [verify.c:25->poly.c:391]   --->   Operation 367 'trunc' 'tmp_234' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 368 [1/1] (1.97ns)   --->   "%addrCmp1 = icmp ult i16 %mem_index_gep1, -29894" [verify.c:25->poly.c:391]   --->   Operation 368 'icmp' 'addrCmp1' <Predicate = (!exitcond_i1)> <Delay = 1.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 369 [1/1] (1.74ns)   --->   "%gepindex1 = add i10 -125, %tmp_234" [verify.c:25->poly.c:391]   --->   Operation 369 'add' 'gepindex1' <Predicate = (!exitcond_i1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 370 [1/1] (1.06ns)   --->   "%gepindex3 = select i1 %addrCmp1, i10 %gepindex1, i10 -324" [verify.c:25->poly.c:391]   --->   Operation 370 'select' 'gepindex3' <Predicate = (!exitcond_i1)> <Delay = 1.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 371 [1/1] (0.00ns)   --->   "%gepindex2371_cast = zext i10 %gepindex3 to i64" [verify.c:25->poly.c:391]   --->   Operation 371 'zext' 'gepindex2371_cast' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 372 [1/1] (0.00ns)   --->   "%r_coeffs_addr_10 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %gepindex2371_cast" [verify.c:25->poly.c:391]   --->   Operation 372 'getelementptr' 'r_coeffs_addr_10' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 373 [2/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_10, align 2" [verify.c:25->poly.c:391]   --->   Operation 373 'load' 'r_coeffs_load_7' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_55 : Operation 374 [1/1] (0.00ns)   --->   "%k_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %k_1, i32 1, i32 15)" [poly.c:393]   --->   Operation 374 'partselect' 'k_4' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 375 [1/1] (0.00ns)   --->   "%k_5 = zext i15 %k_4 to i16" [poly.c:393]   --->   Operation 375 'zext' 'k_5' <Predicate = (exitcond_i1)> <Delay = 0.00>
ST_55 : Operation 376 [1/1] (0.00ns)   --->   "br label %.preheader12" [poly.c:387]   --->   Operation 376 'br' <Predicate = (exitcond_i1)> <Delay = 0.00>

State 56 <SV = 11> <Delay = 7.84>
ST_56 : Operation 377 [1/2] (2.77ns)   --->   "%temp_r_coeffs_load_7 = load i16* %temp_r_coeffs_addr_8, align 2" [verify.c:25->poly.c:391]   --->   Operation 377 'load' 'temp_r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_56 : Operation 378 [1/1] (0.00ns)   --->   "%start_pos = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %tmp_215, i3 0)" [verify.c:25->poly.c:391]   --->   Operation 378 'bitconcatenate' 'start_pos' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 379 [1/1] (0.00ns)   --->   "%end_pos = or i4 %start_pos, 7" [verify.c:25->poly.c:391]   --->   Operation 379 'or' 'end_pos' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 380 [1/1] (1.21ns)   --->   "%tmp_217 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:391]   --->   Operation 380 'icmp' 'tmp_217' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_218 = zext i4 %start_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 381 'zext' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_219 = zext i4 %end_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 382 'zext' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_220 = call i16 @llvm.part.select.i16(i16 %temp_r_coeffs_load_7, i32 15, i32 0)" [verify.c:25->poly.c:391]   --->   Operation 383 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 384 [1/1] (1.49ns)   --->   "%tmp_221 = sub i5 %tmp_218, %tmp_219" [verify.c:25->poly.c:391]   --->   Operation 384 'sub' 'tmp_221' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_222 = xor i5 %tmp_218, 15" [verify.c:25->poly.c:391]   --->   Operation 385 'xor' 'tmp_222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 386 [1/1] (1.49ns)   --->   "%tmp_223 = sub i5 %tmp_219, %tmp_218" [verify.c:25->poly.c:391]   --->   Operation 386 'sub' 'tmp_223' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp_227)   --->   "%tmp_224 = select i1 %tmp_217, i5 %tmp_221, i5 %tmp_223" [verify.c:25->poly.c:391]   --->   Operation 387 'select' 'tmp_224' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_225 = select i1 %tmp_217, i16 %tmp_220, i16 %temp_r_coeffs_load_7" [verify.c:25->poly.c:391]   --->   Operation 388 'select' 'tmp_225' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_226 = select i1 %tmp_217, i5 %tmp_222, i5 %tmp_218" [verify.c:25->poly.c:391]   --->   Operation 389 'select' 'tmp_226' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 390 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_227 = sub i5 15, %tmp_224" [verify.c:25->poly.c:391]   --->   Operation 390 'sub' 'tmp_227' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node tmp_230)   --->   "%tmp_228 = zext i5 %tmp_226 to i16" [verify.c:25->poly.c:391]   --->   Operation 391 'zext' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 392 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_230 = lshr i16 %tmp_225, %tmp_228" [verify.c:25->poly.c:391]   --->   Operation 392 'lshr' 'tmp_230' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 393 [1/2] (2.77ns)   --->   "%r_coeffs_load_7 = load i16* %r_coeffs_addr_10, align 2" [verify.c:25->poly.c:391]   --->   Operation 393 'load' 'r_coeffs_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_56 : Operation 394 [1/1] (1.21ns)   --->   "%tmp_235 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:391]   --->   Operation 394 'icmp' 'tmp_235' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_236 = zext i4 %start_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 395 'zext' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_237 = zext i4 %end_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 396 'zext' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%tmp_238 = call i16 @llvm.part.select.i16(i16 %r_coeffs_load_7, i32 15, i32 0)" [verify.c:25->poly.c:391]   --->   Operation 397 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 398 [1/1] (1.49ns)   --->   "%tmp_239 = sub i5 %tmp_236, %tmp_237" [verify.c:25->poly.c:391]   --->   Operation 398 'sub' 'tmp_239' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%tmp_240 = xor i5 %tmp_236, 15" [verify.c:25->poly.c:391]   --->   Operation 399 'xor' 'tmp_240' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 400 [1/1] (1.49ns)   --->   "%tmp_241 = sub i5 %tmp_237, %tmp_236" [verify.c:25->poly.c:391]   --->   Operation 400 'sub' 'tmp_241' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node tmp_245)   --->   "%tmp_242 = select i1 %tmp_235, i5 %tmp_239, i5 %tmp_241" [verify.c:25->poly.c:391]   --->   Operation 401 'select' 'tmp_242' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%tmp_243 = select i1 %tmp_235, i16 %tmp_238, i16 %r_coeffs_load_7" [verify.c:25->poly.c:391]   --->   Operation 402 'select' 'tmp_243' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%tmp_244 = select i1 %tmp_235, i5 %tmp_240, i5 %tmp_236" [verify.c:25->poly.c:391]   --->   Operation 403 'select' 'tmp_244' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 404 [1/1] (1.54ns) (out node of the LUT)   --->   "%tmp_245 = sub i5 15, %tmp_242" [verify.c:25->poly.c:391]   --->   Operation 404 'sub' 'tmp_245' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node tmp_248)   --->   "%tmp_246 = zext i5 %tmp_244 to i16" [verify.c:25->poly.c:391]   --->   Operation 405 'zext' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_250)   --->   "%tmp_247 = zext i5 %tmp_245 to i16" [verify.c:25->poly.c:391]   --->   Operation 406 'zext' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 407 [1/1] (2.98ns) (out node of the LUT)   --->   "%tmp_248 = lshr i16 %tmp_243, %tmp_246" [verify.c:25->poly.c:391]   --->   Operation 407 'lshr' 'tmp_248' <Predicate = true> <Delay = 2.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node tmp_250)   --->   "%tmp_249 = lshr i16 -1, %tmp_247" [verify.c:25->poly.c:391]   --->   Operation 408 'lshr' 'tmp_249' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 409 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_250 = and i16 %tmp_248, %tmp_249" [verify.c:25->poly.c:391]   --->   Operation 409 'and' 'tmp_250' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_251 = trunc i16 %tmp_250 to i8" [verify.c:25->poly.c:391]   --->   Operation 410 'trunc' 'tmp_251' <Predicate = true> <Delay = 0.00>

State 57 <SV = 12> <Delay = 8.34>
ST_57 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_229 = zext i5 %tmp_227 to i16" [verify.c:25->poly.c:391]   --->   Operation 411 'zext' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_231 = lshr i16 -1, %tmp_229" [verify.c:25->poly.c:391]   --->   Operation 412 'lshr' 'tmp_231' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_232 = and i16 %tmp_230, %tmp_231" [verify.c:25->poly.c:391]   --->   Operation 413 'and' 'tmp_232' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_233 = trunc i16 %tmp_232 to i8" [verify.c:25->poly.c:391]   --->   Operation 414 'trunc' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_i1 = xor i8 %tmp_251, %tmp_233" [verify.c:25->poly.c:391]   --->   Operation 415 'xor' 'tmp_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp_311_i)   --->   "%tmp_i1_53 = and i8 %tmp_i1, %b_assign_1_cast" [verify.c:25->poly.c:391]   --->   Operation 416 'and' 'tmp_i1_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 417 [1/1] (2.08ns) (out node of the LUT)   --->   "%tmp_311_i = xor i8 %tmp_251, %tmp_i1_53" [verify.c:25->poly.c:391]   --->   Operation 417 'xor' 'tmp_311_i' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 418 [1/1] (1.21ns)   --->   "%tmp_252 = icmp ugt i4 %start_pos, %end_pos" [verify.c:25->poly.c:391]   --->   Operation 418 'icmp' 'tmp_252' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_253 = zext i4 %start_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 419 'zext' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_254 = zext i4 %end_pos to i5" [verify.c:25->poly.c:391]   --->   Operation 420 'zext' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%tmp_255 = zext i8 %tmp_311_i to i16" [verify.c:25->poly.c:391]   --->   Operation 421 'zext' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%tmp_256 = xor i5 %tmp_253, 15" [verify.c:25->poly.c:391]   --->   Operation 422 'xor' 'tmp_256' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_257 = select i1 %tmp_252, i5 %tmp_253, i5 %tmp_254" [verify.c:25->poly.c:391]   --->   Operation 423 'select' 'tmp_257' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_258 = select i1 %tmp_252, i5 %tmp_254, i5 %tmp_253" [verify.c:25->poly.c:391]   --->   Operation 424 'select' 'tmp_258' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%tmp_259 = select i1 %tmp_252, i5 %tmp_256, i5 %tmp_253" [verify.c:25->poly.c:391]   --->   Operation 425 'select' 'tmp_259' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_260 = xor i5 %tmp_257, 15" [verify.c:25->poly.c:391]   --->   Operation 426 'xor' 'tmp_260' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp_264)   --->   "%tmp_261 = zext i5 %tmp_259 to i16" [verify.c:25->poly.c:391]   --->   Operation 427 'zext' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_262 = zext i5 %tmp_258 to i16" [verify.c:25->poly.c:391]   --->   Operation 428 'zext' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_263 = zext i5 %tmp_260 to i16" [verify.c:25->poly.c:391]   --->   Operation 429 'zext' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 430 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_264 = shl i16 %tmp_255, %tmp_261" [verify.c:25->poly.c:391]   --->   Operation 430 'shl' 'tmp_264' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_269)   --->   "%tmp_265 = call i16 @llvm.part.select.i16(i16 %tmp_264, i32 15, i32 0)" [verify.c:25->poly.c:391]   --->   Operation 431 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp_269)   --->   "%tmp_266 = select i1 %tmp_252, i16 %tmp_265, i16 %tmp_264" [verify.c:25->poly.c:391]   --->   Operation 432 'select' 'tmp_266' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_267 = shl i16 -1, %tmp_262" [verify.c:25->poly.c:391]   --->   Operation 433 'shl' 'tmp_267' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_268 = lshr i16 -1, %tmp_263" [verify.c:25->poly.c:391]   --->   Operation 434 'lshr' 'tmp_268' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 435 [1/1] (2.08ns) (out node of the LUT)   --->   "%p_demorgan = and i16 %tmp_267, %tmp_268" [verify.c:25->poly.c:391]   --->   Operation 435 'and' 'p_demorgan' <Predicate = true> <Delay = 2.08> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 436 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_269 = and i16 %tmp_266, %p_demorgan" [verify.c:25->poly.c:391]   --->   Operation 436 'and' 'tmp_269' <Predicate = true> <Delay = 1.06> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([701 x i16]* %r_coeffs)" [verify.c:25->poly.c:391]   --->   Operation 437 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_270 = zext i1 %tmp_215 to i2" [verify.c:25->poly.c:391]   --->   Operation 438 'zext' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 439 [1/1] (1.49ns)   --->   "%mask = shl i2 1, %tmp_270" [verify.c:25->poly.c:391]   --->   Operation 439 'shl' 'mask' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 440 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_10, i16 %tmp_269, i2 %mask)" [verify.c:25->poly.c:391]   --->   Operation 440 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_57 : Operation 441 [1/1] (0.00ns)   --->   "br label %25" [verify.c:24->poly.c:391]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 9> <Delay = 2.77>
ST_58 : Operation 442 [1/1] (0.00ns)   --->   "%i_8 = phi i10 [ %i_16, %27 ], [ 0, %.preheader.preheader ]"   --->   Operation 442 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 443 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_8, -323" [poly.c:397]   --->   Operation 443 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 444 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701)"   --->   Operation 444 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 445 [1/1] (1.74ns)   --->   "%i_16 = add i10 %i_8, 1" [poly.c:397]   --->   Operation 445 'add' 'i_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %28, label %27" [poly.c:397]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_188 = zext i10 %i_8 to i64" [poly.c:398]   --->   Operation 447 'zext' 'tmp_188' <Predicate = (!exitcond)> <Delay = 0.00>
ST_58 : Operation 448 [1/1] (0.00ns)   --->   "%r_coeffs_addr_8 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp_188" [poly.c:398]   --->   Operation 448 'getelementptr' 'r_coeffs_addr_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_58 : Operation 449 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_8, align 2" [poly.c:398]   --->   Operation 449 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_58 : Operation 450 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_7, align 2" [poly.c:398]   --->   Operation 450 'load' 'r_coeffs_load_5' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_58 : Operation 451 [1/1] (0.00ns)   --->   "ret void" [poly.c:399]   --->   Operation 451 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 59 <SV = 10> <Delay = 4.61>
ST_59 : Operation 452 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_8, align 2" [poly.c:398]   --->   Operation 452 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_59 : Operation 453 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr_7, align 2" [poly.c:398]   --->   Operation 453 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_59 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp_189)   --->   "%tmp_213 = shl i16 %r_coeffs_load_5, 1" [poly.c:398]   --->   Operation 454 'shl' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 455 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_189 = add i16 %r_coeffs_load, %tmp_213" [poly.c:398]   --->   Operation 455 'add' 'tmp_189' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 8.75>
ST_60 : Operation 456 [1/1] (8.75ns)   --->   "%tmp_190 = call fastcc zeroext i16 @mod3(i16 zeroext %tmp_189)" [poly.c:398]   --->   Operation 456 'call' 'tmp_190' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 12> <Delay = 2.77>
ST_61 : Operation 457 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i16(i16* %r_coeffs_addr_8, i16 %tmp_190, i2 -1)" [poly.c:398]   --->   Operation 457 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_61 : Operation 458 [1/1] (0.00ns)   --->   "br label %.preheader" [poly.c:397]   --->   Operation 458 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_coeffs             (alloca                ) [ 00111111111111111111111111111111111111000000000000000000000000]
c_coeffs             (alloca                ) [ 00111111111111111111111111111111000000000000000000000000000000]
f_coeffs             (alloca                ) [ 00111111111111111111111111111111111111111111111111111111110000]
g_coeffs             (alloca                ) [ 00111111111111111111111111111111000000000000000000000000000000]
StgValue_66          (br                    ) [ 01100000000000000000000000000000000000000000000000000000000000]
i                    (phi                   ) [ 00100000000000000000000000000000000000000000000000000000000000]
exitcond10           (icmp                  ) [ 00100000000000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_70          (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp                  (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
b_coeffs_addr_1      (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_73          (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_11                 (add                   ) [ 01100000000000000000000000000000000000000000000000000000000000]
StgValue_75          (br                    ) [ 01100000000000000000000000000000000000000000000000000000000000]
b_coeffs_addr        (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_77          (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_78          (br                    ) [ 00110000000000000000000000000000000000000000000000000000000000]
i_1                  (phi                   ) [ 00010000000000000000000000000000000000000000000000000000000000]
exitcond9            (icmp                  ) [ 00010000000000000000000000000000000000000000000000000000000000]
empty_38             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_12                 (add                   ) [ 00110000000000000000000000000000000000000000000000000000000000]
StgValue_83          (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_s                (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
c_coeffs_addr        (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_86          (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_87          (br                    ) [ 00110000000000000000000000000000000000000000000000000000000000]
StgValue_88          (br                    ) [ 00011100000000000000000000000000000000000000000000000000000000]
i_2                  (phi                   ) [ 00001000000000000000000000000000000000000000000000000000000000]
exitcond8            (icmp                  ) [ 00001100000000000000000000000000000000000000000000000000000000]
empty_39             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_13                 (add                   ) [ 00011100000000000000000000000000000000000000000000000000000000]
StgValue_93          (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_172              (zext                  ) [ 00000100000000000000000000000000000000000000000000000000000000]
a_coeffs_addr        (getelementptr         ) [ 00000100000000000000000000000000000000000000000000000000000000]
StgValue_97          (br                    ) [ 00001110000000000000000000000000000000000000000000000000000000]
a_coeffs_load        (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr   (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_100         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_101         (br                    ) [ 00011100000000000000000000000000000000000000000000000000000000]
i_3                  (phi                   ) [ 00000010000000000000000000000000000000000000000000000000000000]
exitcond7            (icmp                  ) [ 00000010000000000000000000000000000000000000000000000000000000]
empty_40             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_14                 (add                   ) [ 00001010000000000000000000000000000000000000000000000000000000]
StgValue_106         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_173              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
g_coeffs_addr_1      (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_109         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_110         (br                    ) [ 00001010000000000000000000000000000000000000000000000000000000]
g_coeffs_addr        (getelementptr         ) [ 00000001111111111111111111111111000000000000000000000000000000]
temp_r_coeffs_addr_1 (getelementptr         ) [ 00000001111111111111111111111111100000000000000000000000000000]
temp_r_coeffs_addr_2 (getelementptr         ) [ 00000001111111111111111111111111000000000000000000000000000000]
c_coeffs_addr_1      (getelementptr         ) [ 00000001111111111111111111111111000000000000000000000000000000]
StgValue_115         (br                    ) [ 00000011111111111111111111111111000000000000000000000000000000]
degg                 (phi                   ) [ 00000001111111110000000000000000000000000000000000000000000000]
degf                 (phi                   ) [ 00000001111111110000000000000000000000000000000000000000000000]
k                    (phi                   ) [ 00000001111111111111111111111110100000000000000000000000000000]
j                    (phi                   ) [ 00000001000000000000000000000000000000000000000000000000000000]
done                 (phi                   ) [ 00000001111111111111111111111110000000000000000000000000000000]
exitcond6            (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_41             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
j_5                  (add                   ) [ 00000011111111111111111111111111000000000000000000000000000000]
StgValue_124         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
g_coeffs_load        (load                  ) [ 00000000010000000000000000000000000000000000000000000000000000]
temp_r_coeffs_load_1 (load                  ) [ 00000000010000000000000000000000000000000000000000000000000000]
tmp_175              (mul                   ) [ 00000000001000000000000000000000000000000000000000000000000000]
tmp_194              (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_176              (call                  ) [ 00000000000111110000000000000000000000000000000000000000000000]
tmp_210              (trunc                 ) [ 00000000000100000000000000000000000000000000000000000000000000]
tmp_211              (bitselect             ) [ 00000000000100000000000000000000000000000000000000000000000000]
tmp_229_cast         (or                    ) [ 00000000000011110000000000000000000000000000000000000000000000]
tmp_190_cast         (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_191_cast         (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_177              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_212              (bitselect             ) [ 00000000000011110000000000000000000000000000000000000000000000]
tmp_178              (zext                  ) [ 00000000000011111111111111111110000000000000000000000000000000]
tmp_232_cast         (zext                  ) [ 00000000000011111111111111111110000000000000000000000000000000]
tmp21                (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
swap                 (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_i3_cast          (select                ) [ 00000000000011110000000000000000000000000000000000000000000000]
StgValue_145         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
i_i4                 (phi                   ) [ 00000000000010000000000000000000000000000000000000000000000000]
exitcond_i5          (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_42             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_9                  (add                   ) [ 00000001111111111111111111111111000000000000000000000000000000]
StgValue_150         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_307_i            (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_3 (getelementptr         ) [ 00000000000001000000000000000000000000000000000000000000000000]
g_coeffs_addr_2      (getelementptr         ) [ 00000000000001000000000000000000000000000000000000000000000000]
StgValue_156         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
temp_r_coeffs_load_3 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
g_coeffs_load_1      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_308_i            (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
t                    (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_309_i            (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_162         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_310_i            (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_164         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_165         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
i_i8                 (phi                   ) [ 00000000000000100000000000000000000000000000000000000000000000]
exitcond_i9          (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_43             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_10                 (add                   ) [ 00000001111111111111111111111111000000000000000000000000000000]
StgValue_170         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_307_i1           (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
b_coeffs_addr_3      (getelementptr         ) [ 00000000000000010000000000000000000000000000000000000000000000]
c_coeffs_addr_2      (getelementptr         ) [ 00000000000000010000000000000000000000000000000000000000000000]
tmp_183              (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp22                (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_184              (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_197_cast         (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_185              (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
degf_1               (xor                   ) [ 00000000000000001111111111111110000000000000000000000000000000]
degg_1               (xor                   ) [ 00000011000000001111111111111111000000000000000000000000000000]
tmp_186              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_187              (and                   ) [ 00000000000000001111111111000000000000000000000000000000000000]
StgValue_185         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
b_coeffs_load_1      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
c_coeffs_load_1      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_308_i1           (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
t_1                  (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_309_i1           (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_191         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_310_i1           (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_193         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_194         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
i_4                  (phi                   ) [ 00000000000000001000000000000000000000000000000000000000000000]
exitcond5            (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_44             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_17                 (add                   ) [ 00000001111111111111111111111111000000000000000000000000000000]
StgValue_199         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_197              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_5 (getelementptr         ) [ 00000000000000000111100000000000000000000000000000000000000000]
g_coeffs_addr_3      (getelementptr         ) [ 00000000000000000100000000000000000000000000000000000000000000]
StgValue_204         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
g_coeffs_load_2      (load                  ) [ 00000000000000000010000000000000000000000000000000000000000000]
temp_r_coeffs_load_4 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_198              (mul                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_199              (add                   ) [ 00000000000000000001000000000000000000000000000000000000000000]
tmp_200              (call                  ) [ 00000000000000000000100000000000000000000000000000000000000000]
StgValue_211         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_212         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
i_5                  (phi                   ) [ 00000000000000000000010000000000000000000000000000000000000000]
exitcond4            (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_45             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_19                 (add                   ) [ 00000001111111111111111111111111000000000000000000000000000000]
StgValue_217         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_201              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
b_coeffs_addr_4      (getelementptr         ) [ 00000000000000000000001111000000000000000000000000000000000000]
c_coeffs_addr_3      (getelementptr         ) [ 00000000000000000000001000000000000000000000000000000000000000]
tmp_i                (xor                   ) [ 00000000000000000000000000111000000000000000000000000000000000]
StgValue_223         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
c_coeffs_load_2      (load                  ) [ 00000000000000000000000100000000000000000000000000000000000000]
b_coeffs_load_2      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_202              (mul                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_203              (add                   ) [ 00000000000000000000000010000000000000000000000000000000000000]
tmp_204              (call                  ) [ 00000000000000000000000001000000000000000000000000000000000000]
StgValue_230         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_231         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
i_i                  (phi                   ) [ 00000000000000000000000000100000000000000000000000000000000000]
exitcond_i           (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_46             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_235         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_34_i             (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_6 (getelementptr         ) [ 00000000000000000000000000010000000000000000000000000000000000]
tmp_35_i             (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_36_i             (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_7 (getelementptr         ) [ 00000000000000000000000000010000000000000000000000000000000000]
i_21                 (add                   ) [ 00000001111111111111111111111111000000000000000000000000000000]
temp_r_coeffs_load_5 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_load_6 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_37_i             (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_248         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_249         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
temp_r_coeffs_load_2 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_i_47             (select                ) [ 00000000000000000000000000000111000000000000000000000000000000]
tmp_33_i             (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_253         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_254         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
i_i5                 (phi                   ) [ 00000000000000000000000000000100000000000000000000000000000000]
exitcond_i6          (icmp                  ) [ 00000001111111111111111111111111000000000000000000000000000000]
empty_48             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_258         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_28_i             (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_29_i             (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
c_coeffs_addr_4      (getelementptr         ) [ 00000000000000000000000000000010000000000000000000000000000000]
tmp_30_i             (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_31_i             (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
c_coeffs_addr_5      (getelementptr         ) [ 00000000000000000000000000000010000000000000000000000000000000]
i_22                 (add                   ) [ 00000001111111111111111111111111000000000000000000000000000000]
degf_2               (sub                   ) [ 00000011000000000000000000000001000000000000000000000000000000]
k_3                  (add                   ) [ 00000011000000000000000000000001000000000000000000000000000000]
tmp_205              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_271              (bitselect             ) [ 00000011000000000000000000000001000000000000000000000000000000]
c_coeffs_load_3      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
c_coeffs_load_4      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_32_i             (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_276         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_277         (br                    ) [ 00000001111111111111111111111111000000000000000000000000000000]
c_coeffs_load        (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_27_i             (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_280         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_281         (br                    ) [ 00000011111111111111111111111111000000000000000000000000000000]
k_cast               (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_load   (load                  ) [ 00000000000000000000000000000000011111000000000000000000000000]
tmp_174              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_193              (bitselect             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_181_cast_cast    (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
k_2                  (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
k_2_cast             (sext                  ) [ 00000000000000000000000000000000011111111111111111111111110000]
StgValue_289         (br                    ) [ 00000000000000000000000000000000111111000000000000000000000000]
i_6                  (phi                   ) [ 00000000000000000000000000000000010000000000000000000000000000]
exitcond3            (icmp                  ) [ 00000000000000000000000000000000011111000000000000000000000000]
empty_49             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_15                 (add                   ) [ 00000000000000000000000000000000111111000000000000000000000000]
StgValue_294         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_179              (zext                  ) [ 00000000000000000000000000000000001111000000000000000000000000]
b_coeffs_addr_2      (getelementptr         ) [ 00000000000000000000000000000000001000000000000000000000000000]
StgValue_298         (br                    ) [ 00000000000000000000000000000000011111111111111111111111110000]
b_coeffs_load        (load                  ) [ 00000000000000000000000000000000000100000000000000000000000000]
tmp_180              (mul                   ) [ 00000000000000000000000000000000000010000000000000000000000000]
tmp_181              (call                  ) [ 00000000000000000000000000000000000001000000000000000000000000]
r_coeffs_addr        (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_303         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_304         (br                    ) [ 00000000000000000000000000000000111111000000000000000000000000]
k_1                  (phi                   ) [ 00000000000000000000000000000000000000111111111111111111110000]
i_7                  (phi                   ) [ 00000000000000000000000000000000000000100000000000000000000000]
i_7_cast             (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
exitcond2            (icmp                  ) [ 00000000000000000000000000000000000000111111111111111111110000]
empty_50             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_20                 (add                   ) [ 00000000000000000000000000000000010000111111111111111111110000]
StgValue_311         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_182              (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_210_cast         (zext                  ) [ 00000000000000000000000000000000000000011111111111111110000000]
StgValue_314         (br                    ) [ 00000000000000000000000000000000000000111111111111111111110000]
r_coeffs_addr_7      (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000001111]
StgValue_316         (br                    ) [ 00000000000000000000000000000000000000111111111111111111111111]
j_1                  (phi                   ) [ 00000000000000000000000000000000000000011111111111111110000000]
j_1_cast             (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
exitcond1            (icmp                  ) [ 00000000000000000000000000000000000000111111111111111111110000]
empty_51             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
j_6                  (add                   ) [ 00000000000000000000000000000000000000111111111111111111110000]
StgValue_322         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_191              (add                   ) [ 00000000000000000000000000000000000000001111111111111100000000]
tmp_214              (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
b_assign_1_cast      (select                ) [ 00000000000000000000000000000000000000000000000000000001110000]
StgValue_327         (br                    ) [ 00000000000000000000000000000000000000111111111111111111110000]
tmp_192              (urem                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_195              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_coeffs_addr_9      (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000010000000]
r_coeffs_load_6      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_196              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_4 (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_348         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_349         (br                    ) [ 00000000000000000000000000000000000000111111111111111111110000]
i_i1                 (phi                   ) [ 00000000000000000000000000000000000000000000000000000001000000]
exitcond_i1          (icmp                  ) [ 00000000000000000000000000000000000000111111111111111111110000]
empty_52             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_18                 (add                   ) [ 00000000000000000000000000000000000000111111111111111111110000]
StgValue_354         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_215              (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000110000]
adjSize              (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000]
adjSize340_cast      (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
mem_index_gep        (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_216              (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
addrCmp              (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
gepindex             (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
gepindex2            (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
gepindex2_cast       (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
temp_r_coeffs_addr_8 (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000100000]
mem_index_gep1       (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_234              (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
addrCmp1             (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
gepindex1            (add                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
gepindex3            (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
gepindex2371_cast    (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_coeffs_addr_10     (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000110000]
k_4                  (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000]
k_5                  (zext                  ) [ 00000000000000000000000000000000010000111111111111111111110000]
StgValue_376         (br                    ) [ 00000000000000000000000000000000010000111111111111111111110000]
temp_r_coeffs_load_7 (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
start_pos            (bitconcatenate        ) [ 00000000000000000000000000000000000000000000000000000000010000]
end_pos              (or                    ) [ 00000000000000000000000000000000000000000000000000000000010000]
tmp_217              (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_218              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_219              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_220              (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_221              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_222              (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_223              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_224              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_225              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_226              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_227              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000010000]
tmp_228              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_230              (lshr                  ) [ 00000000000000000000000000000000000000000000000000000000010000]
r_coeffs_load_7      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_235              (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_236              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_237              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_238              (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_239              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_240              (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_241              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_242              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_243              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_244              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_245              (sub                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_246              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_247              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_248              (lshr                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_249              (lshr                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_250              (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_251              (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000010000]
tmp_229              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_231              (lshr                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_232              (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_233              (trunc                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_i1               (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_i1_53            (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_311_i            (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_252              (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_253              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_254              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_255              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_256              (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_257              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_258              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_259              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_260              (xor                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_261              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_262              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_263              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_264              (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_265              (partselect            ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_266              (select                ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_267              (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_268              (lshr                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_demorgan           (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_269              (and                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_437         (specbramwithbyteenable) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_270              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
mask                 (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_440         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_441         (br                    ) [ 00000000000000000000000000000000000000111111111111111111110000]
i_8                  (phi                   ) [ 00000000000000000000000000000000000000000000000000000000001000]
exitcond             (icmp                  ) [ 00000000000000000000000000000000000000000000000000000000001111]
empty_54             (speclooptripcount     ) [ 00000000000000000000000000000000000000000000000000000000000000]
i_16                 (add                   ) [ 00000000000000000000000000000000000000100000000000000000001111]
StgValue_446         (br                    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_188              (zext                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_coeffs_addr_8      (getelementptr         ) [ 00000000000000000000000000000000000000000000000000000000000111]
StgValue_451         (ret                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_coeffs_load        (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
r_coeffs_load_5      (load                  ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_213              (shl                   ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_189              (add                   ) [ 00000000000000000000000000000000000000000000000000000000000010]
tmp_190              (call                  ) [ 00000000000000000000000000000000000000000000000000000000000001]
StgValue_457         (store                 ) [ 00000000000000000000000000000000000000000000000000000000000000]
StgValue_458         (br                    ) [ 00000000000000000000000000000000000000100000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="b_coeffs_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_coeffs/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_coeffs_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_coeffs/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="f_coeffs_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_coeffs/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="g_coeffs_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g_coeffs/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_coeffs_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="10" slack="0"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_73/2 StgValue_77/2 b_coeffs_load_1/14 StgValue_191/15 b_coeffs_load_2/22 StgValue_230/25 b_coeffs_load/33 "/>
</bind>
</comp>

<comp id="145" class="1004" name="b_coeffs_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="c_coeffs_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_86/3 c_coeffs_load_1/14 StgValue_193/15 c_coeffs_load_2/21 c_coeffs_load_3/29 c_coeffs_load_4/29 c_coeffs_load/29 StgValue_276/30 StgValue_280/31 "/>
</bind>
</comp>

<comp id="167" class="1004" name="a_coeffs_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="temp_r_coeffs_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="1"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_100/5 temp_r_coeffs_load_1/7 temp_r_coeffs_load/7 temp_r_coeffs_load_3/12 StgValue_162/13 temp_r_coeffs_load_4/17 StgValue_211/20 temp_r_coeffs_load_5/26 temp_r_coeffs_load_6/26 temp_r_coeffs_load_2/26 StgValue_248/27 StgValue_253/28 StgValue_348/54 temp_r_coeffs_load_7/55 "/>
</bind>
</comp>

<comp id="193" class="1004" name="g_coeffs_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_1/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_109/6 g_coeffs_load/7 g_coeffs_load_1/12 StgValue_164/13 g_coeffs_load_2/16 "/>
</bind>
</comp>

<comp id="206" class="1004" name="g_coeffs_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="temp_r_coeffs_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_1/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="temp_r_coeffs_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_2/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="c_coeffs_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="10" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_1/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="temp_r_coeffs_addr_3_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="10" slack="0"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_3/12 "/>
</bind>
</comp>

<comp id="241" class="1004" name="g_coeffs_addr_2_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_2/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_coeffs_addr_3_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_3/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="c_coeffs_addr_2_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="10" slack="0"/>
<pin id="259" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_2/14 "/>
</bind>
</comp>

<comp id="262" class="1004" name="temp_r_coeffs_addr_5_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="10" slack="0"/>
<pin id="266" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_5/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="g_coeffs_addr_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_coeffs_addr_3/16 "/>
</bind>
</comp>

<comp id="275" class="1004" name="b_coeffs_addr_4_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_4/21 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_coeffs_addr_3_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="10" slack="0"/>
<pin id="285" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_3/21 "/>
</bind>
</comp>

<comp id="288" class="1004" name="temp_r_coeffs_addr_6_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="10" slack="0"/>
<pin id="292" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_6/26 "/>
</bind>
</comp>

<comp id="295" class="1004" name="temp_r_coeffs_addr_7_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_7/26 "/>
</bind>
</comp>

<comp id="302" class="1004" name="c_coeffs_addr_4_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="10" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_4/29 "/>
</bind>
</comp>

<comp id="309" class="1004" name="c_coeffs_addr_5_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_coeffs_addr_5/29 "/>
</bind>
</comp>

<comp id="316" class="1004" name="b_coeffs_addr_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_coeffs_addr_2/33 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_coeffs_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="4"/>
<pin id="327" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/37 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="2" slack="0"/>
<pin id="382" dir="0" index="4" bw="10" slack="3"/>
<pin id="383" dir="0" index="5" bw="16" slack="1"/>
<pin id="384" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
<pin id="385" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_303/37 r_coeffs_load_6/53 r_coeffs_load_7/55 StgValue_440/57 r_coeffs_load/58 r_coeffs_load_5/58 StgValue_457/61 "/>
</bind>
</comp>

<comp id="335" class="1004" name="r_coeffs_addr_7_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="11" slack="0"/>
<pin id="339" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_7/38 "/>
</bind>
</comp>

<comp id="343" class="1004" name="r_coeffs_addr_9_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="11" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_9/53 "/>
</bind>
</comp>

<comp id="351" class="1004" name="temp_r_coeffs_addr_4_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="10" slack="0"/>
<pin id="355" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_4/54 "/>
</bind>
</comp>

<comp id="359" class="1004" name="temp_r_coeffs_addr_8_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="10" slack="0"/>
<pin id="363" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_r_coeffs_addr_8/55 "/>
</bind>
</comp>

<comp id="366" class="1004" name="r_coeffs_addr_10_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_10/55 "/>
</bind>
</comp>

<comp id="374" class="1004" name="r_coeffs_addr_8_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_8/58 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="10" slack="0"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="1"/>
<pin id="399" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_1_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="10" slack="0"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="408" class="1005" name="i_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_2_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="1"/>
<pin id="421" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_3_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="430" class="1005" name="degg_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degg (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="degg_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="11" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="degg/7 "/>
</bind>
</comp>

<comp id="442" class="1005" name="degf_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degf (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="degf_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="11" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="degf/7 "/>
</bind>
</comp>

<comp id="454" class="1005" name="k_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="1"/>
<pin id="456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="k_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="466" class="1005" name="j_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="j_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="477" class="1005" name="done_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="done (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="done_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="1" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="done/7 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_i4_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="1"/>
<pin id="491" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i4 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="i_i4_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="10" slack="0"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i4/12 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_i8_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i8 (phireg) "/>
</bind>
</comp>

<comp id="504" class="1004" name="i_i8_phi_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="1" slack="1"/>
<pin id="508" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i8/14 "/>
</bind>
</comp>

<comp id="511" class="1005" name="i_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="1"/>
<pin id="513" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_4_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="10" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_5_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="1"/>
<pin id="524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_5_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="1" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/21 "/>
</bind>
</comp>

<comp id="533" class="1005" name="i_i_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_i_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/26 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_i5_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="1"/>
<pin id="546" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i5 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="i_i5_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="10" slack="0"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i5/29 "/>
</bind>
</comp>

<comp id="555" class="1005" name="i_6_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="10" slack="1"/>
<pin id="557" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="i_6_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/33 "/>
</bind>
</comp>

<comp id="566" class="1005" name="k_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="k_1_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="1"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="12" slack="2"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/38 "/>
</bind>
</comp>

<comp id="576" class="1005" name="i_7_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 (phireg) "/>
</bind>
</comp>

<comp id="580" class="1004" name="i_7_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="1" slack="1"/>
<pin id="584" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_7/38 "/>
</bind>
</comp>

<comp id="587" class="1005" name="j_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="1"/>
<pin id="589" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="j_1_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="1" slack="1"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/39 "/>
</bind>
</comp>

<comp id="599" class="1005" name="i_i1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="1"/>
<pin id="601" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="603" class="1004" name="i_i1_phi_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="11" slack="0"/>
<pin id="607" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="608" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/55 "/>
</bind>
</comp>

<comp id="610" class="1005" name="i_8_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="614" class="1004" name="i_8_phi_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="617" dir="0" index="2" bw="1" slack="1"/>
<pin id="618" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/58 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_mod3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_176/10 tmp_200/19 tmp_204/24 tmp_181/36 tmp_190/60 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="0" index="1" bw="4" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_217/56 tmp_252/57 "/>
</bind>
</comp>

<comp id="630" class="1005" name="reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_load g_coeffs_load_2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="1"/>
<pin id="636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_load_1 temp_r_coeffs_load "/>
</bind>
</comp>

<comp id="638" class="1005" name="reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="1"/>
<pin id="640" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176 tmp_200 tmp_204 tmp_181 tmp_190 "/>
</bind>
</comp>

<comp id="646" class="1004" name="exitcond10_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="0" index="1" bw="10" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="i_11_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="10" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="exitcond9_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="0" index="1" bw="10" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="i_12_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_s_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="10" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="exitcond8_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="0" index="1" bw="10" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="i_13_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_172_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="exitcond7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="10" slack="0"/>
<pin id="699" dir="0" index="1" bw="10" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_14_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_173_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="10" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="exitcond6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="0"/>
<pin id="716" dir="0" index="1" bw="11" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="j_5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_194_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_194/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_210_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_210/10 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_211_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_211/10 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_229_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="1" slack="1"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_229_cast/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_190_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="4"/>
<pin id="750" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_190_cast/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_191_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="4"/>
<pin id="754" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191_cast/11 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_177_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="0" index="1" bw="16" slack="0"/>
<pin id="759" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_177/11 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_212_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="17" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_212/11 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_178_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="4"/>
<pin id="772" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_178/11 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_232_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="4"/>
<pin id="776" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_232_cast/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp21_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="4"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp21/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="swap_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="swap/11 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_i3_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="0" index="2" bw="16" slack="0"/>
<pin id="794" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i3_cast/11 "/>
</bind>
</comp>

<comp id="798" class="1004" name="exitcond_i5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="0"/>
<pin id="800" dir="0" index="1" bw="10" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i5/12 "/>
</bind>
</comp>

<comp id="804" class="1004" name="i_9_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/12 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_307_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_307_i/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_308_i_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_308_i/13 "/>
</bind>
</comp>

<comp id="822" class="1004" name="t_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="0" index="1" bw="16" slack="2"/>
<pin id="825" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t/13 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_309_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="0"/>
<pin id="830" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_309_i/13 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_310_i_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="16" slack="0"/>
<pin id="837" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_310_i/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="exitcond_i9_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="0"/>
<pin id="843" dir="0" index="1" bw="10" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i9/14 "/>
</bind>
</comp>

<comp id="847" class="1004" name="i_10_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/14 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_307_i1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_307_i1/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_183_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="6"/>
<pin id="861" dir="0" index="1" bw="16" slack="6"/>
<pin id="862" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_183/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp22_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="2"/>
<pin id="867" dir="0" index="1" bw="1" slack="6"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp22/14 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_184_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="2"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_184/14 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_197_cast_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="16" slack="0"/>
<pin id="878" dir="0" index="2" bw="16" slack="0"/>
<pin id="879" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_197_cast/14 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_185_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="0" index="1" bw="16" slack="0"/>
<pin id="886" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_185/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="degf_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="6"/>
<pin id="892" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="degf_1/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="degg_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="0"/>
<pin id="897" dir="0" index="1" bw="16" slack="6"/>
<pin id="898" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="degg_1/14 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_186_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="6"/>
<pin id="903" dir="0" index="1" bw="16" slack="0"/>
<pin id="904" dir="0" index="2" bw="16" slack="0"/>
<pin id="905" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_186/14 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_187_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="3"/>
<pin id="911" dir="0" index="1" bw="16" slack="0"/>
<pin id="912" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_187/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_308_i1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="0"/>
<pin id="917" dir="0" index="1" bw="16" slack="0"/>
<pin id="918" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_308_i1/15 "/>
</bind>
</comp>

<comp id="921" class="1004" name="t_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="0"/>
<pin id="923" dir="0" index="1" bw="16" slack="3"/>
<pin id="924" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_1/15 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_309_i1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_309_i1/15 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_310_i1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="16" slack="0"/>
<pin id="935" dir="0" index="1" bw="16" slack="0"/>
<pin id="936" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_310_i1/15 "/>
</bind>
</comp>

<comp id="940" class="1004" name="exitcond5_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="0" index="1" bw="10" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/16 "/>
</bind>
</comp>

<comp id="946" class="1004" name="i_17_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/16 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_197_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="10" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_197/16 "/>
</bind>
</comp>

<comp id="958" class="1004" name="exitcond4_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="0"/>
<pin id="960" dir="0" index="1" bw="10" slack="0"/>
<pin id="961" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/21 "/>
</bind>
</comp>

<comp id="964" class="1004" name="i_19_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="10" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/21 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_201_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_201/21 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="8"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i/21 "/>
</bind>
</comp>

<comp id="982" class="1004" name="exitcond_i_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="10" slack="0"/>
<pin id="984" dir="0" index="1" bw="10" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/26 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_34_i_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="10" slack="0"/>
<pin id="990" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_i/26 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_35_i_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i/26 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_36_i_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_i/26 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="i_21_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="10" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/26 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_37_i_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="10"/>
<pin id="1012" dir="0" index="1" bw="16" slack="0"/>
<pin id="1013" dir="0" index="2" bw="16" slack="0"/>
<pin id="1014" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37_i/27 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_i_47_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="2"/>
<pin id="1021" dir="0" index="1" bw="16" slack="0"/>
<pin id="1022" dir="0" index="2" bw="16" slack="0"/>
<pin id="1023" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_47/28 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_33_i_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="0"/>
<pin id="1029" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33_i/28 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="exitcond_i6_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="10" slack="0"/>
<pin id="1035" dir="0" index="1" bw="10" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/29 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_28_i_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="10" slack="0"/>
<pin id="1041" dir="0" index="1" bw="10" slack="0"/>
<pin id="1042" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28_i/29 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_29_i_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="10" slack="0"/>
<pin id="1047" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i/29 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_30_i_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="0"/>
<pin id="1052" dir="0" index="1" bw="10" slack="0"/>
<pin id="1053" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30_i/29 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_31_i_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="0"/>
<pin id="1058" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_i/29 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="i_22_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/29 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="degf_2_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="5"/>
<pin id="1069" dir="0" index="1" bw="1" slack="7"/>
<pin id="1070" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="degf_2/29 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="k_3_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="7"/>
<pin id="1073" dir="0" index="1" bw="11" slack="11"/>
<pin id="1074" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/29 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_205_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="16" slack="0"/>
<pin id="1079" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_205/29 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_271_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="16" slack="0"/>
<pin id="1085" dir="0" index="2" bw="5" slack="0"/>
<pin id="1086" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_271/29 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_32_i_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="12"/>
<pin id="1092" dir="0" index="1" bw="16" slack="0"/>
<pin id="1093" dir="0" index="2" bw="16" slack="0"/>
<pin id="1094" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32_i/30 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_27_i_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="0"/>
<pin id="1101" dir="0" index="1" bw="16" slack="2"/>
<pin id="1102" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27_i/31 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="k_cast_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="11" slack="1"/>
<pin id="1107" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/32 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_174_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="11" slack="0"/>
<pin id="1111" dir="0" index="1" bw="11" slack="1"/>
<pin id="1112" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_174/32 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_193_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="11" slack="0"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_193/32 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_181_cast_cast_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="12" slack="0"/>
<pin id="1126" dir="0" index="2" bw="12" slack="0"/>
<pin id="1127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_181_cast_cast/32 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="k_2_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="11" slack="0"/>
<pin id="1133" dir="0" index="1" bw="11" slack="0"/>
<pin id="1134" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k_2/32 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="k_2_cast_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="0"/>
<pin id="1139" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="k_2_cast/32 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="exitcond3_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="10" slack="0"/>
<pin id="1143" dir="0" index="1" bw="10" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/33 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="i_15_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="10" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/33 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_179_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="10" slack="0"/>
<pin id="1155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179/33 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="i_7_cast_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="4" slack="0"/>
<pin id="1160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/38 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="exitcond2_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="4" slack="0"/>
<pin id="1164" dir="0" index="1" bw="4" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/38 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="i_20_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="0"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/38 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_182_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="4" slack="0"/>
<pin id="1177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_182/38 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_210_cast_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="10" slack="0"/>
<pin id="1182" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_210_cast/38 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="j_1_cast_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="10" slack="0"/>
<pin id="1186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/39 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="exitcond1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="10" slack="0"/>
<pin id="1190" dir="0" index="1" bw="10" slack="0"/>
<pin id="1191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/39 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="j_6_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="10" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/39 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="tmp_191_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="10" slack="1"/>
<pin id="1202" dir="0" index="1" bw="10" slack="0"/>
<pin id="1203" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_191/39 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="grp_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="11" slack="0"/>
<pin id="1207" dir="0" index="1" bw="11" slack="0"/>
<pin id="1208" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_192/39 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="tmp_214_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="16" slack="1"/>
<pin id="1213" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_214/39 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="b_assign_1_cast_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="8" slack="0"/>
<pin id="1218" dir="0" index="2" bw="8" slack="0"/>
<pin id="1219" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_assign_1_cast/39 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_195_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="11" slack="0"/>
<pin id="1225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195/53 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="tmp_196_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="10" slack="15"/>
<pin id="1230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196/54 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="exitcond_i1_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="11" slack="0"/>
<pin id="1235" dir="0" index="1" bw="11" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/55 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="i_18_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="11" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/55 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_215_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="0"/>
<pin id="1247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_215/55 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="adjSize_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="10" slack="0"/>
<pin id="1251" dir="0" index="1" bw="11" slack="0"/>
<pin id="1252" dir="0" index="2" bw="1" slack="0"/>
<pin id="1253" dir="0" index="3" bw="5" slack="0"/>
<pin id="1254" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="adjSize/55 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="adjSize340_cast_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="10" slack="0"/>
<pin id="1261" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize340_cast/55 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="mem_index_gep_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="16" slack="0"/>
<pin id="1265" dir="0" index="1" bw="10" slack="0"/>
<pin id="1266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep/55 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_216_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_216/55 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="addrCmp_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="0"/>
<pin id="1275" dir="0" index="1" bw="16" slack="0"/>
<pin id="1276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp/55 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="gepindex_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="9" slack="0"/>
<pin id="1281" dir="0" index="1" bw="10" slack="0"/>
<pin id="1282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex/55 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="gepindex2_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="10" slack="0"/>
<pin id="1288" dir="0" index="2" bw="10" slack="0"/>
<pin id="1289" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex2/55 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="gepindex2_cast_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="10" slack="0"/>
<pin id="1295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/55 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="mem_index_gep1_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="16" slack="0"/>
<pin id="1300" dir="0" index="1" bw="10" slack="0"/>
<pin id="1301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep1/55 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_234_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="16" slack="0"/>
<pin id="1306" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_234/55 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="addrCmp1_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="16" slack="0"/>
<pin id="1310" dir="0" index="1" bw="16" slack="0"/>
<pin id="1311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp1/55 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="gepindex1_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="0"/>
<pin id="1316" dir="0" index="1" bw="10" slack="0"/>
<pin id="1317" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex1/55 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="gepindex3_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="0"/>
<pin id="1322" dir="0" index="1" bw="10" slack="0"/>
<pin id="1323" dir="0" index="2" bw="10" slack="0"/>
<pin id="1324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex3/55 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="gepindex2371_cast_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="10" slack="0"/>
<pin id="1330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2371_cast/55 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="k_4_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="15" slack="0"/>
<pin id="1335" dir="0" index="1" bw="16" slack="2"/>
<pin id="1336" dir="0" index="2" bw="1" slack="0"/>
<pin id="1337" dir="0" index="3" bw="5" slack="0"/>
<pin id="1338" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_4/55 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="k_5_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="15" slack="0"/>
<pin id="1345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_5/55 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="start_pos_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="4" slack="0"/>
<pin id="1349" dir="0" index="1" bw="1" slack="1"/>
<pin id="1350" dir="0" index="2" bw="1" slack="0"/>
<pin id="1351" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/56 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="end_pos_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="4" slack="0"/>
<pin id="1357" dir="0" index="1" bw="4" slack="0"/>
<pin id="1358" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/56 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="tmp_218_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="4" slack="0"/>
<pin id="1364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_218/56 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="tmp_219_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="4" slack="0"/>
<pin id="1368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_219/56 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_220_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="0"/>
<pin id="1372" dir="0" index="1" bw="16" slack="0"/>
<pin id="1373" dir="0" index="2" bw="5" slack="0"/>
<pin id="1374" dir="0" index="3" bw="1" slack="0"/>
<pin id="1375" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_220/56 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="tmp_221_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="4" slack="0"/>
<pin id="1382" dir="0" index="1" bw="4" slack="0"/>
<pin id="1383" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_221/56 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="tmp_222_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="5" slack="0"/>
<pin id="1388" dir="0" index="1" bw="5" slack="0"/>
<pin id="1389" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_222/56 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="tmp_223_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="4" slack="0"/>
<pin id="1394" dir="0" index="1" bw="4" slack="0"/>
<pin id="1395" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_223/56 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="tmp_224_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="0"/>
<pin id="1400" dir="0" index="1" bw="5" slack="0"/>
<pin id="1401" dir="0" index="2" bw="5" slack="0"/>
<pin id="1402" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_224/56 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_225_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="0" index="1" bw="16" slack="0"/>
<pin id="1409" dir="0" index="2" bw="16" slack="0"/>
<pin id="1410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_225/56 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="tmp_226_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="0"/>
<pin id="1416" dir="0" index="1" bw="5" slack="0"/>
<pin id="1417" dir="0" index="2" bw="5" slack="0"/>
<pin id="1418" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_226/56 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="tmp_227_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="5" slack="0"/>
<pin id="1424" dir="0" index="1" bw="5" slack="0"/>
<pin id="1425" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_227/56 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="tmp_228_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="5" slack="0"/>
<pin id="1430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228/56 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="tmp_230_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="16" slack="0"/>
<pin id="1434" dir="0" index="1" bw="5" slack="0"/>
<pin id="1435" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_230/56 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="tmp_235_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="4" slack="0"/>
<pin id="1440" dir="0" index="1" bw="4" slack="0"/>
<pin id="1441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_235/56 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="tmp_236_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="4" slack="0"/>
<pin id="1446" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_236/56 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="tmp_237_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="4" slack="0"/>
<pin id="1450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_237/56 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="tmp_238_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="16" slack="0"/>
<pin id="1454" dir="0" index="1" bw="16" slack="0"/>
<pin id="1455" dir="0" index="2" bw="5" slack="0"/>
<pin id="1456" dir="0" index="3" bw="1" slack="0"/>
<pin id="1457" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_238/56 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="tmp_239_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="4" slack="0"/>
<pin id="1464" dir="0" index="1" bw="4" slack="0"/>
<pin id="1465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_239/56 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="tmp_240_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="5" slack="0"/>
<pin id="1470" dir="0" index="1" bw="5" slack="0"/>
<pin id="1471" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_240/56 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="tmp_241_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="4" slack="0"/>
<pin id="1476" dir="0" index="1" bw="4" slack="0"/>
<pin id="1477" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_241/56 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="tmp_242_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="0"/>
<pin id="1482" dir="0" index="1" bw="5" slack="0"/>
<pin id="1483" dir="0" index="2" bw="5" slack="0"/>
<pin id="1484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_242/56 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="tmp_243_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="0"/>
<pin id="1490" dir="0" index="1" bw="16" slack="0"/>
<pin id="1491" dir="0" index="2" bw="16" slack="0"/>
<pin id="1492" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_243/56 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="tmp_244_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="0"/>
<pin id="1498" dir="0" index="1" bw="5" slack="0"/>
<pin id="1499" dir="0" index="2" bw="5" slack="0"/>
<pin id="1500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_244/56 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="tmp_245_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="5" slack="0"/>
<pin id="1506" dir="0" index="1" bw="5" slack="0"/>
<pin id="1507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_245/56 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="tmp_246_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="5" slack="0"/>
<pin id="1512" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_246/56 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="tmp_247_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="5" slack="0"/>
<pin id="1516" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_247/56 "/>
</bind>
</comp>

<comp id="1518" class="1004" name="tmp_248_fu_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="16" slack="0"/>
<pin id="1520" dir="0" index="1" bw="5" slack="0"/>
<pin id="1521" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_248/56 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="tmp_249_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="0"/>
<pin id="1526" dir="0" index="1" bw="5" slack="0"/>
<pin id="1527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_249/56 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp_250_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="16" slack="0"/>
<pin id="1532" dir="0" index="1" bw="16" slack="0"/>
<pin id="1533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_250/56 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp_251_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="0"/>
<pin id="1538" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_251/56 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="tmp_229_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="5" slack="1"/>
<pin id="1542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_229/57 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="tmp_231_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="0" index="1" bw="5" slack="0"/>
<pin id="1546" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_231/57 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="tmp_232_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="1"/>
<pin id="1551" dir="0" index="1" bw="16" slack="0"/>
<pin id="1552" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_232/57 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="tmp_233_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="0"/>
<pin id="1556" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_233/57 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="tmp_i1_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="8" slack="1"/>
<pin id="1560" dir="0" index="1" bw="8" slack="0"/>
<pin id="1561" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i1/57 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="tmp_i1_53_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="8" slack="0"/>
<pin id="1565" dir="0" index="1" bw="8" slack="3"/>
<pin id="1566" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i1_53/57 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="tmp_311_i_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="1"/>
<pin id="1570" dir="0" index="1" bw="8" slack="0"/>
<pin id="1571" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_311_i/57 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="tmp_253_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="4" slack="1"/>
<pin id="1575" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_253/57 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="tmp_254_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="4" slack="1"/>
<pin id="1578" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_254/57 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="tmp_255_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="8" slack="0"/>
<pin id="1581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_255/57 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="tmp_256_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="5" slack="0"/>
<pin id="1585" dir="0" index="1" bw="5" slack="0"/>
<pin id="1586" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_256/57 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="tmp_257_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="0"/>
<pin id="1591" dir="0" index="1" bw="5" slack="0"/>
<pin id="1592" dir="0" index="2" bw="5" slack="0"/>
<pin id="1593" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_257/57 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="tmp_258_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="5" slack="0"/>
<pin id="1600" dir="0" index="2" bw="5" slack="0"/>
<pin id="1601" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_258/57 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="tmp_259_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="0"/>
<pin id="1607" dir="0" index="1" bw="5" slack="0"/>
<pin id="1608" dir="0" index="2" bw="5" slack="0"/>
<pin id="1609" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_259/57 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="tmp_260_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="5" slack="0"/>
<pin id="1615" dir="0" index="1" bw="5" slack="0"/>
<pin id="1616" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_260/57 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="tmp_261_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="5" slack="0"/>
<pin id="1621" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_261/57 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="tmp_262_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="4" slack="0"/>
<pin id="1625" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_262/57 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="tmp_263_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="5" slack="0"/>
<pin id="1629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_263/57 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="tmp_264_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="8" slack="0"/>
<pin id="1633" dir="0" index="1" bw="5" slack="0"/>
<pin id="1634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_264/57 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="tmp_265_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="16" slack="0"/>
<pin id="1639" dir="0" index="1" bw="16" slack="0"/>
<pin id="1640" dir="0" index="2" bw="5" slack="0"/>
<pin id="1641" dir="0" index="3" bw="1" slack="0"/>
<pin id="1642" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_265/57 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="tmp_266_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="0"/>
<pin id="1649" dir="0" index="1" bw="16" slack="0"/>
<pin id="1650" dir="0" index="2" bw="16" slack="0"/>
<pin id="1651" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_266/57 "/>
</bind>
</comp>

<comp id="1655" class="1004" name="tmp_267_fu_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="1" slack="0"/>
<pin id="1657" dir="0" index="1" bw="4" slack="0"/>
<pin id="1658" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_267/57 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="tmp_268_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="1" slack="0"/>
<pin id="1663" dir="0" index="1" bw="5" slack="0"/>
<pin id="1664" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_268/57 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="p_demorgan_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="16" slack="0"/>
<pin id="1669" dir="0" index="1" bw="16" slack="0"/>
<pin id="1670" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/57 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="tmp_269_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="16" slack="0"/>
<pin id="1675" dir="0" index="1" bw="16" slack="0"/>
<pin id="1676" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_269/57 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="tmp_270_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="1" slack="2"/>
<pin id="1682" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_270/57 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="mask_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="0"/>
<pin id="1685" dir="0" index="1" bw="1" slack="0"/>
<pin id="1686" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask/57 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="exitcond_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="10" slack="0"/>
<pin id="1692" dir="0" index="1" bw="10" slack="0"/>
<pin id="1693" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/58 "/>
</bind>
</comp>

<comp id="1696" class="1004" name="i_16_fu_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="10" slack="0"/>
<pin id="1698" dir="0" index="1" bw="1" slack="0"/>
<pin id="1699" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/58 "/>
</bind>
</comp>

<comp id="1702" class="1004" name="tmp_188_fu_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="10" slack="0"/>
<pin id="1704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_188/58 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="tmp_213_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="16" slack="0"/>
<pin id="1709" dir="0" index="1" bw="1" slack="0"/>
<pin id="1710" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_213/59 "/>
</bind>
</comp>

<comp id="1713" class="1004" name="tmp_189_fu_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="16" slack="0"/>
<pin id="1715" dir="0" index="1" bw="16" slack="0"/>
<pin id="1716" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_189/59 "/>
</bind>
</comp>

<comp id="1719" class="1007" name="tmp_175_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="16" slack="1"/>
<pin id="1721" dir="0" index="1" bw="16" slack="1"/>
<pin id="1722" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_175/9 "/>
</bind>
</comp>

<comp id="1725" class="1007" name="grp_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="16" slack="1"/>
<pin id="1727" dir="0" index="1" bw="16" slack="3"/>
<pin id="1728" dir="0" index="2" bw="16" slack="0"/>
<pin id="1729" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_198/18 tmp_199/18 "/>
</bind>
</comp>

<comp id="1732" class="1007" name="grp_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="16" slack="1"/>
<pin id="1734" dir="0" index="1" bw="16" slack="4"/>
<pin id="1735" dir="0" index="2" bw="16" slack="0"/>
<pin id="1736" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_202/23 tmp_203/23 "/>
</bind>
</comp>

<comp id="1738" class="1007" name="tmp_180_fu_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="16" slack="3"/>
<pin id="1740" dir="0" index="1" bw="16" slack="1"/>
<pin id="1741" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_180/35 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="i_11_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="10" slack="0"/>
<pin id="1748" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="1754" class="1005" name="i_12_reg_1754">
<pin_list>
<pin id="1755" dir="0" index="0" bw="10" slack="0"/>
<pin id="1756" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="i_13_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="10" slack="0"/>
<pin id="1764" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="tmp_172_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="64" slack="1"/>
<pin id="1769" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_172 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="a_coeffs_addr_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="10" slack="1"/>
<pin id="1774" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1780" class="1005" name="i_14_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="10" slack="0"/>
<pin id="1782" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="g_coeffs_addr_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="10" slack="1"/>
<pin id="1787" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr "/>
</bind>
</comp>

<comp id="1790" class="1005" name="temp_r_coeffs_addr_1_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="10" slack="1"/>
<pin id="1792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="temp_r_coeffs_addr_2_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="10" slack="10"/>
<pin id="1797" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="c_coeffs_addr_1_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="10" slack="12"/>
<pin id="1802" dir="1" index="1" bw="10" slack="12"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="j_5_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="11" slack="0"/>
<pin id="1810" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="1813" class="1005" name="tmp_175_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="16" slack="1"/>
<pin id="1815" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_175 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="tmp_210_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="1" slack="1"/>
<pin id="1820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="tmp_211_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="1" slack="1"/>
<pin id="1825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_211 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="tmp_229_cast_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="2"/>
<pin id="1830" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_229_cast "/>
</bind>
</comp>

<comp id="1833" class="1005" name="tmp_212_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="1" slack="2"/>
<pin id="1835" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_212 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="tmp_178_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="16" slack="7"/>
<pin id="1840" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_178 "/>
</bind>
</comp>

<comp id="1843" class="1005" name="tmp_232_cast_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="11" slack="7"/>
<pin id="1845" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="tmp_232_cast "/>
</bind>
</comp>

<comp id="1848" class="1005" name="tmp_i3_cast_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="16" slack="2"/>
<pin id="1850" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i3_cast "/>
</bind>
</comp>

<comp id="1857" class="1005" name="i_9_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="10" slack="0"/>
<pin id="1859" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="temp_r_coeffs_addr_3_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="10" slack="1"/>
<pin id="1864" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="g_coeffs_addr_2_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="10" slack="1"/>
<pin id="1869" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1875" class="1005" name="i_10_reg_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="10" slack="0"/>
<pin id="1877" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="b_coeffs_addr_3_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="10" slack="1"/>
<pin id="1882" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1885" class="1005" name="c_coeffs_addr_2_reg_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="10" slack="1"/>
<pin id="1887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1890" class="1005" name="degf_1_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="16" slack="5"/>
<pin id="1892" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="degf_1 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="degg_1_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="16" slack="1"/>
<pin id="1897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degg_1 "/>
</bind>
</comp>

<comp id="1900" class="1005" name="tmp_187_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="16" slack="3"/>
<pin id="1902" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_187 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="i_17_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="10" slack="0"/>
<pin id="1911" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="temp_r_coeffs_addr_5_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="10" slack="1"/>
<pin id="1916" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="g_coeffs_addr_3_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="10" slack="1"/>
<pin id="1921" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="g_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="tmp_199_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="16" slack="1"/>
<pin id="1926" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_199 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="i_19_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="10" slack="0"/>
<pin id="1934" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="b_coeffs_addr_4_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="10" slack="1"/>
<pin id="1939" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1942" class="1005" name="c_coeffs_addr_3_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="10" slack="1"/>
<pin id="1944" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="1947" class="1005" name="tmp_i_reg_1947">
<pin_list>
<pin id="1948" dir="0" index="0" bw="1" slack="2"/>
<pin id="1949" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1952" class="1005" name="c_coeffs_load_2_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="16" slack="1"/>
<pin id="1954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_load_2 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="tmp_203_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="16" slack="1"/>
<pin id="1959" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_203 "/>
</bind>
</comp>

<comp id="1965" class="1005" name="temp_r_coeffs_addr_6_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="10" slack="1"/>
<pin id="1967" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_6 "/>
</bind>
</comp>

<comp id="1970" class="1005" name="temp_r_coeffs_addr_7_reg_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="10" slack="1"/>
<pin id="1972" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="1975" class="1005" name="i_21_reg_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="10" slack="0"/>
<pin id="1977" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1980" class="1005" name="tmp_i_47_reg_1980">
<pin_list>
<pin id="1981" dir="0" index="0" bw="16" slack="2"/>
<pin id="1982" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_47 "/>
</bind>
</comp>

<comp id="1988" class="1005" name="c_coeffs_addr_4_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="10" slack="1"/>
<pin id="1990" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="c_coeffs_addr_5_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="10" slack="1"/>
<pin id="1995" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="i_22_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="10" slack="0"/>
<pin id="2000" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="degf_2_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="16" slack="1"/>
<pin id="2005" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="degf_2 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="k_3_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="11" slack="1"/>
<pin id="2010" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="tmp_271_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="1" slack="1"/>
<pin id="2015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_271 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="k_2_cast_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="16" slack="2"/>
<pin id="2020" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="k_2_cast "/>
</bind>
</comp>

<comp id="2026" class="1005" name="i_15_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="10" slack="0"/>
<pin id="2028" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="tmp_179_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="64" slack="4"/>
<pin id="2033" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_179 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="b_coeffs_addr_2_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="10" slack="1"/>
<pin id="2038" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="2041" class="1005" name="b_coeffs_load_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="16" slack="1"/>
<pin id="2043" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_coeffs_load "/>
</bind>
</comp>

<comp id="2046" class="1005" name="tmp_180_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="16" slack="1"/>
<pin id="2048" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="i_20_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="4" slack="0"/>
<pin id="2056" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="2059" class="1005" name="tmp_210_cast_reg_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="11" slack="1"/>
<pin id="2061" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210_cast "/>
</bind>
</comp>

<comp id="2064" class="1005" name="r_coeffs_addr_7_reg_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="10" slack="1"/>
<pin id="2066" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_7 "/>
</bind>
</comp>

<comp id="2072" class="1005" name="j_6_reg_2072">
<pin_list>
<pin id="2073" dir="0" index="0" bw="10" slack="0"/>
<pin id="2074" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="2077" class="1005" name="tmp_191_reg_2077">
<pin_list>
<pin id="2078" dir="0" index="0" bw="11" slack="1"/>
<pin id="2079" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_191 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="b_assign_1_cast_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="8" slack="3"/>
<pin id="2084" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_assign_1_cast "/>
</bind>
</comp>

<comp id="2087" class="1005" name="r_coeffs_addr_9_reg_2087">
<pin_list>
<pin id="2088" dir="0" index="0" bw="10" slack="1"/>
<pin id="2089" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_9 "/>
</bind>
</comp>

<comp id="2095" class="1005" name="i_18_reg_2095">
<pin_list>
<pin id="2096" dir="0" index="0" bw="11" slack="0"/>
<pin id="2097" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="2100" class="1005" name="tmp_215_reg_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="1" slack="1"/>
<pin id="2102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_215 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="temp_r_coeffs_addr_8_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="10" slack="1"/>
<pin id="2108" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp_r_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="r_coeffs_addr_10_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="10" slack="1"/>
<pin id="2113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_10 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="k_5_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="16" slack="1"/>
<pin id="2118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="start_pos_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="4" slack="1"/>
<pin id="2123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="start_pos "/>
</bind>
</comp>

<comp id="2127" class="1005" name="end_pos_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="4" slack="1"/>
<pin id="2129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="end_pos "/>
</bind>
</comp>

<comp id="2133" class="1005" name="tmp_227_reg_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="5" slack="1"/>
<pin id="2135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227 "/>
</bind>
</comp>

<comp id="2138" class="1005" name="tmp_230_reg_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="16" slack="1"/>
<pin id="2140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_230 "/>
</bind>
</comp>

<comp id="2143" class="1005" name="tmp_251_reg_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="8" slack="1"/>
<pin id="2145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_251 "/>
</bind>
</comp>

<comp id="2152" class="1005" name="i_16_reg_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="10" slack="0"/>
<pin id="2154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="2157" class="1005" name="r_coeffs_addr_8_reg_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="10" slack="1"/>
<pin id="2159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_8 "/>
</bind>
</comp>

<comp id="2163" class="1005" name="tmp_189_reg_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="16" slack="1"/>
<pin id="2165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_189 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="174" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="248" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="300"><net_src comp="14" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="295" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="302" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="314"><net_src comp="14" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="340"><net_src comp="0" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="330" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="371"><net_src comp="0" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="374" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="26" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="481" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="20" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="500" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="514"><net_src comp="20" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="20" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="6" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="547"><net_src comp="6" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="20" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="575"><net_src comp="569" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="20" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="598"><net_src comp="591" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="602"><net_src comp="26" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="20" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="36" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="633"><net_src comp="199" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="186" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="621" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="330" pin=5"/></net>

<net id="650"><net_src comp="390" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="8" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="390" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="661"><net_src comp="390" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="6" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="401" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="8" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="401" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="6" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="401" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="684"><net_src comp="412" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="8" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="412" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="6" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="412" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="701"><net_src comp="423" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="8" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="423" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="6" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="423" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="718"><net_src comp="470" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="30" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="470" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="34" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="18" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="731"><net_src comp="726" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="735"><net_src comp="621" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="741"><net_src comp="38" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="621" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="40" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="751"><net_src comp="442" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="430" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="748" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="42" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="756" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="44" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="477" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="477" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="744" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="477" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="762" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="46" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="16" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="493" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="8" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="493" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="6" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="493" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="820"><net_src comp="199" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="186" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="831"><net_src comp="186" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="822" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="833"><net_src comp="827" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="838"><net_src comp="199" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="822" pin="2"/><net_sink comp="834" pin=1"/></net>

<net id="840"><net_src comp="834" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="845"><net_src comp="504" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="8" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="504" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="6" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="504" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="863"><net_src comp="442" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="430" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="477" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="46" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="16" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="859" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="875" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="442" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="883" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="430" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="477" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="46" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="16" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="913"><net_src comp="638" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="901" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="160" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="138" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="138" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="921" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="926" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="937"><net_src comp="160" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="921" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="939"><net_src comp="933" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="944"><net_src comp="515" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="8" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="515" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="6" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="955"><net_src comp="515" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="962"><net_src comp="526" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="8" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="526" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="6" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="526" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="980"><net_src comp="477" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="28" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="537" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="8" pin="0"/><net_sink comp="982" pin=1"/></net>

<net id="991"><net_src comp="537" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="997"><net_src comp="537" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="48" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1008"><net_src comp="537" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="6" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="477" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="186" pin="3"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="186" pin="3"/><net_sink comp="1010" pin=2"/></net>

<net id="1018"><net_src comp="1010" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="1024"><net_src comp="46" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="16" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1030"><net_src comp="186" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1019" pin="3"/><net_sink comp="1026" pin=1"/></net>

<net id="1032"><net_src comp="1026" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="1037"><net_src comp="548" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="8" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="50" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="548" pin="4"/><net_sink comp="1039" pin=1"/></net>

<net id="1048"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1054"><net_src comp="8" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="548" pin="4"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1065"><net_src comp="548" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="6" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1075"><net_src comp="454" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="16" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1067" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1087"><net_src comp="38" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="44" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1095"><net_src comp="477" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="160" pin="3"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="160" pin="3"/><net_sink comp="1090" pin=2"/></net>

<net id="1098"><net_src comp="1090" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="1103"><net_src comp="160" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="1108"><net_src comp="454" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="52" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="454" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1120"><net_src comp="54" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1109" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="56" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1128"><net_src comp="1115" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1129"><net_src comp="58" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1130"><net_src comp="60" pin="0"/><net_sink comp="1123" pin=2"/></net>

<net id="1135"><net_src comp="1105" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1123" pin="3"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="559" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="8" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="559" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="6" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="559" pin="4"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1161"><net_src comp="580" pin="4"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="580" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="68" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="580" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="72" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="6" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1158" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1183"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="591" pin="4"/><net_sink comp="1184" pin=0"/></net>

<net id="1192"><net_src comp="591" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="8" pin="0"/><net_sink comp="1188" pin=1"/></net>

<net id="1198"><net_src comp="591" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="6" pin="0"/><net_sink comp="1194" pin=1"/></net>

<net id="1204"><net_src comp="1184" pin="1"/><net_sink comp="1200" pin=1"/></net>

<net id="1209"><net_src comp="1200" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="74" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1214"><net_src comp="566" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1220"><net_src comp="1211" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="76" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1222"><net_src comp="78" pin="0"/><net_sink comp="1215" pin=2"/></net>

<net id="1226"><net_src comp="1205" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1231"><net_src comp="587" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1237"><net_src comp="603" pin="4"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="80" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="603" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="34" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1248"><net_src comp="603" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1255"><net_src comp="84" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="603" pin="4"/><net_sink comp="1249" pin=1"/></net>

<net id="1257"><net_src comp="40" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1258"><net_src comp="56" pin="0"/><net_sink comp="1249" pin=3"/></net>

<net id="1262"><net_src comp="1249" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1267"><net_src comp="86" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="1259" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1272"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1277"><net_src comp="1263" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="88" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="90" pin="0"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1269" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1290"><net_src comp="1273" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="50" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1296"><net_src comp="1285" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1302"><net_src comp="92" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="1259" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1307"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1312"><net_src comp="1298" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="94" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="96" pin="0"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="1304" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1325"><net_src comp="1308" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1326"><net_src comp="1314" pin="2"/><net_sink comp="1320" pin=1"/></net>

<net id="1327"><net_src comp="50" pin="0"/><net_sink comp="1320" pin=2"/></net>

<net id="1331"><net_src comp="1320" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1339"><net_src comp="98" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1340"><net_src comp="566" pin="1"/><net_sink comp="1333" pin=1"/></net>

<net id="1341"><net_src comp="40" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1342"><net_src comp="44" pin="0"/><net_sink comp="1333" pin=3"/></net>

<net id="1346"><net_src comp="1333" pin="4"/><net_sink comp="1343" pin=0"/></net>

<net id="1352"><net_src comp="100" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1353"><net_src comp="102" pin="0"/><net_sink comp="1347" pin=2"/></net>

<net id="1354"><net_src comp="1347" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="1359"><net_src comp="1347" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="104" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1361"><net_src comp="1355" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="1365"><net_src comp="1347" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1369"><net_src comp="1355" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1376"><net_src comp="106" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1377"><net_src comp="186" pin="3"/><net_sink comp="1370" pin=1"/></net>

<net id="1378"><net_src comp="44" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1379"><net_src comp="108" pin="0"/><net_sink comp="1370" pin=3"/></net>

<net id="1384"><net_src comp="1362" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1366" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="1362" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="110" pin="0"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="1366" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="1362" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1403"><net_src comp="626" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="1380" pin="2"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="1392" pin="2"/><net_sink comp="1398" pin=2"/></net>

<net id="1411"><net_src comp="626" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1412"><net_src comp="1370" pin="4"/><net_sink comp="1406" pin=1"/></net>

<net id="1413"><net_src comp="186" pin="3"/><net_sink comp="1406" pin=2"/></net>

<net id="1419"><net_src comp="626" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1420"><net_src comp="1386" pin="2"/><net_sink comp="1414" pin=1"/></net>

<net id="1421"><net_src comp="1362" pin="1"/><net_sink comp="1414" pin=2"/></net>

<net id="1426"><net_src comp="110" pin="0"/><net_sink comp="1422" pin=0"/></net>

<net id="1427"><net_src comp="1398" pin="3"/><net_sink comp="1422" pin=1"/></net>

<net id="1431"><net_src comp="1414" pin="3"/><net_sink comp="1428" pin=0"/></net>

<net id="1436"><net_src comp="1406" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1437"><net_src comp="1428" pin="1"/><net_sink comp="1432" pin=1"/></net>

<net id="1442"><net_src comp="1347" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="1355" pin="2"/><net_sink comp="1438" pin=1"/></net>

<net id="1447"><net_src comp="1347" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1451"><net_src comp="1355" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1458"><net_src comp="106" pin="0"/><net_sink comp="1452" pin=0"/></net>

<net id="1459"><net_src comp="330" pin="3"/><net_sink comp="1452" pin=1"/></net>

<net id="1460"><net_src comp="44" pin="0"/><net_sink comp="1452" pin=2"/></net>

<net id="1461"><net_src comp="108" pin="0"/><net_sink comp="1452" pin=3"/></net>

<net id="1466"><net_src comp="1444" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="1448" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1472"><net_src comp="1444" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="110" pin="0"/><net_sink comp="1468" pin=1"/></net>

<net id="1478"><net_src comp="1448" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="1444" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1485"><net_src comp="1438" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1486"><net_src comp="1462" pin="2"/><net_sink comp="1480" pin=1"/></net>

<net id="1487"><net_src comp="1474" pin="2"/><net_sink comp="1480" pin=2"/></net>

<net id="1493"><net_src comp="1438" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1494"><net_src comp="1452" pin="4"/><net_sink comp="1488" pin=1"/></net>

<net id="1495"><net_src comp="330" pin="3"/><net_sink comp="1488" pin=2"/></net>

<net id="1501"><net_src comp="1438" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1502"><net_src comp="1468" pin="2"/><net_sink comp="1496" pin=1"/></net>

<net id="1503"><net_src comp="1444" pin="1"/><net_sink comp="1496" pin=2"/></net>

<net id="1508"><net_src comp="110" pin="0"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="1480" pin="3"/><net_sink comp="1504" pin=1"/></net>

<net id="1513"><net_src comp="1496" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="1504" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1522"><net_src comp="1488" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1523"><net_src comp="1510" pin="1"/><net_sink comp="1518" pin=1"/></net>

<net id="1528"><net_src comp="46" pin="0"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="1514" pin="1"/><net_sink comp="1524" pin=1"/></net>

<net id="1534"><net_src comp="1518" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="1524" pin="2"/><net_sink comp="1530" pin=1"/></net>

<net id="1539"><net_src comp="1530" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1547"><net_src comp="46" pin="0"/><net_sink comp="1543" pin=0"/></net>

<net id="1548"><net_src comp="1540" pin="1"/><net_sink comp="1543" pin=1"/></net>

<net id="1553"><net_src comp="1543" pin="2"/><net_sink comp="1549" pin=1"/></net>

<net id="1557"><net_src comp="1549" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1562"><net_src comp="1554" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="1567"><net_src comp="1558" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1572"><net_src comp="1563" pin="2"/><net_sink comp="1568" pin=1"/></net>

<net id="1582"><net_src comp="1568" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1587"><net_src comp="1573" pin="1"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="110" pin="0"/><net_sink comp="1583" pin=1"/></net>

<net id="1594"><net_src comp="626" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1595"><net_src comp="1573" pin="1"/><net_sink comp="1589" pin=1"/></net>

<net id="1596"><net_src comp="1576" pin="1"/><net_sink comp="1589" pin=2"/></net>

<net id="1602"><net_src comp="626" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1603"><net_src comp="1576" pin="1"/><net_sink comp="1597" pin=1"/></net>

<net id="1604"><net_src comp="1573" pin="1"/><net_sink comp="1597" pin=2"/></net>

<net id="1610"><net_src comp="626" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1583" pin="2"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="1573" pin="1"/><net_sink comp="1605" pin=2"/></net>

<net id="1617"><net_src comp="1589" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="110" pin="0"/><net_sink comp="1613" pin=1"/></net>

<net id="1622"><net_src comp="1605" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1626"><net_src comp="1597" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1630"><net_src comp="1613" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1635"><net_src comp="1579" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1636"><net_src comp="1619" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="1643"><net_src comp="106" pin="0"/><net_sink comp="1637" pin=0"/></net>

<net id="1644"><net_src comp="1631" pin="2"/><net_sink comp="1637" pin=1"/></net>

<net id="1645"><net_src comp="44" pin="0"/><net_sink comp="1637" pin=2"/></net>

<net id="1646"><net_src comp="108" pin="0"/><net_sink comp="1637" pin=3"/></net>

<net id="1652"><net_src comp="626" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1653"><net_src comp="1637" pin="4"/><net_sink comp="1647" pin=1"/></net>

<net id="1654"><net_src comp="1631" pin="2"/><net_sink comp="1647" pin=2"/></net>

<net id="1659"><net_src comp="46" pin="0"/><net_sink comp="1655" pin=0"/></net>

<net id="1660"><net_src comp="1623" pin="1"/><net_sink comp="1655" pin=1"/></net>

<net id="1665"><net_src comp="46" pin="0"/><net_sink comp="1661" pin=0"/></net>

<net id="1666"><net_src comp="1627" pin="1"/><net_sink comp="1661" pin=1"/></net>

<net id="1671"><net_src comp="1655" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1672"><net_src comp="1661" pin="2"/><net_sink comp="1667" pin=1"/></net>

<net id="1677"><net_src comp="1647" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1678"><net_src comp="1667" pin="2"/><net_sink comp="1673" pin=1"/></net>

<net id="1679"><net_src comp="1673" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="1687"><net_src comp="114" pin="0"/><net_sink comp="1683" pin=0"/></net>

<net id="1688"><net_src comp="1680" pin="1"/><net_sink comp="1683" pin=1"/></net>

<net id="1689"><net_src comp="1683" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="1694"><net_src comp="614" pin="4"/><net_sink comp="1690" pin=0"/></net>

<net id="1695"><net_src comp="8" pin="0"/><net_sink comp="1690" pin=1"/></net>

<net id="1700"><net_src comp="614" pin="4"/><net_sink comp="1696" pin=0"/></net>

<net id="1701"><net_src comp="6" pin="0"/><net_sink comp="1696" pin=1"/></net>

<net id="1705"><net_src comp="614" pin="4"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1711"><net_src comp="330" pin="7"/><net_sink comp="1707" pin=0"/></net>

<net id="1712"><net_src comp="18" pin="0"/><net_sink comp="1707" pin=1"/></net>

<net id="1717"><net_src comp="330" pin="3"/><net_sink comp="1713" pin=0"/></net>

<net id="1718"><net_src comp="1707" pin="2"/><net_sink comp="1713" pin=1"/></net>

<net id="1723"><net_src comp="634" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1724"><net_src comp="630" pin="1"/><net_sink comp="1719" pin=1"/></net>

<net id="1730"><net_src comp="630" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1731"><net_src comp="186" pin="3"/><net_sink comp="1725" pin=2"/></net>

<net id="1737"><net_src comp="138" pin="3"/><net_sink comp="1732" pin=2"/></net>

<net id="1742"><net_src comp="634" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1749"><net_src comp="657" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1757"><net_src comp="669" pin="2"/><net_sink comp="1754" pin=0"/></net>

<net id="1758"><net_src comp="1754" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1765"><net_src comp="686" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1770"><net_src comp="692" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1775"><net_src comp="167" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1783"><net_src comp="703" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1788"><net_src comp="206" pin="3"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1793"><net_src comp="213" pin="3"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1798"><net_src comp="220" pin="3"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1803"><net_src comp="227" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1811"><net_src comp="720" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1816"><net_src comp="1719" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1821"><net_src comp="732" pin="1"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1826"><net_src comp="736" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1831"><net_src comp="744" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1836"><net_src comp="762" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1841"><net_src comp="770" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1846"><net_src comp="774" pin="1"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1851"><net_src comp="790" pin="3"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1853"><net_src comp="1848" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1860"><net_src comp="804" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1865"><net_src comp="234" pin="3"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1870"><net_src comp="241" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1878"><net_src comp="847" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1879"><net_src comp="1875" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1883"><net_src comp="248" pin="3"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1888"><net_src comp="255" pin="3"/><net_sink comp="1885" pin=0"/></net>

<net id="1889"><net_src comp="1885" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1893"><net_src comp="889" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1898"><net_src comp="895" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1903"><net_src comp="909" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="1732" pin=1"/></net>

<net id="1912"><net_src comp="946" pin="2"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="1917"><net_src comp="262" pin="3"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1922"><net_src comp="268" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1927"><net_src comp="1725" pin="3"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1935"><net_src comp="964" pin="2"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1940"><net_src comp="275" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1945"><net_src comp="281" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1950"><net_src comp="976" pin="2"/><net_sink comp="1947" pin=0"/></net>

<net id="1951"><net_src comp="1947" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1955"><net_src comp="160" pin="3"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1732" pin=0"/></net>

<net id="1960"><net_src comp="1732" pin="3"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1968"><net_src comp="288" pin="3"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1973"><net_src comp="295" pin="3"/><net_sink comp="1970" pin=0"/></net>

<net id="1974"><net_src comp="1970" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1978"><net_src comp="1004" pin="2"/><net_sink comp="1975" pin=0"/></net>

<net id="1979"><net_src comp="1975" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1983"><net_src comp="1019" pin="3"/><net_sink comp="1980" pin=0"/></net>

<net id="1984"><net_src comp="1980" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1991"><net_src comp="302" pin="3"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1996"><net_src comp="309" pin="3"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="2001"><net_src comp="1061" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="2006"><net_src comp="1067" pin="2"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="2011"><net_src comp="1071" pin="2"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="2016"><net_src comp="1082" pin="3"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2021"><net_src comp="1137" pin="1"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="2029"><net_src comp="1147" pin="2"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="2034"><net_src comp="1153" pin="1"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="2039"><net_src comp="316" pin="3"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="2044"><net_src comp="138" pin="3"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="1738" pin=1"/></net>

<net id="2049"><net_src comp="1738" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="2057"><net_src comp="1168" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2058"><net_src comp="2054" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="2062"><net_src comp="1180" pin="1"/><net_sink comp="2059" pin=0"/></net>

<net id="2063"><net_src comp="2059" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="2067"><net_src comp="335" pin="3"/><net_sink comp="2064" pin=0"/></net>

<net id="2068"><net_src comp="2064" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="2075"><net_src comp="1194" pin="2"/><net_sink comp="2072" pin=0"/></net>

<net id="2076"><net_src comp="2072" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="2080"><net_src comp="1200" pin="2"/><net_sink comp="2077" pin=0"/></net>

<net id="2081"><net_src comp="2077" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="2085"><net_src comp="1215" pin="3"/><net_sink comp="2082" pin=0"/></net>

<net id="2086"><net_src comp="2082" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="2090"><net_src comp="343" pin="3"/><net_sink comp="2087" pin=0"/></net>

<net id="2091"><net_src comp="2087" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="2098"><net_src comp="1239" pin="2"/><net_sink comp="2095" pin=0"/></net>

<net id="2099"><net_src comp="2095" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="2103"><net_src comp="1245" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2104"><net_src comp="2100" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="2105"><net_src comp="2100" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="2109"><net_src comp="359" pin="3"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="2114"><net_src comp="366" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="2119"><net_src comp="1343" pin="1"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="2124"><net_src comp="1347" pin="3"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="2126"><net_src comp="2121" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="2130"><net_src comp="1355" pin="2"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="2132"><net_src comp="2127" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="2136"><net_src comp="1422" pin="2"/><net_sink comp="2133" pin=0"/></net>

<net id="2137"><net_src comp="2133" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="2141"><net_src comp="1432" pin="2"/><net_sink comp="2138" pin=0"/></net>

<net id="2142"><net_src comp="2138" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="2146"><net_src comp="1536" pin="1"/><net_sink comp="2143" pin=0"/></net>

<net id="2147"><net_src comp="2143" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="2148"><net_src comp="2143" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="2155"><net_src comp="1696" pin="2"/><net_sink comp="2152" pin=0"/></net>

<net id="2156"><net_src comp="2152" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="2160"><net_src comp="374" pin="3"/><net_sink comp="2157" pin=0"/></net>

<net id="2161"><net_src comp="2157" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="2162"><net_src comp="2157" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="2166"><net_src comp="1713" pin="2"/><net_sink comp="2163" pin=0"/></net>

<net id="2167"><net_src comp="2163" pin="1"/><net_sink comp="621" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {37 57 61 }
 - Input state : 
	Port: poly_S3_inv : r_coeffs | {53 54 55 56 58 59 }
	Port: poly_S3_inv : a_coeffs | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond10 : 1
		StgValue_70 : 2
		tmp : 1
		b_coeffs_addr_1 : 2
		StgValue_73 : 3
		i_11 : 1
		StgValue_77 : 1
	State 3
		exitcond9 : 1
		i_12 : 1
		StgValue_83 : 2
		tmp_s : 1
		c_coeffs_addr : 2
		StgValue_86 : 3
	State 4
		exitcond8 : 1
		i_13 : 1
		StgValue_93 : 2
		tmp_172 : 1
		a_coeffs_addr : 2
		a_coeffs_load : 3
	State 5
		StgValue_100 : 1
	State 6
		exitcond7 : 1
		i_14 : 1
		StgValue_106 : 2
		tmp_173 : 1
		g_coeffs_addr_1 : 2
		StgValue_109 : 3
	State 7
		exitcond6 : 1
		j_5 : 1
		StgValue_124 : 2
	State 8
	State 9
	State 10
		tmp_210 : 1
		tmp_211 : 1
	State 11
		tmp_177 : 1
		tmp_212 : 2
		swap : 3
		tmp_i3_cast : 3
	State 12
		exitcond_i5 : 1
		i_9 : 1
		StgValue_150 : 2
		tmp_307_i : 1
		temp_r_coeffs_addr_3 : 2
		temp_r_coeffs_load_3 : 3
		g_coeffs_addr_2 : 2
		g_coeffs_load_1 : 3
	State 13
		tmp_308_i : 1
		t : 1
		tmp_309_i : 1
		StgValue_162 : 1
		tmp_310_i : 1
		StgValue_164 : 1
	State 14
		exitcond_i9 : 1
		i_10 : 1
		StgValue_170 : 2
		tmp_307_i1 : 1
		b_coeffs_addr_3 : 2
		b_coeffs_load_1 : 3
		c_coeffs_addr_2 : 2
		c_coeffs_load_1 : 3
		tmp_185 : 1
		degf_1 : 1
		degg_1 : 1
		tmp_187 : 1
	State 15
		tmp_308_i1 : 1
		t_1 : 1
		tmp_309_i1 : 1
		StgValue_191 : 1
		tmp_310_i1 : 1
		StgValue_193 : 1
	State 16
		exitcond5 : 1
		i_17 : 1
		StgValue_199 : 2
		tmp_197 : 1
		temp_r_coeffs_addr_5 : 2
		g_coeffs_addr_3 : 2
		g_coeffs_load_2 : 3
	State 17
	State 18
		tmp_199 : 1
	State 19
	State 20
	State 21
		exitcond4 : 1
		i_19 : 1
		StgValue_217 : 2
		tmp_201 : 1
		b_coeffs_addr_4 : 2
		c_coeffs_addr_3 : 2
		c_coeffs_load_2 : 3
	State 22
	State 23
		tmp_203 : 1
	State 24
	State 25
	State 26
		exitcond_i : 1
		StgValue_235 : 2
		tmp_34_i : 1
		temp_r_coeffs_addr_6 : 2
		temp_r_coeffs_load_5 : 3
		tmp_35_i : 1
		tmp_36_i : 2
		temp_r_coeffs_addr_7 : 3
		temp_r_coeffs_load_6 : 4
		i_21 : 1
	State 27
		tmp_37_i : 1
		StgValue_248 : 2
	State 28
		tmp_33_i : 1
		StgValue_253 : 1
	State 29
		exitcond_i6 : 1
		StgValue_258 : 2
		tmp_28_i : 1
		tmp_29_i : 2
		c_coeffs_addr_4 : 3
		c_coeffs_load_3 : 4
		tmp_30_i : 1
		tmp_31_i : 2
		c_coeffs_addr_5 : 3
		c_coeffs_load_4 : 4
		i_22 : 1
		tmp_205 : 1
		tmp_271 : 2
	State 30
		tmp_32_i : 1
		StgValue_276 : 2
	State 31
		tmp_27_i : 1
		StgValue_280 : 1
	State 32
		tmp_193 : 1
		tmp_181_cast_cast : 2
		k_2 : 3
		k_2_cast : 4
	State 33
		exitcond3 : 1
		i_15 : 1
		StgValue_294 : 2
		tmp_179 : 1
		b_coeffs_addr_2 : 2
		b_coeffs_load : 3
	State 34
	State 35
	State 36
	State 37
		StgValue_303 : 1
	State 38
		i_7_cast : 1
		exitcond2 : 1
		i_20 : 1
		StgValue_311 : 2
		tmp_182 : 2
		tmp_210_cast : 3
	State 39
		j_1_cast : 1
		exitcond1 : 1
		j_6 : 1
		StgValue_322 : 2
		tmp_191 : 2
		tmp_192 : 3
		b_assign_1_cast : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		tmp_195 : 1
		r_coeffs_addr_9 : 2
		r_coeffs_load_6 : 3
	State 54
		temp_r_coeffs_addr_4 : 1
		StgValue_348 : 2
	State 55
		exitcond_i1 : 1
		i_18 : 1
		StgValue_354 : 2
		tmp_215 : 1
		adjSize : 1
		adjSize340_cast : 2
		mem_index_gep : 3
		tmp_216 : 4
		addrCmp : 4
		gepindex : 5
		gepindex2 : 6
		gepindex2_cast : 7
		temp_r_coeffs_addr_8 : 8
		temp_r_coeffs_load_7 : 9
		mem_index_gep1 : 3
		tmp_234 : 4
		addrCmp1 : 4
		gepindex1 : 5
		gepindex3 : 6
		gepindex2371_cast : 7
		r_coeffs_addr_10 : 8
		r_coeffs_load_7 : 9
		k_5 : 1
	State 56
		end_pos : 1
		tmp_217 : 1
		tmp_218 : 1
		tmp_219 : 1
		tmp_220 : 1
		tmp_221 : 2
		tmp_222 : 2
		tmp_223 : 2
		tmp_224 : 3
		tmp_225 : 2
		tmp_226 : 2
		tmp_227 : 4
		tmp_228 : 3
		tmp_230 : 4
		tmp_235 : 1
		tmp_236 : 1
		tmp_237 : 1
		tmp_238 : 1
		tmp_239 : 2
		tmp_240 : 2
		tmp_241 : 2
		tmp_242 : 3
		tmp_243 : 2
		tmp_244 : 2
		tmp_245 : 4
		tmp_246 : 3
		tmp_247 : 5
		tmp_248 : 4
		tmp_249 : 6
		tmp_250 : 7
		tmp_251 : 7
	State 57
		tmp_231 : 1
		tmp_232 : 2
		tmp_233 : 2
		tmp_i1 : 3
		tmp_i1_53 : 3
		tmp_311_i : 3
		tmp_255 : 3
		tmp_256 : 1
		tmp_257 : 1
		tmp_258 : 1
		tmp_259 : 1
		tmp_260 : 2
		tmp_261 : 2
		tmp_262 : 2
		tmp_263 : 2
		tmp_264 : 4
		tmp_265 : 5
		tmp_266 : 6
		tmp_267 : 3
		tmp_268 : 3
		p_demorgan : 4
		tmp_269 : 7
		mask : 1
		StgValue_440 : 7
	State 58
		exitcond : 1
		i_16 : 1
		StgValue_446 : 2
		tmp_188 : 1
		r_coeffs_addr_8 : 2
		r_coeffs_load : 3
	State 59
		tmp_213 : 1
		tmp_189 : 1
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |        i_11_fu_657        |    0    |    0    |    17   |
|          |        i_12_fu_669        |    0    |    0    |    17   |
|          |        i_13_fu_686        |    0    |    0    |    17   |
|          |        i_14_fu_703        |    0    |    0    |    17   |
|          |         j_5_fu_720        |    0    |    0    |    18   |
|          |         i_9_fu_804        |    0    |    0    |    17   |
|          |        i_10_fu_847        |    0    |    0    |    17   |
|          |        i_17_fu_946        |    0    |    0    |    17   |
|          |        i_19_fu_964        |    0    |    0    |    17   |
|          |      tmp_35_i_fu_993      |    0    |    0    |    17   |
|          |        i_21_fu_1004       |    0    |    0    |    17   |
|    add   |        i_22_fu_1061       |    0    |    0    |    17   |
|          |        k_3_fu_1071        |    0    |    0    |    18   |
|          |        i_15_fu_1147       |    0    |    0    |    17   |
|          |        i_20_fu_1168       |    0    |    0    |    13   |
|          |        j_6_fu_1194        |    0    |    0    |    17   |
|          |      tmp_191_fu_1200      |    0    |    0    |    17   |
|          |        i_18_fu_1239       |    0    |    0    |    18   |
|          |   mem_index_gep_fu_1263   |    0    |    0    |    23   |
|          |      gepindex_fu_1279     |    0    |    0    |    17   |
|          |   mem_index_gep1_fu_1298  |    0    |    0    |    23   |
|          |     gepindex1_fu_1314     |    0    |    0    |    17   |
|          |        i_16_fu_1696       |    0    |    0    |    17   |
|          |      tmp_189_fu_1713      |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |         grp_fu_626        |    0    |    0    |    9    |
|          |     exitcond10_fu_646     |    0    |    0    |    13   |
|          |      exitcond9_fu_663     |    0    |    0    |    13   |
|          |      exitcond8_fu_680     |    0    |    0    |    13   |
|          |      exitcond7_fu_697     |    0    |    0    |    13   |
|          |      exitcond6_fu_714     |    0    |    0    |    13   |
|          |     exitcond_i5_fu_798    |    0    |    0    |    13   |
|          |     exitcond_i9_fu_841    |    0    |    0    |    13   |
|          |      exitcond5_fu_940     |    0    |    0    |    13   |
|   icmp   |      exitcond4_fu_958     |    0    |    0    |    13   |
|          |     exitcond_i_fu_982     |    0    |    0    |    13   |
|          |    exitcond_i6_fu_1033    |    0    |    0    |    13   |
|          |     exitcond3_fu_1141     |    0    |    0    |    13   |
|          |     exitcond2_fu_1162     |    0    |    0    |    9    |
|          |     exitcond1_fu_1188     |    0    |    0    |    13   |
|          |    exitcond_i1_fu_1233    |    0    |    0    |    13   |
|          |      addrCmp_fu_1273      |    0    |    0    |    13   |
|          |      addrCmp1_fu_1308     |    0    |    0    |    13   |
|          |      tmp_235_fu_1438      |    0    |    0    |    9    |
|          |      exitcond_fu_1690     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_177_fu_756      |    0    |    0    |    23   |
|          |      tmp_28_i_fu_1039     |    0    |    0    |    17   |
|          |      tmp_30_i_fu_1050     |    0    |    0    |    17   |
|          |       degf_2_fu_1067      |    0    |    0    |    23   |
|          |      tmp_205_fu_1076      |    0    |    0    |    23   |
|          |      tmp_174_fu_1109      |    0    |    0    |    18   |
|    sub   |        k_2_fu_1131        |    0    |    0    |    18   |
|          |      tmp_221_fu_1380      |    0    |    0    |    13   |
|          |      tmp_223_fu_1392      |    0    |    0    |    13   |
|          |      tmp_227_fu_1422      |    0    |    0    |    15   |
|          |      tmp_239_fu_1462      |    0    |    0    |    13   |
|          |      tmp_241_fu_1474      |    0    |    0    |    13   |
|          |      tmp_245_fu_1504      |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|   urem   |        grp_fu_1205        |    0    |   142   |    78   |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_i3_cast_fu_790    |    0    |    0    |    16   |
|          |    tmp_197_cast_fu_875    |    0    |    0    |    16   |
|          |       tmp_186_fu_901      |    0    |    0    |    16   |
|          |      tmp_37_i_fu_1010     |    0    |    0    |    16   |
|          |      tmp_i_47_fu_1019     |    0    |    0    |    16   |
|          |      tmp_32_i_fu_1090     |    0    |    0    |    16   |
|          | tmp_181_cast_cast_fu_1123 |    0    |    0    |    12   |
|          |  b_assign_1_cast_fu_1215  |    0    |    0    |    8    |
|          |     gepindex2_fu_1285     |    0    |    0    |    10   |
|  select  |     gepindex3_fu_1320     |    0    |    0    |    10   |
|          |      tmp_224_fu_1398      |    0    |    0    |    5    |
|          |      tmp_225_fu_1406      |    0    |    0    |    16   |
|          |      tmp_226_fu_1414      |    0    |    0    |    5    |
|          |      tmp_242_fu_1480      |    0    |    0    |    5    |
|          |      tmp_243_fu_1488      |    0    |    0    |    16   |
|          |      tmp_244_fu_1496      |    0    |    0    |    5    |
|          |      tmp_257_fu_1589      |    0    |    0    |    5    |
|          |      tmp_258_fu_1597      |    0    |    0    |    5    |
|          |      tmp_259_fu_1605      |    0    |    0    |    5    |
|          |      tmp_266_fu_1647      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_308_i_fu_816     |    0    |    0    |    16   |
|          |      tmp_309_i_fu_827     |    0    |    0    |    16   |
|          |      tmp_310_i_fu_834     |    0    |    0    |    16   |
|          |       tmp_183_fu_859      |    0    |    0    |    16   |
|          |       degf_1_fu_889       |    0    |    0    |    16   |
|          |       degg_1_fu_895       |    0    |    0    |    16   |
|          |     tmp_308_i1_fu_915     |    0    |    0    |    16   |
|    xor   |     tmp_309_i1_fu_926     |    0    |    0    |    16   |
|          |     tmp_310_i1_fu_933     |    0    |    0    |    16   |
|          |        tmp_i_fu_976       |    0    |    0    |    2    |
|          |      tmp_222_fu_1386      |    0    |    0    |    5    |
|          |      tmp_240_fu_1468      |    0    |    0    |    5    |
|          |       tmp_i1_fu_1558      |    0    |    0    |    8    |
|          |     tmp_311_i_fu_1568     |    0    |    0    |    8    |
|          |      tmp_256_fu_1583      |    0    |    0    |    5    |
|          |      tmp_260_fu_1613      |    0    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp21_fu_778       |    0    |    0    |    2    |
|          |        swap_fu_784        |    0    |    0    |    2    |
|          |          t_fu_822         |    0    |    0    |    16   |
|          |        tmp22_fu_865       |    0    |    0    |    2    |
|          |       tmp_184_fu_870      |    0    |    0    |    2    |
|          |       tmp_185_fu_883      |    0    |    0    |    16   |
|          |       tmp_187_fu_909      |    0    |    0    |    16   |
|    and   |         t_1_fu_921        |    0    |    0    |    16   |
|          |      tmp_33_i_fu_1026     |    0    |    0    |    16   |
|          |      tmp_27_i_fu_1099     |    0    |    0    |    16   |
|          |      tmp_250_fu_1530      |    0    |    0    |    16   |
|          |      tmp_232_fu_1549      |    0    |    0    |    16   |
|          |     tmp_i1_53_fu_1563     |    0    |    0    |    8    |
|          |     p_demorgan_fu_1667    |    0    |    0    |    16   |
|          |      tmp_269_fu_1673      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|   call   |      grp_mod3_fu_621      |    0    |    0    |   157   |
|----------|---------------------------|---------|---------|---------|
|          |      tmp_230_fu_1432      |    0    |    0    |    35   |
|          |      tmp_248_fu_1518      |    0    |    0    |    35   |
|   lshr   |      tmp_249_fu_1524      |    0    |    0    |    12   |
|          |      tmp_231_fu_1543      |    0    |    0    |    12   |
|          |      tmp_268_fu_1661      |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_194_fu_726      |    0    |    0    |    0    |
|          |      tmp_182_fu_1174      |    0    |    0    |    11   |
|    shl   |      tmp_264_fu_1631      |    0    |    0    |    19   |
|          |      tmp_267_fu_1655      |    0    |    0    |    11   |
|          |        mask_fu_1683       |    0    |    0    |    6    |
|          |      tmp_213_fu_1707      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    or    |    tmp_229_cast_fu_744    |    0    |    0    |    2    |
|          |      end_pos_fu_1355      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    mul   |      tmp_175_fu_1719      |    1    |    0    |    0    |
|          |      tmp_180_fu_1738      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |        grp_fu_1725        |    1    |    0    |    0    |
|          |        grp_fu_1732        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_652        |    0    |    0    |    0    |
|          |        tmp_s_fu_675       |    0    |    0    |    0    |
|          |       tmp_172_fu_692      |    0    |    0    |    0    |
|          |       tmp_173_fu_709      |    0    |    0    |    0    |
|          |    tmp_190_cast_fu_748    |    0    |    0    |    0    |
|          |    tmp_191_cast_fu_752    |    0    |    0    |    0    |
|          |       tmp_178_fu_770      |    0    |    0    |    0    |
|          |    tmp_232_cast_fu_774    |    0    |    0    |    0    |
|          |      tmp_307_i_fu_810     |    0    |    0    |    0    |
|          |     tmp_307_i1_fu_853     |    0    |    0    |    0    |
|          |       tmp_197_fu_952      |    0    |    0    |    0    |
|          |       tmp_201_fu_970      |    0    |    0    |    0    |
|          |      tmp_34_i_fu_988      |    0    |    0    |    0    |
|          |      tmp_36_i_fu_999      |    0    |    0    |    0    |
|          |      tmp_29_i_fu_1045     |    0    |    0    |    0    |
|          |      tmp_31_i_fu_1056     |    0    |    0    |    0    |
|          |       k_cast_fu_1105      |    0    |    0    |    0    |
|          |      tmp_179_fu_1153      |    0    |    0    |    0    |
|          |      i_7_cast_fu_1158     |    0    |    0    |    0    |
|          |    tmp_210_cast_fu_1180   |    0    |    0    |    0    |
|          |      j_1_cast_fu_1184     |    0    |    0    |    0    |
|   zext   |      tmp_195_fu_1223      |    0    |    0    |    0    |
|          |      tmp_196_fu_1228      |    0    |    0    |    0    |
|          |  adjSize340_cast_fu_1259  |    0    |    0    |    0    |
|          |   gepindex2_cast_fu_1293  |    0    |    0    |    0    |
|          | gepindex2371_cast_fu_1328 |    0    |    0    |    0    |
|          |        k_5_fu_1343        |    0    |    0    |    0    |
|          |      tmp_218_fu_1362      |    0    |    0    |    0    |
|          |      tmp_219_fu_1366      |    0    |    0    |    0    |
|          |      tmp_228_fu_1428      |    0    |    0    |    0    |
|          |      tmp_236_fu_1444      |    0    |    0    |    0    |
|          |      tmp_237_fu_1448      |    0    |    0    |    0    |
|          |      tmp_246_fu_1510      |    0    |    0    |    0    |
|          |      tmp_247_fu_1514      |    0    |    0    |    0    |
|          |      tmp_229_fu_1540      |    0    |    0    |    0    |
|          |      tmp_253_fu_1573      |    0    |    0    |    0    |
|          |      tmp_254_fu_1576      |    0    |    0    |    0    |
|          |      tmp_255_fu_1579      |    0    |    0    |    0    |
|          |      tmp_261_fu_1619      |    0    |    0    |    0    |
|          |      tmp_262_fu_1623      |    0    |    0    |    0    |
|          |      tmp_263_fu_1627      |    0    |    0    |    0    |
|          |      tmp_270_fu_1680      |    0    |    0    |    0    |
|          |      tmp_188_fu_1702      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_210_fu_732      |    0    |    0    |    0    |
|          |      tmp_214_fu_1211      |    0    |    0    |    0    |
|          |      tmp_215_fu_1245      |    0    |    0    |    0    |
|   trunc  |      tmp_216_fu_1269      |    0    |    0    |    0    |
|          |      tmp_234_fu_1304      |    0    |    0    |    0    |
|          |      tmp_251_fu_1536      |    0    |    0    |    0    |
|          |      tmp_233_fu_1554      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_211_fu_736      |    0    |    0    |    0    |
| bitselect|       tmp_212_fu_762      |    0    |    0    |    0    |
|          |      tmp_271_fu_1082      |    0    |    0    |    0    |
|          |      tmp_193_fu_1115      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      k_2_cast_fu_1137     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      adjSize_fu_1249      |    0    |    0    |    0    |
|          |        k_4_fu_1333        |    0    |    0    |    0    |
|partselect|      tmp_220_fu_1370      |    0    |    0    |    0    |
|          |      tmp_238_fu_1452      |    0    |    0    |    0    |
|          |      tmp_265_fu_1637      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     start_pos_fu_1347     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |   142   |   1861  |
|----------|---------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|b_coeffs|    1   |    0   |    0   |
|c_coeffs|    1   |    0   |    0   |
|f_coeffs|    1   |    0   |    0   |
|g_coeffs|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    4   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    a_coeffs_addr_reg_1772   |   10   |
|   b_assign_1_cast_reg_2082  |    8   |
|   b_coeffs_addr_2_reg_2036  |   10   |
|   b_coeffs_addr_3_reg_1880  |   10   |
|   b_coeffs_addr_4_reg_1937  |   10   |
|    b_coeffs_load_reg_2041   |   16   |
|   c_coeffs_addr_1_reg_1800  |   10   |
|   c_coeffs_addr_2_reg_1885  |   10   |
|   c_coeffs_addr_3_reg_1942  |   10   |
|   c_coeffs_addr_4_reg_1988  |   10   |
|   c_coeffs_addr_5_reg_1993  |   10   |
|   c_coeffs_load_2_reg_1952  |   16   |
|       degf_1_reg_1890       |   16   |
|       degf_2_reg_2003       |   16   |
|         degf_reg_442        |   16   |
|       degg_1_reg_1895       |   16   |
|         degg_reg_430        |   16   |
|         done_reg_477        |    1   |
|       end_pos_reg_2127      |    4   |
|   g_coeffs_addr_2_reg_1867  |   10   |
|   g_coeffs_addr_3_reg_1919  |   10   |
|    g_coeffs_addr_reg_1785   |   10   |
|        i_10_reg_1875        |   10   |
|        i_11_reg_1746        |   10   |
|        i_12_reg_1754        |   10   |
|        i_13_reg_1762        |   10   |
|        i_14_reg_1780        |   10   |
|        i_15_reg_2026        |   10   |
|        i_16_reg_2152        |   10   |
|        i_17_reg_1909        |   10   |
|        i_18_reg_2095        |   11   |
|        i_19_reg_1932        |   10   |
|         i_1_reg_397         |   10   |
|        i_20_reg_2054        |    4   |
|        i_21_reg_1975        |   10   |
|        i_22_reg_1998        |   10   |
|         i_2_reg_408         |   10   |
|         i_3_reg_419         |   10   |
|         i_4_reg_511         |   10   |
|         i_5_reg_522         |   10   |
|         i_6_reg_555         |   10   |
|         i_7_reg_576         |    4   |
|         i_8_reg_610         |   10   |
|         i_9_reg_1857        |   10   |
|         i_i1_reg_599        |   11   |
|         i_i4_reg_489        |   10   |
|         i_i5_reg_544        |   10   |
|         i_i8_reg_500        |   10   |
|         i_i_reg_533         |   10   |
|          i_reg_386          |   10   |
|         j_1_reg_587         |   10   |
|         j_5_reg_1808        |   11   |
|         j_6_reg_2072        |   10   |
|          j_reg_466          |   11   |
|         k_1_reg_566         |   16   |
|      k_2_cast_reg_2018      |   16   |
|         k_3_reg_2008        |   11   |
|         k_5_reg_2116        |   16   |
|          k_reg_454          |   11   |
|  r_coeffs_addr_10_reg_2111  |   10   |
|   r_coeffs_addr_7_reg_2064  |   10   |
|   r_coeffs_addr_8_reg_2157  |   10   |
|   r_coeffs_addr_9_reg_2087  |   10   |
|           reg_630           |   16   |
|           reg_634           |   16   |
|           reg_638           |   16   |
|      start_pos_reg_2121     |    4   |
|temp_r_coeffs_addr_1_reg_1790|   10   |
|temp_r_coeffs_addr_2_reg_1795|   10   |
|temp_r_coeffs_addr_3_reg_1862|   10   |
|temp_r_coeffs_addr_5_reg_1914|   10   |
|temp_r_coeffs_addr_6_reg_1965|   10   |
|temp_r_coeffs_addr_7_reg_1970|   10   |
|temp_r_coeffs_addr_8_reg_2106|   10   |
|       tmp_172_reg_1767      |   64   |
|       tmp_175_reg_1813      |   16   |
|       tmp_178_reg_1838      |   16   |
|       tmp_179_reg_2031      |   64   |
|       tmp_180_reg_2046      |   16   |
|       tmp_187_reg_1900      |   16   |
|       tmp_189_reg_2163      |   16   |
|       tmp_191_reg_2077      |   11   |
|       tmp_199_reg_1924      |   16   |
|       tmp_203_reg_1957      |   16   |
|    tmp_210_cast_reg_2059    |   11   |
|       tmp_210_reg_1818      |    1   |
|       tmp_211_reg_1823      |    1   |
|       tmp_212_reg_1833      |    1   |
|       tmp_215_reg_2100      |    1   |
|       tmp_227_reg_2133      |    5   |
|    tmp_229_cast_reg_1828    |    1   |
|       tmp_230_reg_2138      |   16   |
|    tmp_232_cast_reg_1843    |   11   |
|       tmp_251_reg_2143      |    8   |
|       tmp_271_reg_2013      |    1   |
|     tmp_i3_cast_reg_1848    |   16   |
|      tmp_i_47_reg_1980      |   16   |
|        tmp_i_reg_1947       |    1   |
+-----------------------------+--------+
|            Total            |  1130  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   7  |  10  |   70   ||    38   |
| grp_access_fu_138 |  p1  |   4  |  16  |   64   ||    15   |
| grp_access_fu_160 |  p0  |  10  |  10  |   100  ||    47   |
| grp_access_fu_160 |  p1  |   4  |  16  |   64   ||    21   |
| grp_access_fu_174 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_186 |  p0  |  13  |  10  |   130  ||    56   |
| grp_access_fu_186 |  p1  |   6  |  16  |   96   ||    33   |
| grp_access_fu_199 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_199 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_330 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_330 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_330 |  p2  |   2  |   2  |    4   ||    9    |
|    degg_reg_430   |  p0  |   2  |  16  |   32   ||    9    |
|    degf_reg_442   |  p0  |   2  |  16  |   32   ||    9    |
|     k_reg_454     |  p0  |   2  |  11  |   22   ||    9    |
|    done_reg_477   |  p0  |   2  |   1  |    2   ||    9    |
|    j_1_reg_587    |  p0  |   2  |  10  |   20   ||    9    |
|  grp_mod3_fu_621  |  p1  |   5  |  16  |   80   ||    27   |
|     grp_fu_626    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_626    |  p1  |   2  |   4  |    8   ||    9    |
|    grp_fu_1205    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   958  || 31.7647 ||   411   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   142  |  1861  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   31   |    -   |   411  |
|  Register |    -   |    -   |    -   |  1130  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   31   |  1272  |  2272  |
+-----------+--------+--------+--------+--------+--------+
