Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Dec 10 23:47:51 2018
| Host         : ice-x230 running 64-bit AOSC OS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2664 register/latch pins with no clock driven by root clock pin: mClockDivider/orNewClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mDisplayDriver/mClockDivider/orNewClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6426 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.491        0.000                      0                   66        0.282        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk100M  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             5.491        0.000                      0                   66        0.282        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.890ns (19.548%)  route 3.663ns (80.452%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          2.111     9.514    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.638 r  mClockDivider/rCounter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.638    mClockDivider/rCounter[31]
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[31]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X30Y7          FDCE (Setup_fdce_C_D)        0.079    15.129    mClockDivider/rCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.890ns (20.420%)  route 3.468ns (79.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          1.917     9.320    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.444 r  mClockDivider/rCounter[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.444    mClockDivider/rCounter[28]
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[28]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X30Y7          FDCE (Setup_fdce_C_D)        0.077    15.127    mClockDivider/rCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.890ns (20.430%)  route 3.466ns (79.570%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          1.915     9.318    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.442 r  mClockDivider/rCounter[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.442    mClockDivider/rCounter[29]
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X30Y7          FDCE (Setup_fdce_C_D)        0.081    15.131    mClockDivider/rCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.890ns (20.522%)  route 3.447ns (79.478%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          1.895     9.298    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y7          LUT5 (Prop_lut5_I1_O)        0.124     9.422 r  mClockDivider/rCounter[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.422    mClockDivider/rCounter[30]
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.444    14.785    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[30]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X30Y7          FDCE (Setup_fdce_C_D)        0.079    15.129    mClockDivider/rCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.890ns (21.092%)  route 3.330ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          1.778     9.181    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.305 r  mClockDivider/rCounter[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.305    mClockDivider/rCounter[22]
    SLICE_X30Y5          FDCE                                         r  mClockDivider/rCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y5          FDCE                                         r  mClockDivider/rCounter_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDCE (Setup_fdce_C_D)        0.077    15.103    mClockDivider/rCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.890ns (21.142%)  route 3.320ns (78.858%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          1.768     9.171    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.295 r  mClockDivider/rCounter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.295    mClockDivider/rCounter[24]
    SLICE_X30Y5          FDCE                                         r  mClockDivider/rCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y5          FDCE                                         r  mClockDivider/rCounter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDCE (Setup_fdce_C_D)        0.081    15.107    mClockDivider/rCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.076ns (25.944%)  route 3.071ns (74.056%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.638     5.159    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y4          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  mDisplayDriver/mClockDivider/rCounter_reg[14]/Q
                         net (fo=2, routed)           0.705     6.321    mDisplayDriver/mClockDivider/rCounter[14]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.445 r  mDisplayDriver/mClockDivider/rCounter[31]_i_9/O
                         net (fo=1, routed)           0.430     6.875    mDisplayDriver/mClockDivider/rCounter[31]_i_9_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  mDisplayDriver/mClockDivider/rCounter[31]_i_7/O
                         net (fo=1, routed)           0.440     7.438    mDisplayDriver/mClockDivider/rCounter[31]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.562 r  mDisplayDriver/mClockDivider/rCounter[31]_i_3/O
                         net (fo=1, routed)           0.443     8.005    mDisplayDriver/mClockDivider/rCounter[31]_i_3_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.129 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=33, routed)          1.053     9.183    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.124     9.307 r  mDisplayDriver/mClockDivider/rCounter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.307    mDisplayDriver/mClockDivider/rCounter_0[24]
    SLICE_X62Y7          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    14.859    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[24]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y7          FDCE (Setup_fdce_C_D)        0.031    15.129    mDisplayDriver/mClockDivider/rCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.106ns (26.476%)  route 3.071ns (73.524%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.638     5.159    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y4          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  mDisplayDriver/mClockDivider/rCounter_reg[14]/Q
                         net (fo=2, routed)           0.705     6.321    mDisplayDriver/mClockDivider/rCounter[14]
    SLICE_X62Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.445 r  mDisplayDriver/mClockDivider/rCounter[31]_i_9/O
                         net (fo=1, routed)           0.430     6.875    mDisplayDriver/mClockDivider/rCounter[31]_i_9_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.124     6.999 r  mDisplayDriver/mClockDivider/rCounter[31]_i_7/O
                         net (fo=1, routed)           0.440     7.438    mDisplayDriver/mClockDivider/rCounter[31]_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124     7.562 r  mDisplayDriver/mClockDivider/rCounter[31]_i_3/O
                         net (fo=1, routed)           0.443     8.005    mDisplayDriver/mClockDivider/rCounter[31]_i_3_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.129 r  mDisplayDriver/mClockDivider/rCounter[31]_i_2/O
                         net (fo=33, routed)          1.053     9.183    mDisplayDriver/mClockDivider/rCounter[31]_i_2_n_0
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.154     9.337 r  mDisplayDriver/mClockDivider/rCounter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.337    mDisplayDriver/mClockDivider/rCounter_0[29]
    SLICE_X62Y7          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    14.859    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y7          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X62Y7          FDCE (Setup_fdce_C_D)        0.075    15.173    mDisplayDriver/mClockDivider/rCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 2.461ns (60.242%)  route 1.624ns (39.758%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.638     5.159    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  mDisplayDriver/mClockDivider/rCounter_reg[1]/Q
                         net (fo=2, routed)           0.822     6.438    mDisplayDriver/mClockDivider/rCounter[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.094 r  mDisplayDriver/mClockDivider/rCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.094    mDisplayDriver/mClockDivider/rCounter0_carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  mDisplayDriver/mClockDivider/rCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.208    mDisplayDriver/mClockDivider/rCounter0_carry__0_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  mDisplayDriver/mClockDivider/rCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.322    mDisplayDriver/mClockDivider/rCounter0_carry__1_n_0
    SLICE_X63Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  mDisplayDriver/mClockDivider/rCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.436    mDisplayDriver/mClockDivider/rCounter0_carry__2_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  mDisplayDriver/mClockDivider/rCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.550    mDisplayDriver/mClockDivider/rCounter0_carry__3_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.664 r  mDisplayDriver/mClockDivider/rCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    mDisplayDriver/mClockDivider/rCounter0_carry__4_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.778 r  mDisplayDriver/mClockDivider/rCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.778    mDisplayDriver/mClockDivider/rCounter0_carry__5_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.112 r  mDisplayDriver/mClockDivider/rCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.802     8.913    mDisplayDriver/mClockDivider/data0[30]
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.331     9.244 r  mDisplayDriver/mClockDivider/rCounter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.244    mDisplayDriver/mClockDivider/rCounter_0[30]
    SLICE_X62Y8          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.518    14.859    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y8          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[30]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y8          FDCE (Setup_fdce_C_D)        0.075    15.159    mDisplayDriver/mClockDivider/rCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 mClockDivider/rCounter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.890ns (21.891%)  route 3.176ns (78.109%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.564     5.085    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  mClockDivider/rCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 r  mClockDivider/rCounter_reg[29]/Q
                         net (fo=2, routed)           0.979     6.583    mClockDivider/rCounter__0[29]
    SLICE_X30Y3          LUT4 (Prop_lut4_I2_O)        0.124     6.707 r  mClockDivider/rCounter[31]_i_7__0/O
                         net (fo=1, routed)           0.572     7.279    mClockDivider/rCounter[31]_i_7__0_n_0
    SLICE_X30Y1          LUT5 (Prop_lut5_I4_O)        0.124     7.403 f  mClockDivider/rCounter[31]_i_3__0/O
                         net (fo=33, routed)          1.624     9.027    mClockDivider/rCounter[31]_i_3__0_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.151 r  mClockDivider/rCounter[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.151    mClockDivider/rCounter[27]
    SLICE_X30Y5          FDCE                                         r  mClockDivider/rCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000    10.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X30Y5          FDCE                                         r  mClockDivider/rCounter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y5          FDCE (Setup_fdce_C_D)        0.079    15.105    mClockDivider/rCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mClockDivider/orNewClk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/orNewClk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X32Y0          FDCE                                         r  mClockDivider/orNewClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  mClockDivider/orNewClk_reg/Q
                         net (fo=2, routed)           0.187     1.775    mClockDivider/wNewClk
    SLICE_X32Y0          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  mClockDivider/orNewClk_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    mClockDivider/orNewClk_i_1__0_n_0
    SLICE_X32Y0          FDCE                                         r  mClockDivider/orNewClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X32Y0          FDCE                                         r  mClockDivider/orNewClk_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y0          FDCE (Hold_fdce_C_D)         0.091     1.538    mClockDivider/orNewClk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/orNewClk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/orNewClk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y8          FDCE                                         r  mDisplayDriver/mClockDivider/orNewClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  mDisplayDriver/mClockDivider/orNewClk_reg/Q
                         net (fo=3, routed)           0.187     1.805    mDisplayDriver/mClockDivider/CLK
    SLICE_X62Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  mDisplayDriver/mClockDivider/orNewClk_i_1/O
                         net (fo=1, routed)           0.000     1.850    mDisplayDriver/mClockDivider/orNewClk_i_1_n_0
    SLICE_X62Y8          FDCE                                         r  mDisplayDriver/mClockDivider/orNewClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X62Y8          FDCE                                         r  mDisplayDriver/mClockDivider/orNewClk_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y8          FDCE (Hold_fdce_C_D)         0.091     1.568    mDisplayDriver/mClockDivider/orNewClk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  mDisplayDriver/mClockDivider/rCounter_reg[0]/Q
                         net (fo=34, routed)          0.193     1.811    mDisplayDriver/mClockDivider/rCounter[0]
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.856 r  mDisplayDriver/mClockDivider/rCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    mDisplayDriver/mClockDivider/rCounter_0[0]
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.991    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.091     1.568    mDisplayDriver/mClockDivider/rCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.183ns (40.893%)  route 0.265ns (59.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  mDisplayDriver/mClockDivider/rCounter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.883    mDisplayDriver/mClockDivider/rCounter[0]
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.042     1.925 r  mDisplayDriver/mClockDivider/rCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    mDisplayDriver/mClockDivider/rCounter_0[2]
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[2]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.107     1.601    mDisplayDriver/mClockDivider/rCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X29Y1          FDCE                                         r  mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 f  mClockDivider/rCounter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.819    mClockDivider/rCounter__0[0]
    SLICE_X29Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.864 r  mClockDivider/rCounter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    mClockDivider/rCounter[0]
    SLICE_X29Y1          FDCE                                         r  mClockDivider/rCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.961    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X29Y1          FDCE                                         r  mClockDivider/rCounter_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X29Y1          FDCE (Hold_fdce_C_D)         0.092     1.539    mClockDivider/rCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.184ns (40.842%)  route 0.267ns (59.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  mDisplayDriver/mClockDivider/rCounter_reg[0]/Q
                         net (fo=34, routed)          0.267     1.885    mDisplayDriver/mClockDivider/rCounter[0]
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.043     1.928 r  mDisplayDriver/mClockDivider/rCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.928    mDisplayDriver/mClockDivider/rCounter_0[7]
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[7]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.107     1.601    mDisplayDriver/mClockDivider/rCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.286%)  route 0.265ns (58.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  mDisplayDriver/mClockDivider/rCounter_reg[0]/Q
                         net (fo=34, routed)          0.265     1.883    mDisplayDriver/mClockDivider/rCounter[0]
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.928 r  mDisplayDriver/mClockDivider/rCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.928    mDisplayDriver/mClockDivider/rCounter_0[1]
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[1]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.091     1.585    mDisplayDriver/mClockDivider/rCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 mDisplayDriver/mClockDivider/rCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mDisplayDriver/mClockDivider/rCounter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.104%)  route 0.267ns (58.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.594     1.477    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y3          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  mDisplayDriver/mClockDivider/rCounter_reg[0]/Q
                         net (fo=34, routed)          0.267     1.885    mDisplayDriver/mClockDivider/rCounter[0]
    SLICE_X61Y2          LUT3 (Prop_lut3_I1_O)        0.045     1.930 r  mDisplayDriver/mClockDivider/rCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.930    mDisplayDriver/mClockDivider/rCounter_0[5]
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.865     1.992    mDisplayDriver/mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X61Y2          FDCE                                         r  mDisplayDriver/mClockDivider/rCounter_reg[5]/C
                         clock pessimism             -0.498     1.494    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.092     1.586    mDisplayDriver/mClockDivider/rCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 mClockDivider/rCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.231ns (48.994%)  route 0.240ns (51.006%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X28Y4          FDCE                                         r  mClockDivider/rCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  mClockDivider/rCounter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    mClockDivider/rCounter__0[20]
    SLICE_X29Y3          LUT5 (Prop_lut5_I3_O)        0.045     1.749 r  mClockDivider/rCounter[31]_i_2__0/O
                         net (fo=33, routed)          0.123     1.873    mClockDivider/rCounter[31]_i_2__0_n_0
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.045     1.918 r  mClockDivider/rCounter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.918    mClockDivider/rCounter[18]
    SLICE_X29Y3          FDCE                                         r  mClockDivider/rCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X29Y3          FDCE                                         r  mClockDivider/rCounter_reg[18]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.092     1.554    mClockDivider/rCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 mClockDivider/rCounter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mClockDivider/rCounter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.890%)  route 0.241ns (51.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X28Y4          FDCE                                         r  mClockDivider/rCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  mClockDivider/rCounter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    mClockDivider/rCounter__0[20]
    SLICE_X29Y3          LUT5 (Prop_lut5_I3_O)        0.045     1.749 r  mClockDivider/rCounter[31]_i_2__0/O
                         net (fo=33, routed)          0.124     1.874    mClockDivider/rCounter[31]_i_2__0_n_0
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.045     1.919 r  mClockDivider/rCounter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    mClockDivider/rCounter[13]
    SLICE_X29Y3          FDCE                                         r  mClockDivider/rCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  iwClk100M (IN)
                         net (fo=0)                   0.000     0.000    iwClk100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  iwClk100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    iwClk100M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  iwClk100M_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    mClockDivider/iwClk100M_IBUF_BUFG
    SLICE_X29Y3          FDCE                                         r  mClockDivider/rCounter_reg[13]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.091     1.553    mClockDivider/rCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iwClk100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  iwClk100M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y0    mClockDivider/orNewClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y1    mClockDivider/rCounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y2    mClockDivider/rCounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y2    mClockDivider/rCounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y2    mClockDivider/rCounter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    mClockDivider/rCounter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y3    mClockDivider/rCounter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y3    mClockDivider/rCounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y3    mClockDivider/rCounter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y0    mClockDivider/orNewClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y2    mClockDivider/rCounter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y2    mClockDivider/rCounter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    mClockDivider/rCounter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y3    mClockDivider/rCounter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y3    mClockDivider/rCounter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y3    mClockDivider/rCounter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    mClockDivider/rCounter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    mClockDivider/rCounter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y0    mClockDivider/rCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y1    mClockDivider/rCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    mClockDivider/rCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    mClockDivider/rCounter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    mClockDivider/rCounter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    mClockDivider/rCounter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y1    mClockDivider/rCounter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    mClockDivider/rCounter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    mDisplayDriver/mClockDivider/rCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y3    mDisplayDriver/mClockDivider/rCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y3    mDisplayDriver/mClockDivider/rCounter_reg[11]/C



