Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ec4bde5ec12946e98c1c4b40d082269c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pwm_gen_behav xil_defaultlib.tb_pwm_gen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sine_gen
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.pwm_gen
Compiling module xil_defaultlib.tb_pwm_gen
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pwm_gen_behav
