// Seed: 3486275205
module module_0 (
    input wire id_0,
    input tri0 module_0,
    output wor id_2,
    input supply0 id_3
    , id_12,
    output tri id_4,
    output tri1 id_5,
    output uwire id_6,
    output wire id_7,
    input wand id_8,
    output tri0 id_9,
    output supply1 id_10
);
  wire id_13;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    output tri id_4,
    input supply1 id_5,
    input wand id_6,
    input wire id_7,
    input wand id_8
    , id_24,
    input tri1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input tri1 id_15,
    input wor id_16,
    output wor id_17,
    input uwire id_18,
    input tri1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    output wire id_22
);
  assign id_17 = 1;
  module_0(
      id_7, id_18, id_2, id_13, id_22, id_2, id_2, id_2, id_8, id_17, id_22
  );
endmodule
