
*** Running vivado
    with args -log translator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source translator_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source translator_0.tcl -notrace
Command: synth_design -top translator_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15666 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.645 ; gain = 77.996 ; free physical = 265 ; free virtual = 10896
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'translator_0' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/synth/translator_0.v:57]
INFO: [Synth 8-638] synthesizing module 'translator' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator.v:12]
INFO: [Synth 8-638] synthesizing module 'translator_transldEe' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transldEe.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_transldEe_ram' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transldEe.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transldEe.v:22]
INFO: [Synth 8-256] done synthesizing module 'translator_transldEe_ram' (1#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transldEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'translator_transldEe' (2#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transldEe.v:46]
INFO: [Synth 8-638] synthesizing module 'translator_transform' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'translator_srem_1bkb' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_srem_1bkb_div' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:90]
	Parameter in0_WIDTH bound to: 14 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_srem_1bkb_div_u' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:10]
	Parameter in0_WIDTH bound to: 14 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 14 - type: integer 
	Parameter cal_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'translator_srem_1bkb_div_u' (3#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'translator_srem_1bkb_div' (4#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:90]
INFO: [Synth 8-256] done synthesizing module 'translator_srem_1bkb' (5#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:182]
INFO: [Synth 8-638] synthesizing module 'translator_mul_mucud' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mucud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'translator_mul_mucud_DSP48_0' [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mucud.v:4]
INFO: [Synth 8-256] done synthesizing module 'translator_mul_mucud_DSP48_0' (6#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mucud.v:4]
INFO: [Synth 8-256] done synthesizing module 'translator_mul_mucud' (7#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_mul_mucud.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:596]
WARNING: [Synth 8-6014] Unused sequential element p_0_i1_reg_349_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:200]
WARNING: [Synth 8-6014] Unused sequential element p_0_i2_reg_300_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:228]
WARNING: [Synth 8-6014] Unused sequential element p_0_i3_reg_251_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:256]
WARNING: [Synth 8-6014] Unused sequential element p_0_i_reg_398_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:284]
WARNING: [Synth 8-6014] Unused sequential element translator_i_load_reg_229_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:311]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_605_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:319]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_611_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:320]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_600_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:321]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_595_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:327]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_640_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:333]
WARNING: [Synth 8-6014] Unused sequential element val_V_1_reg_616_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:339]
INFO: [Synth 8-256] done synthesizing module 'translator_transform' (8#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transform.v:10]
INFO: [Synth 8-256] done synthesizing module 'translator' (9#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator.v:12]
INFO: [Synth 8-256] done synthesizing module 'translator_0' (10#1) [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/synth/translator_0.v:57]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[31]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[30]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[29]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[28]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[27]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[26]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[25]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[24]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[23]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[22]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[21]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[20]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[19]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[18]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[17]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[16]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[15]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[14]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[13]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[12]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[11]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[10]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[9]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[8]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[7]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[6]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[5]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[4]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[3]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[2]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[1]
WARNING: [Synth 8-3331] design translator_transform has unconnected port translator_digits_q0[0]
WARNING: [Synth 8-3331] design translator_transldEe has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1394.184 ; gain = 119.535 ; free physical = 292 ; free virtual = 10925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1394.184 ; gain = 119.535 ; free physical = 285 ; free virtual = 10918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/constraints/translator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/constraints/translator_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1717.566 ; gain = 0.000 ; free physical = 119 ; free virtual = 10690
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 197 ; free virtual = 10769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 197 ; free virtual = 10769
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 198 ; free virtual = 10770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 189 ; free virtual = 10762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module translator_transldEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module translator_srem_1bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
Module translator_srem_1bkb_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module translator_transform 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module translator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element translator_digits_U/translator_transldEe_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element translator_digits_U/translator_transldEe_ram_U/q0_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_transldEe.v:34]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/sign0_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:46]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/done_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:154]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/quot_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:161]
WARNING: [Synth 8-6014] Unused sequential element grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/remd_reg was removed.  [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg' and it is trimmed from '14' to '13' bits. [/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.srcs/sources_1/ip/translator_0/hdl/verilog/translator_srem_1bkb.v:45]
DSP Report: Generating DSP grp_translator_transform_fu_48/translator_mul_mucud_U2/translator_mul_mucud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator grp_translator_transform_fu_48/translator_mul_mucud_U2/translator_mul_mucud_DSP48_0_U/in00 is absorbed into DSP grp_translator_transform_fu_48/translator_mul_mucud_U2/translator_mul_mucud_DSP48_0_U/in00.
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[3]
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[2]
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[1]
WARNING: [Synth 8-3331] design translator has unconnected port whichDisp[0]
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[0]' (FDE) to 'inst/toDisp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[1]' (FDE) to 'inst/toDisp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[2]' (FDE) to 'inst/toDisp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[3]' (FDE) to 'inst/toDisp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[4]' (FDE) to 'inst/toDisp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[5]' (FDE) to 'inst/toDisp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/translator_transformed_reg[6]' (FDE) to 'inst/toDisp_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\toDisp_reg[6] )
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/start0_reg) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[14]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[13]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[12]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[11]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[10]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/r_stage_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[13]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[12]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[11]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[10]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend_tmp_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[10]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/dividend0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[13]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[12]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[11]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[10]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/dividend0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/divisor0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/divisor0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/divisor0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/divisor0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/divisor0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[12]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[11]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[10]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[9]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[8]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[7]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[6]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[5]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/translator_srem_1bkb_div_u_0/remd_tmp_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/divisor0_reg[4]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/divisor0_reg[3]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/divisor0_reg[2]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/divisor0_reg[1]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (grp_translator_transform_fu_48/translator_srem_1bkb_U1/translator_srem_1bkb_div_U/divisor0_reg[0]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[31]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[30]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[29]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[28]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[27]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[26]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[25]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[24]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[23]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[22]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[21]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[20]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[19]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[18]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[17]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[16]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[15]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[14]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[13]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[12]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[11]) is unused and will be removed from module translator.
WARNING: [Synth 8-3332] Sequential element (translator_transformed_reg[10]) is unused and will be removed from module translator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 176 ; free virtual = 10751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|translator_mul_mucud_DSP48_0 | A*B         | 17     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 140 ; free virtual = 10589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 1717.570 ; gain = 442.922 ; free physical = 140 ; free virtual = 10590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 1727.582 ; gain = 452.934 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 138 ; free virtual = 10588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |    19|
|3     |FDRE    |    11|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             |    31|
|2     |  inst                                 |translator                   |    31|
|3     |    grp_translator_transform_fu_48     |translator_transform         |    31|
|4     |      translator_mul_mucud_U2          |translator_mul_mucud         |    20|
|5     |        translator_mul_mucud_DSP48_0_U |translator_mul_mucud_DSP48_0 |    20|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.586 ; gain = 452.938 ; free physical = 139 ; free virtual = 10589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1727.586 ; gain = 129.551 ; free physical = 204 ; free virtual = 10654
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:12 . Memory (MB): peak = 1727.590 ; gain = 452.938 ; free physical = 212 ; free virtual = 10662
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:15 . Memory (MB): peak = 1727.590 ; gain = 477.766 ; free physical = 196 ; free virtual = 10646
INFO: [Common 17-1381] The checkpoint '/home/alexandroni/Dropbox/TCC-JOAO-PEDRO/Vivado/final/examples/display/translator/vivado_design/translator/translator.runs/translator_0_synth_1/translator_0.dcp' has been generated.
