// Seed: 3313732325
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  assign id_0 = id_2;
  assign id_3[1'b0] = id_5;
  assign id_0 = id_4;
  type_10(
      1, id_2
  );
endmodule
