$date
	Sat Sep 28 16:30:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module PC_tb $end
$var wire 32 ! pc [31:0] $end
$var reg 1 " clk $end
$var reg 32 # next_pc [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % next_pc [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#50
1"
#100
0"
0$
#150
1"
#200
0"
b100 #
b100 %
#250
b100 !
b100 &
1"
#300
0"
b1000 #
b1000 %
#350
b1000 !
b1000 &
1"
#400
0"
b1100 #
b1100 %
#450
b1100 !
b1100 &
1"
#500
0"
b10000 #
b10000 %
#550
b10000 !
b10000 &
1"
#600
b0 !
b0 &
0"
1$
#650
1"
#700
0"
0$
#750
b10000 !
b10000 &
1"
#800
0"
#850
1"
#900
0"
