
*** Running vivado
    with args -log riscv_SD_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_SD_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source riscv_SD_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.703 ; gain = 8.930 ; free physical = 1955 ; free virtual = 4891
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/imocanu/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top riscv_SD_0 -part xc7a100tfgg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 191845
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/imocanu/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2612.703 ; gain = 0.000 ; free physical = 179 ; free virtual = 3099
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_SD_0' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_SD_0/synth/riscv_SD_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sdc_controller' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sdc_controller.v:33]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/imocanu/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/imocanu/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:59734]
INFO: [Synth 8-155] case statement is not full and has no default [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sdc_controller.v:340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sdc_controller.v:380]
INFO: [Synth 8-6157] synthesizing module 'axi_sd_fifo_filler' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo_filler.v:33]
INFO: [Synth 8-6157] synthesizing module 'axi_sd_fifo' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo.v:28]
INFO: [Synth 8-6155] done synthesizing module 'axi_sd_fifo' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo.v:28]
WARNING: [Synth 8-7071] port 'free_len' of module 'axi_sd_fifo' is unconnected for instance 'rx_fifo' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo_filler.v:79]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'axi_sd_fifo' has 10 connections declared, but only 9 given [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo_filler.v:79]
WARNING: [Synth 8-7071] port 'full' of module 'axi_sd_fifo' is unconnected for instance 'tx_fifo' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo_filler.v:91]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'axi_sd_fifo' has 10 connections declared, but only 9 given [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo_filler.v:91]
INFO: [Synth 8-6155] done synthesizing module 'axi_sd_fifo_filler' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sd_fifo_filler.v:33]
INFO: [Synth 8-6157] synthesizing module 'sd_cmd_master' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_master.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_master.v:92]
INFO: [Synth 8-6155] done synthesizing module 'sd_cmd_master' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'sd_cmd_serial_host' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_serial_host.v:33]
INFO: [Synth 8-6157] synthesizing module 'sd_crc_7' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_serial_host.v:238]
INFO: [Synth 8-6155] done synthesizing module 'sd_crc_7' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_serial_host.v:238]
INFO: [Synth 8-6155] done synthesizing module 'sd_cmd_serial_host' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_cmd_serial_host.v:33]
INFO: [Synth 8-6157] synthesizing module 'sd_data_master' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_master.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_master.v:82]
INFO: [Synth 8-6155] done synthesizing module 'sd_data_master' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_master.v:34]
INFO: [Synth 8-6157] synthesizing module 'sd_data_serial_host' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_serial_host.v:34]
INFO: [Synth 8-6157] synthesizing module 'sd_crc_16' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_serial_host.v:278]
INFO: [Synth 8-6155] done synthesizing module 'sd_crc_16' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_serial_host.v:278]
INFO: [Synth 8-6155] done synthesizing module 'sd_data_serial_host' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_serial_host.v:34]
WARNING: [Synth 8-689] width (32) of port connection 'byte_alignment' does not match port width (2) of module 'sd_data_serial_host' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sdc_controller.v:587]
INFO: [Synth 8-6157] synthesizing module 'sd_data_xfer_trig' [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_xfer_trig.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_xfer_trig.v:54]
INFO: [Synth 8-6155] done synthesizing module 'sd_data_xfer_trig' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/sd_data_xfer_trig.v:29]
INFO: [Synth 8-6155] done synthesizing module 'sdc_controller' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/ip_rtl/sdc/axi_sdc_controller.v:33]
INFO: [Synth 8-6155] done synthesizing module 'riscv_SD_0' (0#1) [/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.gen/sources_1/bd/riscv/ip/riscv_SD_0/synth/riscv_SD_0.v:53]
WARNING: [Synth 8-7129] Port cmd_int_status_i[4] in module sd_data_xfer_trig is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_int_status_i[3] in module sd_data_xfer_trig is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_int_status_i[2] in module sd_data_xfer_trig is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_i[7] in module sd_cmd_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_i[6] in module sd_cmd_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_i[5] in module sd_cmd_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module sdc_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module sdc_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module sdc_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module sdc_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.703 ; gain = 0.000 ; free physical = 1302 ; free virtual = 4181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.703 ; gain = 0.000 ; free physical = 1302 ; free virtual = 4181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.703 ; gain = 0.000 ; free physical = 1302 ; free virtual = 4181
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2612.703 ; gain = 0.000 ; free physical = 1293 ; free virtual = 4171
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.734 ; gain = 0.000 ; free physical = 1217 ; free virtual = 4095
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2676.734 ; gain = 0.000 ; free physical = 1217 ; free virtual = 4095
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1273 ; free virtual = 4151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1273 ; free virtual = 4151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1273 ; free virtual = 4151
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_cmd_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_cmd_serial_host'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_serial_host'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_data_xfer_trig'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                 EXECUTE |                              010 |                              010
              BUSY_CHECK |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_cmd_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                         00000001 |                         00000001
                    IDLE |                         00000010 |                         00000010
               SETUP_CRC |                         00000100 |                         00000100
                   WRITE |                         00001000 |                         00001000
               READ_WAIT |                         00010000 |                         00010000
                    READ |                         00100000 |                         00100000
               FINISH_WR |                         01000000 |                         01000000
               FINISH_WO |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_cmd_serial_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
           START_TX_FIFO |                             0010 |                             0010
           START_RX_FIFO |                             0100 |                             0100
           DATA_TRANSFER |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_data_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
               WRITE_DAT |                          0000010 |                          0000010
              WRITE_WAIT |                          0000100 |                          0000100
               WRITE_DRT |                          0001000 |                          0001000
              WRITE_BUSY |                          0010000 |                          0010000
               READ_WAIT |                          0100000 |                          0100000
                READ_DAT |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'sd_data_serial_host'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
        WAIT_FOR_CMD_INT |                               01 |                               01
            TRIGGER_XFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_data_xfer_trig'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1259 ; free virtual = 4139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 12    
	   3 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	              128 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 58    
+---RAMs : 
	               4K Bit	(128 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   9 Input  128 Bit        Muxes := 2     
	   9 Input  120 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   9 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   4 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	   9 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 14    
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 87    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 22    
	   5 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 21    
	  16 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port command_i[7] in module sd_cmd_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_i[6] in module sd_cmd_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port command_i[5] in module sd_cmd_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module sdc_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module sdc_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module sdc_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module sdc_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1228 ; free virtual = 4115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------+-----------------+-----------+----------------------+--------------+
|Module Name          | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+-----------------+-----------+----------------------+--------------+
|inst/sd_fifo_filler0 | rx_fifo/mem_reg | Implied   | 128 x 32             | RAM64M x 22  | 
|inst/sd_fifo_filler0 | tx_fifo/mem_reg | Implied   | 128 x 32             | RAM64M x 22  | 
+---------------------+-----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1123 ; free virtual = 4010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1122 ; free virtual = 4009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------+-----------------+-----------+----------------------+--------------+
|Module Name          | RTL Object      | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+-----------------+-----------+----------------------+--------------+
|inst/sd_fifo_filler0 | rx_fifo/mem_reg | Implied   | 128 x 32             | RAM64M x 22  | 
|inst/sd_fifo_filler0 | tx_fifo/mem_reg | Implied   | 128 x 32             | RAM64M x 22  | 
+---------------------+-----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1114 ; free virtual = 4001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   172|
|2     |LUT1   |    62|
|3     |LUT2   |   576|
|4     |LUT3   |   155|
|5     |LUT4   |   274|
|6     |LUT5   |   364|
|7     |LUT6   |   543|
|8     |RAM64M |    44|
|9     |FDCE   |     7|
|10    |FDRE   |  1307|
|11    |FDSE   |    25|
|12    |IOBUF  |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1113 ; free virtual = 4000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2676.734 ; gain = 0.000 ; free physical = 1166 ; free virtual = 4053
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1166 ; free virtual = 4053
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.734 ; gain = 0.000 ; free physical = 1256 ; free virtual = 4143
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.734 ; gain = 0.000 ; free physical = 1193 ; free virtual = 4081
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

Synth Design complete, checksum: c7092c2d
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:44 . Memory (MB): peak = 2676.734 ; gain = 64.031 ; free physical = 1397 ; free virtual = 4285
INFO: [Common 17-1381] The checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_SD_0_synth_1/riscv_SD_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_SD_0, cache-ID = db39823daf47c564
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/imocanu/Public/Vivado_proj/for_RISCV/riscv-ml/vivado_proj/riscv-ml/riscv-ml.runs/riscv_SD_0_synth_1/riscv_SD_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_SD_0_utilization_synth.rpt -pb riscv_SD_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 25 18:51:10 2022...
