xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../../Lab4.srcs/sources_1/bd/Lab3/ipshared/37c2/simulation/blk_mem_gen_v8_4.v,
Lab3_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Lab3/ip/Lab3_blk_mem_gen_0_0/sim/Lab3_blk_mem_gen_0_0.v,
Lab3.vhd,vhdl,xil_defaultlib,../../../bd/Lab3/sim/Lab3.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
