#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jul  1 11:43:33 2023
# Process ID: 23280
# Current directory: C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top_SNN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_SNN.tcl
# Log file: C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.runs/synth_1/top_SNN.vds
# Journal file: C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-5FEH4HR, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 17086 MB
#-----------------------------------------------------------
source top_SNN.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/utils_1/imports/synth_1/top_SNN.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/utils_1/imports/synth_1/top_SNN.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_SNN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26216
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.723 ; gain = 407.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_SNN' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN.vhd:24]
	Parameter NEURONS bound to: 784 - type: integer 
	Parameter PATH bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'input_layer' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:7' bound to instance 'INL' of component 'input_layer' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN.vhd:72]
INFO: [Synth 8-638] synthesizing module 'input_layer' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:22]
	Parameter NEURONS bound to: 784 - type: integer 
	Parameter PATH bound to: (null) - type: string 
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-638] synthesizing module 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'input_neuron' (0#1) [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:41]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Synth 8-3491] module 'input_neuron' declared at 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_neuron.vhd:34' bound to instance 'Neuron_Input_Instance' of component 'input_neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:10051]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'input_layer' (0#1) [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/input_layer.vhd:22]
	Parameter NEURONS bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Second_Layer' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Second_Layer.vhd:22]
	Parameter NEURONS bound to: 100 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Neuron' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Neuron.vhd:29]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM_Block' [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/RAM_block.vhd:24]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM_Block' (0#1) [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/RAM_block.vhd:24]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Neuron.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Neuron' (0#1) [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Neuron.vhd:29]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter PREV_LAYER bound to: 784 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Second_Layer.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'Second_Layer' (0#1) [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Second_Layer.vhd:22]
WARNING: [Synth 8-614] signal 'enable_winner' is read in the process but is not in the sensitivity list [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN.vhd:138]
WARNING: [Synth 8-614] signal 'labels' is read in the process but is not in the sensitivity list [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'top_SNN' (0#1) [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/top_SNN.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element hide_reg was removed.  [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/sources_1/new/Neuron.vhd:96]
WARNING: [Synth 8-7129] Port wr in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[0] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[1] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[2] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[3] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[4] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[5] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[6] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port ref_num[7] in module RAM_Block is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[0] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[1] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[2] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[3] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[4] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[5] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[6] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[7] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[8] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[9] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[10] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[11] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[12] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[13] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[14] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[15] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[16] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[17] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[18] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[19] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[20] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[21] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[22] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[23] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[24] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[25] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[26] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[27] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[28] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[29] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[30] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[31] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[32] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[33] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[34] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[35] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[36] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[37] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[38] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[39] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[40] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[41] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[42] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[43] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[44] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[45] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[46] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[47] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[48] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[49] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[50] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[51] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[52] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[53] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[54] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[55] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[56] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[57] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[58] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[59] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[60] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[61] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[62] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[63] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[64] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[65] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[66] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port spike_out_en[67] in module Neuron is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[31] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[30] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[29] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[28] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[27] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[26] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[25] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[24] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[23] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[22] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[21] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[20] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[19] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[18] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[17] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[16] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[15] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[14] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[13] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[12] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[11] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[10] in module input_layer is either unconnected or has no load
WARNING: [Synth 8-7129] Port i[9] in module input_layer is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2177.199 ; gain = 1371.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2177.199 ; gain = 1371.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 2177.199 ; gain = 1371.906
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2177.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/constrs_1/new/constr1.xdc]
Finished Parsing XDC File [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/constrs_1/new/constr1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/constrs_1/new/constr1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_SNN_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_SNN_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2871.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2871.914 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:02:17 ; elapsed = 00:02:23 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
top_SNN__GC0Second_Layer__GB6Second_Layer__GB5Second_Layer__GB4Second_Layer__GB3Second_Layer__GB2Second_Layer__GB1Second_Layer__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:17 ; elapsed = 00:02:23 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:17 ; elapsed = 00:02:24 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:02:18 ; elapsed = 00:02:24 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 96476
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+------------------------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.srcs/utils_1/imports/synth_1/top_SNN.dcp |
+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |Second_Layer__GB0_#REUSE# |           1|         0|
|2     |Second_Layer__GB1_#REUSE# |           1|         0|
|3     |Second_Layer__GB2_#REUSE# |           1|         0|
|4     |Second_Layer__GB3_#REUSE# |           1|         0|
|5     |Second_Layer__GB4_#REUSE# |           1|         0|
|6     |Second_Layer__GB5_#REUSE# |           1|         0|
|7     |Second_Layer__GB6_#REUSE# |           1|         0|
|8     |top_SNN__GC0_#REUSE#      |           1|         0|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:39 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |  2627|
|3     |LUT1   |  3903|
|4     |LUT2   |  4057|
|5     |LUT3   |   144|
|6     |LUT4   |  1721|
|7     |LUT5   |   827|
|8     |LUT6   |  3724|
|9     |FDCE   |  4329|
|10    |FDPE   |  1400|
|11    |FDRE   |    65|
|12    |LD     |   100|
|13    |LDCP   |     1|
|14    |LDP    |     1|
|15    |IBUF   |     3|
|16    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:40 . Memory (MB): peak = 2872.527 ; gain = 2067.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:44 . Memory (MB): peak = 2872.527 ; gain = 1371.906
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:40 . Memory (MB): peak = 2872.527 ; gain = 2067.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2872.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2872.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  LD => LDCE: 100 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: 95d4439
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:48 . Memory (MB): peak = 2872.527 ; gain = 2461.367
INFO: [Common 17-1381] The checkpoint 'C:/Users/rober/OneDrive/universita/anno2/tirocinio/fpga_implementation/project_1/project_1.runs/synth_1/top_SNN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_SNN_utilization_synth.rpt -pb top_SNN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  1 11:46:31 2023...
