Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c60138b545d42f39c31e45fe9dbda5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot moore_behav xil_defaultlib.moore -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3219] choice 's0' is already covered [H:/EEEN402/project_4_moore/project_4_moore.srcs/sources_1/new/moore.vhd:97]
ERROR: [VRFC 10-3219] choice 's0' is already covered [H:/EEEN402/project_4_moore/project_4_moore.srcs/sources_1/new/moore.vhd:101]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit moore in library work failed.
