;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_PC */
Rx_PC__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Rx_PC__0__MASK EQU 0x80
Rx_PC__0__PC EQU CYREG_PRT1_PC7
Rx_PC__0__PORT EQU 1
Rx_PC__0__SHIFT EQU 7
Rx_PC__AG EQU CYREG_PRT1_AG
Rx_PC__AMUX EQU CYREG_PRT1_AMUX
Rx_PC__BIE EQU CYREG_PRT1_BIE
Rx_PC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_PC__BYP EQU CYREG_PRT1_BYP
Rx_PC__CTL EQU CYREG_PRT1_CTL
Rx_PC__DM0 EQU CYREG_PRT1_DM0
Rx_PC__DM1 EQU CYREG_PRT1_DM1
Rx_PC__DM2 EQU CYREG_PRT1_DM2
Rx_PC__DR EQU CYREG_PRT1_DR
Rx_PC__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_PC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_PC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_PC__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_PC__MASK EQU 0x80
Rx_PC__PORT EQU 1
Rx_PC__PRT EQU CYREG_PRT1_PRT
Rx_PC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_PC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_PC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_PC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_PC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_PC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_PC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_PC__PS EQU CYREG_PRT1_PS
Rx_PC__SHIFT EQU 7
Rx_PC__SLW EQU CYREG_PRT1_SLW

/* TIA_1 */
TIA_1_SC__BST EQU CYREG_SC0_BST
TIA_1_SC__CLK EQU CYREG_SC0_CLK
TIA_1_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_1_SC__CMPINV_MASK EQU 0x01
TIA_1_SC__CPTR EQU CYREG_SC_CPTR
TIA_1_SC__CPTR_MASK EQU 0x01
TIA_1_SC__CR0 EQU CYREG_SC0_CR0
TIA_1_SC__CR1 EQU CYREG_SC0_CR1
TIA_1_SC__CR2 EQU CYREG_SC0_CR2
TIA_1_SC__MSK EQU CYREG_SC_MSK
TIA_1_SC__MSK_MASK EQU 0x01
TIA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_1_SC__PM_ACT_MSK EQU 0x01
TIA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_1_SC__PM_STBY_MSK EQU 0x01
TIA_1_SC__SR EQU CYREG_SC_SR
TIA_1_SC__SR_MASK EQU 0x01
TIA_1_SC__SW0 EQU CYREG_SC0_SW0
TIA_1_SC__SW10 EQU CYREG_SC0_SW10
TIA_1_SC__SW2 EQU CYREG_SC0_SW2
TIA_1_SC__SW3 EQU CYREG_SC0_SW3
TIA_1_SC__SW4 EQU CYREG_SC0_SW4
TIA_1_SC__SW6 EQU CYREG_SC0_SW6
TIA_1_SC__SW7 EQU CYREG_SC0_SW7
TIA_1_SC__SW8 EQU CYREG_SC0_SW8
TIA_1_SC__WRK1 EQU CYREG_SC_WRK1
TIA_1_SC__WRK1_MASK EQU 0x01

/* Tx_PC */
Tx_PC__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Tx_PC__0__MASK EQU 0x40
Tx_PC__0__PC EQU CYREG_PRT1_PC6
Tx_PC__0__PORT EQU 1
Tx_PC__0__SHIFT EQU 6
Tx_PC__AG EQU CYREG_PRT1_AG
Tx_PC__AMUX EQU CYREG_PRT1_AMUX
Tx_PC__BIE EQU CYREG_PRT1_BIE
Tx_PC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_PC__BYP EQU CYREG_PRT1_BYP
Tx_PC__CTL EQU CYREG_PRT1_CTL
Tx_PC__DM0 EQU CYREG_PRT1_DM0
Tx_PC__DM1 EQU CYREG_PRT1_DM1
Tx_PC__DM2 EQU CYREG_PRT1_DM2
Tx_PC__DR EQU CYREG_PRT1_DR
Tx_PC__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_PC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_PC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_PC__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_PC__MASK EQU 0x40
Tx_PC__PORT EQU 1
Tx_PC__PRT EQU CYREG_PRT1_PRT
Tx_PC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_PC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_PC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_PC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_PC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_PC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_PC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_PC__PS EQU CYREG_PRT1_PS
Tx_PC__SHIFT EQU 6
Tx_PC__SLW EQU CYREG_PRT1_SLW

/* RX_TFT */
RX_TFT__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RX_TFT__0__MASK EQU 0x10
RX_TFT__0__PC EQU CYREG_PRT12_PC4
RX_TFT__0__PORT EQU 12
RX_TFT__0__SHIFT EQU 4
RX_TFT__AG EQU CYREG_PRT12_AG
RX_TFT__BIE EQU CYREG_PRT12_BIE
RX_TFT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX_TFT__BYP EQU CYREG_PRT12_BYP
RX_TFT__DM0 EQU CYREG_PRT12_DM0
RX_TFT__DM1 EQU CYREG_PRT12_DM1
RX_TFT__DM2 EQU CYREG_PRT12_DM2
RX_TFT__DR EQU CYREG_PRT12_DR
RX_TFT__INP_DIS EQU CYREG_PRT12_INP_DIS
RX_TFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX_TFT__MASK EQU 0x10
RX_TFT__PORT EQU 12
RX_TFT__PRT EQU CYREG_PRT12_PRT
RX_TFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX_TFT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX_TFT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX_TFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX_TFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX_TFT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX_TFT__PS EQU CYREG_PRT12_PS
RX_TFT__SHIFT EQU 4
RX_TFT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX_TFT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX_TFT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX_TFT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX_TFT__SLW EQU CYREG_PRT12_SLW

/* TX_TFT */
TX_TFT__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TX_TFT__0__MASK EQU 0x20
TX_TFT__0__PC EQU CYREG_PRT12_PC5
TX_TFT__0__PORT EQU 12
TX_TFT__0__SHIFT EQU 5
TX_TFT__AG EQU CYREG_PRT12_AG
TX_TFT__BIE EQU CYREG_PRT12_BIE
TX_TFT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_TFT__BYP EQU CYREG_PRT12_BYP
TX_TFT__DM0 EQU CYREG_PRT12_DM0
TX_TFT__DM1 EQU CYREG_PRT12_DM1
TX_TFT__DM2 EQU CYREG_PRT12_DM2
TX_TFT__DR EQU CYREG_PRT12_DR
TX_TFT__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_TFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_TFT__MASK EQU 0x20
TX_TFT__PORT EQU 12
TX_TFT__PRT EQU CYREG_PRT12_PRT
TX_TFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_TFT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_TFT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_TFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_TFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_TFT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_TFT__PS EQU CYREG_PRT12_PS
TX_TFT__SHIFT EQU 5
TX_TFT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_TFT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_TFT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_TFT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_TFT__SLW EQU CYREG_PRT12_SLW

/* Timer1 */
Timer1_Function__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer1_Function__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer1_Function__INTC_MASK EQU 0x04
Timer1_Function__INTC_NUMBER EQU 2
Timer1_Function__INTC_PRIOR_NUM EQU 6
Timer1_Function__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Timer1_Function__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer1_Function__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Timer1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer1_TimerHW__PM_ACT_MSK EQU 0x01
Timer1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer1_TimerHW__PM_STBY_MSK EQU 0x01
Timer1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* emFile */
emFile_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_Clock_1__INDEX EQU 0x00
emFile_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_Clock_1__PM_ACT_MSK EQU 0x01
emFile_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_Clock_1__PM_STBY_MSK EQU 0x01
emFile_miso0__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
emFile_miso0__0__MASK EQU 0x08
emFile_miso0__0__PC EQU CYREG_PRT2_PC3
emFile_miso0__0__PORT EQU 2
emFile_miso0__0__SHIFT EQU 3
emFile_miso0__AG EQU CYREG_PRT2_AG
emFile_miso0__AMUX EQU CYREG_PRT2_AMUX
emFile_miso0__BIE EQU CYREG_PRT2_BIE
emFile_miso0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
emFile_miso0__BYP EQU CYREG_PRT2_BYP
emFile_miso0__CTL EQU CYREG_PRT2_CTL
emFile_miso0__DM0 EQU CYREG_PRT2_DM0
emFile_miso0__DM1 EQU CYREG_PRT2_DM1
emFile_miso0__DM2 EQU CYREG_PRT2_DM2
emFile_miso0__DR EQU CYREG_PRT2_DR
emFile_miso0__INP_DIS EQU CYREG_PRT2_INP_DIS
emFile_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
emFile_miso0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
emFile_miso0__LCD_EN EQU CYREG_PRT2_LCD_EN
emFile_miso0__MASK EQU 0x08
emFile_miso0__PORT EQU 2
emFile_miso0__PRT EQU CYREG_PRT2_PRT
emFile_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
emFile_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
emFile_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
emFile_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
emFile_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
emFile_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
emFile_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
emFile_miso0__PS EQU CYREG_PRT2_PS
emFile_miso0__SHIFT EQU 3
emFile_miso0__SLW EQU CYREG_PRT2_SLW
emFile_mosi0__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
emFile_mosi0__0__MASK EQU 0x02
emFile_mosi0__0__PC EQU CYREG_PRT2_PC1
emFile_mosi0__0__PORT EQU 2
emFile_mosi0__0__SHIFT EQU 1
emFile_mosi0__AG EQU CYREG_PRT2_AG
emFile_mosi0__AMUX EQU CYREG_PRT2_AMUX
emFile_mosi0__BIE EQU CYREG_PRT2_BIE
emFile_mosi0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
emFile_mosi0__BYP EQU CYREG_PRT2_BYP
emFile_mosi0__CTL EQU CYREG_PRT2_CTL
emFile_mosi0__DM0 EQU CYREG_PRT2_DM0
emFile_mosi0__DM1 EQU CYREG_PRT2_DM1
emFile_mosi0__DM2 EQU CYREG_PRT2_DM2
emFile_mosi0__DR EQU CYREG_PRT2_DR
emFile_mosi0__INP_DIS EQU CYREG_PRT2_INP_DIS
emFile_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
emFile_mosi0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
emFile_mosi0__LCD_EN EQU CYREG_PRT2_LCD_EN
emFile_mosi0__MASK EQU 0x02
emFile_mosi0__PORT EQU 2
emFile_mosi0__PRT EQU CYREG_PRT2_PRT
emFile_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
emFile_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
emFile_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
emFile_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
emFile_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
emFile_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
emFile_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
emFile_mosi0__PS EQU CYREG_PRT2_PS
emFile_mosi0__SHIFT EQU 1
emFile_mosi0__SLW EQU CYREG_PRT2_SLW
emFile_sclk0__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
emFile_sclk0__0__MASK EQU 0x04
emFile_sclk0__0__PC EQU CYREG_PRT2_PC2
emFile_sclk0__0__PORT EQU 2
emFile_sclk0__0__SHIFT EQU 2
emFile_sclk0__AG EQU CYREG_PRT2_AG
emFile_sclk0__AMUX EQU CYREG_PRT2_AMUX
emFile_sclk0__BIE EQU CYREG_PRT2_BIE
emFile_sclk0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
emFile_sclk0__BYP EQU CYREG_PRT2_BYP
emFile_sclk0__CTL EQU CYREG_PRT2_CTL
emFile_sclk0__DM0 EQU CYREG_PRT2_DM0
emFile_sclk0__DM1 EQU CYREG_PRT2_DM1
emFile_sclk0__DM2 EQU CYREG_PRT2_DM2
emFile_sclk0__DR EQU CYREG_PRT2_DR
emFile_sclk0__INP_DIS EQU CYREG_PRT2_INP_DIS
emFile_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
emFile_sclk0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
emFile_sclk0__LCD_EN EQU CYREG_PRT2_LCD_EN
emFile_sclk0__MASK EQU 0x04
emFile_sclk0__PORT EQU 2
emFile_sclk0__PRT EQU CYREG_PRT2_PRT
emFile_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
emFile_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
emFile_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
emFile_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
emFile_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
emFile_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
emFile_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
emFile_sclk0__PS EQU CYREG_PRT2_PS
emFile_sclk0__SHIFT EQU 2
emFile_sclk0__SLW EQU CYREG_PRT2_SLW
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
emFile_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB09_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB09_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB09_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB09_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB09_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB09_F1
emFile_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
emFile_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
emFile_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
emFile_SPI0_CS__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
emFile_SPI0_CS__0__MASK EQU 0x01
emFile_SPI0_CS__0__PC EQU CYREG_PRT2_PC0
emFile_SPI0_CS__0__PORT EQU 2
emFile_SPI0_CS__0__SHIFT EQU 0
emFile_SPI0_CS__AG EQU CYREG_PRT2_AG
emFile_SPI0_CS__AMUX EQU CYREG_PRT2_AMUX
emFile_SPI0_CS__BIE EQU CYREG_PRT2_BIE
emFile_SPI0_CS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
emFile_SPI0_CS__BYP EQU CYREG_PRT2_BYP
emFile_SPI0_CS__CTL EQU CYREG_PRT2_CTL
emFile_SPI0_CS__DM0 EQU CYREG_PRT2_DM0
emFile_SPI0_CS__DM1 EQU CYREG_PRT2_DM1
emFile_SPI0_CS__DM2 EQU CYREG_PRT2_DM2
emFile_SPI0_CS__DR EQU CYREG_PRT2_DR
emFile_SPI0_CS__INP_DIS EQU CYREG_PRT2_INP_DIS
emFile_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
emFile_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
emFile_SPI0_CS__LCD_EN EQU CYREG_PRT2_LCD_EN
emFile_SPI0_CS__MASK EQU 0x01
emFile_SPI0_CS__PORT EQU 2
emFile_SPI0_CS__PRT EQU CYREG_PRT2_PRT
emFile_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
emFile_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
emFile_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
emFile_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
emFile_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
emFile_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
emFile_SPI0_CS__PS EQU CYREG_PRT2_PS
emFile_SPI0_CS__SHIFT EQU 0
emFile_SPI0_CS__SLW EQU CYREG_PRT2_SLW

/* Pin_LED */
Pin_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_LED__0__MASK EQU 0x10
Pin_LED__0__PC EQU CYREG_PRT2_PC4
Pin_LED__0__PORT EQU 2
Pin_LED__0__SHIFT EQU 4
Pin_LED__AG EQU CYREG_PRT2_AG
Pin_LED__AMUX EQU CYREG_PRT2_AMUX
Pin_LED__BIE EQU CYREG_PRT2_BIE
Pin_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LED__BYP EQU CYREG_PRT2_BYP
Pin_LED__CTL EQU CYREG_PRT2_CTL
Pin_LED__DM0 EQU CYREG_PRT2_DM0
Pin_LED__DM1 EQU CYREG_PRT2_DM1
Pin_LED__DM2 EQU CYREG_PRT2_DM2
Pin_LED__DR EQU CYREG_PRT2_DR
Pin_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LED__MASK EQU 0x10
Pin_LED__PORT EQU 2
Pin_LED__PRT EQU CYREG_PRT2_PRT
Pin_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LED__PS EQU CYREG_PRT2_PS
Pin_LED__SHIFT EQU 4
Pin_LED__SLW EQU CYREG_PRT2_SLW

/* UART_PC */
UART_PC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_PC_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_PC_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_PC_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_PC_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_PC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_PC_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_PC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_PC_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_PC_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_PC_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_PC_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_PC_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_PC_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_PC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_PC_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_PC_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_PC_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_PC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_PC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_PC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_PC_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_PC_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_PC_BUART_sRX_RxSts__3__POS EQU 3
UART_PC_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_PC_BUART_sRX_RxSts__4__POS EQU 4
UART_PC_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_PC_BUART_sRX_RxSts__5__POS EQU 5
UART_PC_BUART_sRX_RxSts__MASK EQU 0x38
UART_PC_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_PC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_PC_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_PC_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_PC_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_PC_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_PC_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_PC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_PC_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_PC_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_PC_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_PC_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_PC_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_PC_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_PC_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_PC_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_PC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_PC_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_PC_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_PC_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_PC_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_PC_BUART_sTX_TxSts__0__POS EQU 0
UART_PC_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_PC_BUART_sTX_TxSts__1__POS EQU 1
UART_PC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_PC_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_PC_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_PC_BUART_sTX_TxSts__2__POS EQU 2
UART_PC_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_PC_BUART_sTX_TxSts__3__POS EQU 3
UART_PC_BUART_sTX_TxSts__MASK EQU 0x0F
UART_PC_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_PC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_PC_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_PC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_PC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_PC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_PC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_PC_IntClock__INDEX EQU 0x02
UART_PC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_PC_IntClock__PM_ACT_MSK EQU 0x04
UART_PC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_PC_IntClock__PM_STBY_MSK EQU 0x04

/* UART_TFT */
UART_TFT_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_TFT_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_TFT_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_TFT_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_TFT_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_TFT_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_TFT_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_TFT_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_TFT_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_TFT_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_TFT_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_TFT_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_TFT_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_TFT_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_TFT_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_TFT_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_TFT_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_TFT_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_TFT_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_TFT_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_TFT_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_TFT_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_TFT_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_TFT_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_TFT_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_TFT_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_TFT_BUART_sRX_RxSts__3__POS EQU 3
UART_TFT_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_TFT_BUART_sRX_RxSts__4__POS EQU 4
UART_TFT_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_TFT_BUART_sRX_RxSts__5__POS EQU 5
UART_TFT_BUART_sRX_RxSts__MASK EQU 0x38
UART_TFT_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_TFT_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_TFT_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_TFT_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_TFT_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_TFT_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_TFT_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_TFT_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_TFT_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_TFT_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_TFT_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_TFT_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_TFT_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_TFT_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_TFT_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_TFT_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TFT_BUART_sTX_TxSts__0__POS EQU 0
UART_TFT_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TFT_BUART_sTX_TxSts__1__POS EQU 1
UART_TFT_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_TFT_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_TFT_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TFT_BUART_sTX_TxSts__2__POS EQU 2
UART_TFT_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TFT_BUART_sTX_TxSts__3__POS EQU 3
UART_TFT_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TFT_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_TFT_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_TFT_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_TFT_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_TFT_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_TFT_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_TFT_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TFT_IntClock__INDEX EQU 0x03
UART_TFT_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TFT_IntClock__PM_ACT_MSK EQU 0x08
UART_TFT_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TFT_IntClock__PM_STBY_MSK EQU 0x08
UART_TFT_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TFT_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TFT_RXInternalInterrupt__INTC_MASK EQU 0x10
UART_TFT_RXInternalInterrupt__INTC_NUMBER EQU 4
UART_TFT_RXInternalInterrupt__INTC_PRIOR_NUM EQU 6
UART_TFT_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_TFT_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TFT_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TFT_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TFT_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TFT_TXInternalInterrupt__INTC_MASK EQU 0x20
UART_TFT_TXInternalInterrupt__INTC_NUMBER EQU 5
UART_TFT_TXInternalInterrupt__INTC_PRIOR_NUM EQU 6
UART_TFT_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
UART_TFT_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TFT_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Interr_PC */
Interr_PC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interr_PC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interr_PC__INTC_MASK EQU 0x01
Interr_PC__INTC_NUMBER EQU 0
Interr_PC__INTC_PRIOR_NUM EQU 5
Interr_PC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Interr_PC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interr_PC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PGA_Photo */
PGA_Photo_SC__BST EQU CYREG_SC1_BST
PGA_Photo_SC__CLK EQU CYREG_SC1_CLK
PGA_Photo_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_Photo_SC__CMPINV_MASK EQU 0x02
PGA_Photo_SC__CPTR EQU CYREG_SC_CPTR
PGA_Photo_SC__CPTR_MASK EQU 0x02
PGA_Photo_SC__CR0 EQU CYREG_SC1_CR0
PGA_Photo_SC__CR1 EQU CYREG_SC1_CR1
PGA_Photo_SC__CR2 EQU CYREG_SC1_CR2
PGA_Photo_SC__MSK EQU CYREG_SC_MSK
PGA_Photo_SC__MSK_MASK EQU 0x02
PGA_Photo_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_Photo_SC__PM_ACT_MSK EQU 0x02
PGA_Photo_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_Photo_SC__PM_STBY_MSK EQU 0x02
PGA_Photo_SC__SR EQU CYREG_SC_SR
PGA_Photo_SC__SR_MASK EQU 0x02
PGA_Photo_SC__SW0 EQU CYREG_SC1_SW0
PGA_Photo_SC__SW10 EQU CYREG_SC1_SW10
PGA_Photo_SC__SW2 EQU CYREG_SC1_SW2
PGA_Photo_SC__SW3 EQU CYREG_SC1_SW3
PGA_Photo_SC__SW4 EQU CYREG_SC1_SW4
PGA_Photo_SC__SW6 EQU CYREG_SC1_SW6
PGA_Photo_SC__SW7 EQU CYREG_SC1_SW7
PGA_Photo_SC__SW8 EQU CYREG_SC1_SW8
PGA_Photo_SC__WRK1 EQU CYREG_SC_WRK1
PGA_Photo_SC__WRK1_MASK EQU 0x02

/* Interr_TFT */
Interr_TFT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Interr_TFT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Interr_TFT__INTC_MASK EQU 0x02
Interr_TFT__INTC_NUMBER EQU 1
Interr_TFT__INTC_PRIOR_NUM EQU 6
Interr_TFT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Interr_TFT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Interr_TFT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Output1 */
Pin_Output1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_Output1__0__MASK EQU 0x10
Pin_Output1__0__PC EQU CYREG_PRT1_PC4
Pin_Output1__0__PORT EQU 1
Pin_Output1__0__SHIFT EQU 4
Pin_Output1__AG EQU CYREG_PRT1_AG
Pin_Output1__AMUX EQU CYREG_PRT1_AMUX
Pin_Output1__BIE EQU CYREG_PRT1_BIE
Pin_Output1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Output1__BYP EQU CYREG_PRT1_BYP
Pin_Output1__CTL EQU CYREG_PRT1_CTL
Pin_Output1__DM0 EQU CYREG_PRT1_DM0
Pin_Output1__DM1 EQU CYREG_PRT1_DM1
Pin_Output1__DM2 EQU CYREG_PRT1_DM2
Pin_Output1__DR EQU CYREG_PRT1_DR
Pin_Output1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Output1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Output1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Output1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Output1__MASK EQU 0x10
Pin_Output1__PORT EQU 1
Pin_Output1__PRT EQU CYREG_PRT1_PRT
Pin_Output1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Output1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Output1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Output1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Output1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Output1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Output1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Output1__PS EQU CYREG_PRT1_PS
Pin_Output1__SHIFT EQU 4
Pin_Output1__SLW EQU CYREG_PRT1_SLW

/* Pin_Output2 */
Pin_Output2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_Output2__0__MASK EQU 0x04
Pin_Output2__0__PC EQU CYREG_PRT1_PC2
Pin_Output2__0__PORT EQU 1
Pin_Output2__0__SHIFT EQU 2
Pin_Output2__AG EQU CYREG_PRT1_AG
Pin_Output2__AMUX EQU CYREG_PRT1_AMUX
Pin_Output2__BIE EQU CYREG_PRT1_BIE
Pin_Output2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Output2__BYP EQU CYREG_PRT1_BYP
Pin_Output2__CTL EQU CYREG_PRT1_CTL
Pin_Output2__DM0 EQU CYREG_PRT1_DM0
Pin_Output2__DM1 EQU CYREG_PRT1_DM1
Pin_Output2__DM2 EQU CYREG_PRT1_DM2
Pin_Output2__DR EQU CYREG_PRT1_DR
Pin_Output2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Output2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Output2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Output2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Output2__MASK EQU 0x04
Pin_Output2__PORT EQU 1
Pin_Output2__PRT EQU CYREG_PRT1_PRT
Pin_Output2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Output2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Output2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Output2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Output2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Output2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Output2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Output2__PS EQU CYREG_PRT1_PS
Pin_Output2__SHIFT EQU 2
Pin_Output2__SLW EQU CYREG_PRT1_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

/* Pin_LaserEN1 */
Pin_LaserEN1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_LaserEN1__0__MASK EQU 0x01
Pin_LaserEN1__0__PC EQU CYREG_PRT12_PC0
Pin_LaserEN1__0__PORT EQU 12
Pin_LaserEN1__0__SHIFT EQU 0
Pin_LaserEN1__AG EQU CYREG_PRT12_AG
Pin_LaserEN1__BIE EQU CYREG_PRT12_BIE
Pin_LaserEN1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_LaserEN1__BYP EQU CYREG_PRT12_BYP
Pin_LaserEN1__DM0 EQU CYREG_PRT12_DM0
Pin_LaserEN1__DM1 EQU CYREG_PRT12_DM1
Pin_LaserEN1__DM2 EQU CYREG_PRT12_DM2
Pin_LaserEN1__DR EQU CYREG_PRT12_DR
Pin_LaserEN1__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_LaserEN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_LaserEN1__MASK EQU 0x01
Pin_LaserEN1__PORT EQU 12
Pin_LaserEN1__PRT EQU CYREG_PRT12_PRT
Pin_LaserEN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_LaserEN1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_LaserEN1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_LaserEN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_LaserEN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_LaserEN1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_LaserEN1__PS EQU CYREG_PRT12_PS
Pin_LaserEN1__SHIFT EQU 0
Pin_LaserEN1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_LaserEN1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_LaserEN1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_LaserEN1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_LaserEN1__SLW EQU CYREG_PRT12_SLW

/* Pin_LaserEN2 */
Pin_LaserEN2__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_LaserEN2__0__MASK EQU 0x02
Pin_LaserEN2__0__PC EQU CYREG_PRT12_PC1
Pin_LaserEN2__0__PORT EQU 12
Pin_LaserEN2__0__SHIFT EQU 1
Pin_LaserEN2__AG EQU CYREG_PRT12_AG
Pin_LaserEN2__BIE EQU CYREG_PRT12_BIE
Pin_LaserEN2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_LaserEN2__BYP EQU CYREG_PRT12_BYP
Pin_LaserEN2__DM0 EQU CYREG_PRT12_DM0
Pin_LaserEN2__DM1 EQU CYREG_PRT12_DM1
Pin_LaserEN2__DM2 EQU CYREG_PRT12_DM2
Pin_LaserEN2__DR EQU CYREG_PRT12_DR
Pin_LaserEN2__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_LaserEN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_LaserEN2__MASK EQU 0x02
Pin_LaserEN2__PORT EQU 12
Pin_LaserEN2__PRT EQU CYREG_PRT12_PRT
Pin_LaserEN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_LaserEN2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_LaserEN2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_LaserEN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_LaserEN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_LaserEN2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_LaserEN2__PS EQU CYREG_PRT12_PS
Pin_LaserEN2__SHIFT EQU 1
Pin_LaserEN2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_LaserEN2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_LaserEN2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_LaserEN2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_LaserEN2__SLW EQU CYREG_PRT12_SLW

/* Pin_IRLaserEN */
Pin_IRLaserEN__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_IRLaserEN__0__MASK EQU 0x20
Pin_IRLaserEN__0__PC EQU CYREG_PRT1_PC5
Pin_IRLaserEN__0__PORT EQU 1
Pin_IRLaserEN__0__SHIFT EQU 5
Pin_IRLaserEN__AG EQU CYREG_PRT1_AG
Pin_IRLaserEN__AMUX EQU CYREG_PRT1_AMUX
Pin_IRLaserEN__BIE EQU CYREG_PRT1_BIE
Pin_IRLaserEN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_IRLaserEN__BYP EQU CYREG_PRT1_BYP
Pin_IRLaserEN__CTL EQU CYREG_PRT1_CTL
Pin_IRLaserEN__DM0 EQU CYREG_PRT1_DM0
Pin_IRLaserEN__DM1 EQU CYREG_PRT1_DM1
Pin_IRLaserEN__DM2 EQU CYREG_PRT1_DM2
Pin_IRLaserEN__DR EQU CYREG_PRT1_DR
Pin_IRLaserEN__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_IRLaserEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_IRLaserEN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_IRLaserEN__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_IRLaserEN__MASK EQU 0x20
Pin_IRLaserEN__PORT EQU 1
Pin_IRLaserEN__PRT EQU CYREG_PRT1_PRT
Pin_IRLaserEN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_IRLaserEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_IRLaserEN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_IRLaserEN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_IRLaserEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_IRLaserEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_IRLaserEN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_IRLaserEN__PS EQU CYREG_PRT1_PS
Pin_IRLaserEN__SHIFT EQU 5
Pin_IRLaserEN__SLW EQU CYREG_PRT1_SLW

/* Pin_StepperEN */
Pin_StepperEN__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_StepperEN__0__MASK EQU 0x80
Pin_StepperEN__0__PC EQU CYREG_PRT3_PC7
Pin_StepperEN__0__PORT EQU 3
Pin_StepperEN__0__SHIFT EQU 7
Pin_StepperEN__AG EQU CYREG_PRT3_AG
Pin_StepperEN__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperEN__BIE EQU CYREG_PRT3_BIE
Pin_StepperEN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperEN__BYP EQU CYREG_PRT3_BYP
Pin_StepperEN__CTL EQU CYREG_PRT3_CTL
Pin_StepperEN__DM0 EQU CYREG_PRT3_DM0
Pin_StepperEN__DM1 EQU CYREG_PRT3_DM1
Pin_StepperEN__DM2 EQU CYREG_PRT3_DM2
Pin_StepperEN__DR EQU CYREG_PRT3_DR
Pin_StepperEN__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperEN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperEN__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperEN__MASK EQU 0x80
Pin_StepperEN__PORT EQU 3
Pin_StepperEN__PRT EQU CYREG_PRT3_PRT
Pin_StepperEN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperEN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperEN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperEN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperEN__PS EQU CYREG_PRT3_PS
Pin_StepperEN__SHIFT EQU 7
Pin_StepperEN__SLW EQU CYREG_PRT3_SLW

/* Pin_ArdControl */
Pin_ArdControl__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Pin_ArdControl__0__MASK EQU 0x04
Pin_ArdControl__0__PC EQU CYREG_PRT12_PC2
Pin_ArdControl__0__PORT EQU 12
Pin_ArdControl__0__SHIFT EQU 2
Pin_ArdControl__AG EQU CYREG_PRT12_AG
Pin_ArdControl__BIE EQU CYREG_PRT12_BIE
Pin_ArdControl__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_ArdControl__BYP EQU CYREG_PRT12_BYP
Pin_ArdControl__DM0 EQU CYREG_PRT12_DM0
Pin_ArdControl__DM1 EQU CYREG_PRT12_DM1
Pin_ArdControl__DM2 EQU CYREG_PRT12_DM2
Pin_ArdControl__DR EQU CYREG_PRT12_DR
Pin_ArdControl__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_ArdControl__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_ArdControl__MASK EQU 0x04
Pin_ArdControl__PORT EQU 12
Pin_ArdControl__PRT EQU CYREG_PRT12_PRT
Pin_ArdControl__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_ArdControl__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_ArdControl__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_ArdControl__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_ArdControl__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_ArdControl__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_ArdControl__PS EQU CYREG_PRT12_PS
Pin_ArdControl__SHIFT EQU 2
Pin_ArdControl__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_ArdControl__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_ArdControl__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_ArdControl__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_ArdControl__SLW EQU CYREG_PRT12_SLW

/* Pin_PhotoDiode */
Pin_PhotoDiode__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_PhotoDiode__0__MASK EQU 0x10
Pin_PhotoDiode__0__PC EQU CYREG_PRT0_PC4
Pin_PhotoDiode__0__PORT EQU 0
Pin_PhotoDiode__0__SHIFT EQU 4
Pin_PhotoDiode__AG EQU CYREG_PRT0_AG
Pin_PhotoDiode__AMUX EQU CYREG_PRT0_AMUX
Pin_PhotoDiode__BIE EQU CYREG_PRT0_BIE
Pin_PhotoDiode__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PhotoDiode__BYP EQU CYREG_PRT0_BYP
Pin_PhotoDiode__CTL EQU CYREG_PRT0_CTL
Pin_PhotoDiode__DM0 EQU CYREG_PRT0_DM0
Pin_PhotoDiode__DM1 EQU CYREG_PRT0_DM1
Pin_PhotoDiode__DM2 EQU CYREG_PRT0_DM2
Pin_PhotoDiode__DR EQU CYREG_PRT0_DR
Pin_PhotoDiode__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PhotoDiode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PhotoDiode__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PhotoDiode__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PhotoDiode__MASK EQU 0x10
Pin_PhotoDiode__PORT EQU 0
Pin_PhotoDiode__PRT EQU CYREG_PRT0_PRT
Pin_PhotoDiode__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PhotoDiode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PhotoDiode__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PhotoDiode__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PhotoDiode__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PhotoDiode__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PhotoDiode__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PhotoDiode__PS EQU CYREG_PRT0_PS
Pin_PhotoDiode__SHIFT EQU 4
Pin_PhotoDiode__SLW EQU CYREG_PRT0_SLW

/* Pin_StepperCLK */
Pin_StepperCLK__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_StepperCLK__0__MASK EQU 0x02
Pin_StepperCLK__0__PC EQU CYREG_PRT3_PC1
Pin_StepperCLK__0__PORT EQU 3
Pin_StepperCLK__0__SHIFT EQU 1
Pin_StepperCLK__AG EQU CYREG_PRT3_AG
Pin_StepperCLK__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperCLK__BIE EQU CYREG_PRT3_BIE
Pin_StepperCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperCLK__BYP EQU CYREG_PRT3_BYP
Pin_StepperCLK__CTL EQU CYREG_PRT3_CTL
Pin_StepperCLK__DM0 EQU CYREG_PRT3_DM0
Pin_StepperCLK__DM1 EQU CYREG_PRT3_DM1
Pin_StepperCLK__DM2 EQU CYREG_PRT3_DM2
Pin_StepperCLK__DR EQU CYREG_PRT3_DR
Pin_StepperCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperCLK__MASK EQU 0x02
Pin_StepperCLK__PORT EQU 3
Pin_StepperCLK__PRT EQU CYREG_PRT3_PRT
Pin_StepperCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperCLK__PS EQU CYREG_PRT3_PS
Pin_StepperCLK__SHIFT EQU 1
Pin_StepperCLK__SLW EQU CYREG_PRT3_SLW

/* Pin_StepperDIR */
Pin_StepperDIR__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_StepperDIR__0__MASK EQU 0x01
Pin_StepperDIR__0__PC EQU CYREG_PRT3_PC0
Pin_StepperDIR__0__PORT EQU 3
Pin_StepperDIR__0__SHIFT EQU 0
Pin_StepperDIR__AG EQU CYREG_PRT3_AG
Pin_StepperDIR__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperDIR__BIE EQU CYREG_PRT3_BIE
Pin_StepperDIR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperDIR__BYP EQU CYREG_PRT3_BYP
Pin_StepperDIR__CTL EQU CYREG_PRT3_CTL
Pin_StepperDIR__DM0 EQU CYREG_PRT3_DM0
Pin_StepperDIR__DM1 EQU CYREG_PRT3_DM1
Pin_StepperDIR__DM2 EQU CYREG_PRT3_DM2
Pin_StepperDIR__DR EQU CYREG_PRT3_DR
Pin_StepperDIR__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperDIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperDIR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperDIR__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperDIR__MASK EQU 0x01
Pin_StepperDIR__PORT EQU 3
Pin_StepperDIR__PRT EQU CYREG_PRT3_PRT
Pin_StepperDIR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperDIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperDIR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperDIR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperDIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperDIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperDIR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperDIR__PS EQU CYREG_PRT3_PS
Pin_StepperDIR__SHIFT EQU 0
Pin_StepperDIR__SLW EQU CYREG_PRT3_SLW

/* Pin_StepperMS1 */
Pin_StepperMS1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_StepperMS1__0__MASK EQU 0x40
Pin_StepperMS1__0__PC EQU CYREG_PRT3_PC6
Pin_StepperMS1__0__PORT EQU 3
Pin_StepperMS1__0__SHIFT EQU 6
Pin_StepperMS1__AG EQU CYREG_PRT3_AG
Pin_StepperMS1__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperMS1__BIE EQU CYREG_PRT3_BIE
Pin_StepperMS1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperMS1__BYP EQU CYREG_PRT3_BYP
Pin_StepperMS1__CTL EQU CYREG_PRT3_CTL
Pin_StepperMS1__DM0 EQU CYREG_PRT3_DM0
Pin_StepperMS1__DM1 EQU CYREG_PRT3_DM1
Pin_StepperMS1__DM2 EQU CYREG_PRT3_DM2
Pin_StepperMS1__DR EQU CYREG_PRT3_DR
Pin_StepperMS1__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperMS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperMS1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperMS1__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperMS1__MASK EQU 0x40
Pin_StepperMS1__PORT EQU 3
Pin_StepperMS1__PRT EQU CYREG_PRT3_PRT
Pin_StepperMS1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperMS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperMS1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperMS1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperMS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperMS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperMS1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperMS1__PS EQU CYREG_PRT3_PS
Pin_StepperMS1__SHIFT EQU 6
Pin_StepperMS1__SLW EQU CYREG_PRT3_SLW

/* Pin_StepperMS2 */
Pin_StepperMS2__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_StepperMS2__0__MASK EQU 0x20
Pin_StepperMS2__0__PC EQU CYREG_PRT3_PC5
Pin_StepperMS2__0__PORT EQU 3
Pin_StepperMS2__0__SHIFT EQU 5
Pin_StepperMS2__AG EQU CYREG_PRT3_AG
Pin_StepperMS2__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperMS2__BIE EQU CYREG_PRT3_BIE
Pin_StepperMS2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperMS2__BYP EQU CYREG_PRT3_BYP
Pin_StepperMS2__CTL EQU CYREG_PRT3_CTL
Pin_StepperMS2__DM0 EQU CYREG_PRT3_DM0
Pin_StepperMS2__DM1 EQU CYREG_PRT3_DM1
Pin_StepperMS2__DM2 EQU CYREG_PRT3_DM2
Pin_StepperMS2__DR EQU CYREG_PRT3_DR
Pin_StepperMS2__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperMS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperMS2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperMS2__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperMS2__MASK EQU 0x20
Pin_StepperMS2__PORT EQU 3
Pin_StepperMS2__PRT EQU CYREG_PRT3_PRT
Pin_StepperMS2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperMS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperMS2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperMS2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperMS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperMS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperMS2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperMS2__PS EQU CYREG_PRT3_PS
Pin_StepperMS2__SHIFT EQU 5
Pin_StepperMS2__SLW EQU CYREG_PRT3_SLW

/* Pin_StepperMS3 */
Pin_StepperMS3__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_StepperMS3__0__MASK EQU 0x10
Pin_StepperMS3__0__PC EQU CYREG_PRT3_PC4
Pin_StepperMS3__0__PORT EQU 3
Pin_StepperMS3__0__SHIFT EQU 4
Pin_StepperMS3__AG EQU CYREG_PRT3_AG
Pin_StepperMS3__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperMS3__BIE EQU CYREG_PRT3_BIE
Pin_StepperMS3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperMS3__BYP EQU CYREG_PRT3_BYP
Pin_StepperMS3__CTL EQU CYREG_PRT3_CTL
Pin_StepperMS3__DM0 EQU CYREG_PRT3_DM0
Pin_StepperMS3__DM1 EQU CYREG_PRT3_DM1
Pin_StepperMS3__DM2 EQU CYREG_PRT3_DM2
Pin_StepperMS3__DR EQU CYREG_PRT3_DR
Pin_StepperMS3__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperMS3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperMS3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperMS3__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperMS3__MASK EQU 0x10
Pin_StepperMS3__PORT EQU 3
Pin_StepperMS3__PRT EQU CYREG_PRT3_PRT
Pin_StepperMS3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperMS3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperMS3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperMS3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperMS3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperMS3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperMS3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperMS3__PS EQU CYREG_PRT3_PS
Pin_StepperMS3__SHIFT EQU 4
Pin_StepperMS3__SLW EQU CYREG_PRT3_SLW

/* Pin_StepperRES */
Pin_StepperRES__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_StepperRES__0__MASK EQU 0x08
Pin_StepperRES__0__PC EQU CYREG_PRT3_PC3
Pin_StepperRES__0__PORT EQU 3
Pin_StepperRES__0__SHIFT EQU 3
Pin_StepperRES__AG EQU CYREG_PRT3_AG
Pin_StepperRES__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperRES__BIE EQU CYREG_PRT3_BIE
Pin_StepperRES__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperRES__BYP EQU CYREG_PRT3_BYP
Pin_StepperRES__CTL EQU CYREG_PRT3_CTL
Pin_StepperRES__DM0 EQU CYREG_PRT3_DM0
Pin_StepperRES__DM1 EQU CYREG_PRT3_DM1
Pin_StepperRES__DM2 EQU CYREG_PRT3_DM2
Pin_StepperRES__DR EQU CYREG_PRT3_DR
Pin_StepperRES__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperRES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperRES__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperRES__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperRES__MASK EQU 0x08
Pin_StepperRES__PORT EQU 3
Pin_StepperRES__PRT EQU CYREG_PRT3_PRT
Pin_StepperRES__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperRES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperRES__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperRES__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperRES__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperRES__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperRES__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperRES__PS EQU CYREG_PRT3_PS
Pin_StepperRES__SHIFT EQU 3
Pin_StepperRES__SLW EQU CYREG_PRT3_SLW

/* Pin_StepperSLEEP */
Pin_StepperSLEEP__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_StepperSLEEP__0__MASK EQU 0x04
Pin_StepperSLEEP__0__PC EQU CYREG_PRT3_PC2
Pin_StepperSLEEP__0__PORT EQU 3
Pin_StepperSLEEP__0__SHIFT EQU 2
Pin_StepperSLEEP__AG EQU CYREG_PRT3_AG
Pin_StepperSLEEP__AMUX EQU CYREG_PRT3_AMUX
Pin_StepperSLEEP__BIE EQU CYREG_PRT3_BIE
Pin_StepperSLEEP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_StepperSLEEP__BYP EQU CYREG_PRT3_BYP
Pin_StepperSLEEP__CTL EQU CYREG_PRT3_CTL
Pin_StepperSLEEP__DM0 EQU CYREG_PRT3_DM0
Pin_StepperSLEEP__DM1 EQU CYREG_PRT3_DM1
Pin_StepperSLEEP__DM2 EQU CYREG_PRT3_DM2
Pin_StepperSLEEP__DR EQU CYREG_PRT3_DR
Pin_StepperSLEEP__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_StepperSLEEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_StepperSLEEP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_StepperSLEEP__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_StepperSLEEP__MASK EQU 0x04
Pin_StepperSLEEP__PORT EQU 3
Pin_StepperSLEEP__PRT EQU CYREG_PRT3_PRT
Pin_StepperSLEEP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_StepperSLEEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_StepperSLEEP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_StepperSLEEP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_StepperSLEEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_StepperSLEEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_StepperSLEEP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_StepperSLEEP__PS EQU CYREG_PRT3_PS
Pin_StepperSLEEP__SHIFT EQU 2
Pin_StepperSLEEP__SLW EQU CYREG_PRT3_SLW

/* LED_slider_val_sent */
LED_slider_val_sent__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LED_slider_val_sent__0__MASK EQU 0x20
LED_slider_val_sent__0__PC EQU CYREG_PRT2_PC5
LED_slider_val_sent__0__PORT EQU 2
LED_slider_val_sent__0__SHIFT EQU 5
LED_slider_val_sent__AG EQU CYREG_PRT2_AG
LED_slider_val_sent__AMUX EQU CYREG_PRT2_AMUX
LED_slider_val_sent__BIE EQU CYREG_PRT2_BIE
LED_slider_val_sent__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_slider_val_sent__BYP EQU CYREG_PRT2_BYP
LED_slider_val_sent__CTL EQU CYREG_PRT2_CTL
LED_slider_val_sent__DM0 EQU CYREG_PRT2_DM0
LED_slider_val_sent__DM1 EQU CYREG_PRT2_DM1
LED_slider_val_sent__DM2 EQU CYREG_PRT2_DM2
LED_slider_val_sent__DR EQU CYREG_PRT2_DR
LED_slider_val_sent__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_slider_val_sent__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_slider_val_sent__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_slider_val_sent__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_slider_val_sent__MASK EQU 0x20
LED_slider_val_sent__PORT EQU 2
LED_slider_val_sent__PRT EQU CYREG_PRT2_PRT
LED_slider_val_sent__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_slider_val_sent__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_slider_val_sent__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_slider_val_sent__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_slider_val_sent__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_slider_val_sent__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_slider_val_sent__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_slider_val_sent__PS EQU CYREG_PRT2_PS
LED_slider_val_sent__SHIFT EQU 5
LED_slider_val_sent__SLW EQU CYREG_PRT2_SLW

/* LED_Measurement_running */
LED_Measurement_running__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
LED_Measurement_running__0__MASK EQU 0x80
LED_Measurement_running__0__PC EQU CYREG_PRT2_PC7
LED_Measurement_running__0__PORT EQU 2
LED_Measurement_running__0__SHIFT EQU 7
LED_Measurement_running__AG EQU CYREG_PRT2_AG
LED_Measurement_running__AMUX EQU CYREG_PRT2_AMUX
LED_Measurement_running__BIE EQU CYREG_PRT2_BIE
LED_Measurement_running__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Measurement_running__BYP EQU CYREG_PRT2_BYP
LED_Measurement_running__CTL EQU CYREG_PRT2_CTL
LED_Measurement_running__DM0 EQU CYREG_PRT2_DM0
LED_Measurement_running__DM1 EQU CYREG_PRT2_DM1
LED_Measurement_running__DM2 EQU CYREG_PRT2_DM2
LED_Measurement_running__DR EQU CYREG_PRT2_DR
LED_Measurement_running__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Measurement_running__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Measurement_running__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Measurement_running__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Measurement_running__MASK EQU 0x80
LED_Measurement_running__PORT EQU 2
LED_Measurement_running__PRT EQU CYREG_PRT2_PRT
LED_Measurement_running__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Measurement_running__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Measurement_running__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Measurement_running__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Measurement_running__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Measurement_running__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Measurement_running__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Measurement_running__PS EQU CYREG_PRT2_PS
LED_Measurement_running__SHIFT EQU 7
LED_Measurement_running__SLW EQU CYREG_PRT2_SLW

/* LED_slider_val_received */
LED_slider_val_received__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
LED_slider_val_received__0__MASK EQU 0x40
LED_slider_val_received__0__PC EQU CYREG_PRT2_PC6
LED_slider_val_received__0__PORT EQU 2
LED_slider_val_received__0__SHIFT EQU 6
LED_slider_val_received__AG EQU CYREG_PRT2_AG
LED_slider_val_received__AMUX EQU CYREG_PRT2_AMUX
LED_slider_val_received__BIE EQU CYREG_PRT2_BIE
LED_slider_val_received__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_slider_val_received__BYP EQU CYREG_PRT2_BYP
LED_slider_val_received__CTL EQU CYREG_PRT2_CTL
LED_slider_val_received__DM0 EQU CYREG_PRT2_DM0
LED_slider_val_received__DM1 EQU CYREG_PRT2_DM1
LED_slider_val_received__DM2 EQU CYREG_PRT2_DM2
LED_slider_val_received__DR EQU CYREG_PRT2_DR
LED_slider_val_received__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_slider_val_received__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_slider_val_received__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_slider_val_received__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_slider_val_received__MASK EQU 0x40
LED_slider_val_received__PORT EQU 2
LED_slider_val_received__PRT EQU CYREG_PRT2_PRT
LED_slider_val_received__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_slider_val_received__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_slider_val_received__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_slider_val_received__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_slider_val_received__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_slider_val_received__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_slider_val_received__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_slider_val_received__PS EQU CYREG_PRT2_PS
LED_slider_val_received__SHIFT EQU 6
LED_slider_val_received__SLW EQU CYREG_PRT2_SLW

/* Analog_Digital_Converter */
Analog_Digital_Converter_ADC_SAR__CLK EQU CYREG_SAR1_CLK
Analog_Digital_Converter_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
Analog_Digital_Converter_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
Analog_Digital_Converter_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
Analog_Digital_Converter_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
Analog_Digital_Converter_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
Analog_Digital_Converter_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
Analog_Digital_Converter_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
Analog_Digital_Converter_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Analog_Digital_Converter_ADC_SAR__PM_ACT_MSK EQU 0x02
Analog_Digital_Converter_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Analog_Digital_Converter_ADC_SAR__PM_STBY_MSK EQU 0x02
Analog_Digital_Converter_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
Analog_Digital_Converter_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
Analog_Digital_Converter_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
Analog_Digital_Converter_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
Analog_Digital_Converter_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
Analog_Digital_Converter_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
Analog_Digital_Converter_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
Analog_Digital_Converter_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
Analog_Digital_Converter_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Analog_Digital_Converter_Bypass__0__MASK EQU 0x04
Analog_Digital_Converter_Bypass__0__PC EQU CYREG_PRT0_PC2
Analog_Digital_Converter_Bypass__0__PORT EQU 0
Analog_Digital_Converter_Bypass__0__SHIFT EQU 2
Analog_Digital_Converter_Bypass__AG EQU CYREG_PRT0_AG
Analog_Digital_Converter_Bypass__AMUX EQU CYREG_PRT0_AMUX
Analog_Digital_Converter_Bypass__BIE EQU CYREG_PRT0_BIE
Analog_Digital_Converter_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Analog_Digital_Converter_Bypass__BYP EQU CYREG_PRT0_BYP
Analog_Digital_Converter_Bypass__CTL EQU CYREG_PRT0_CTL
Analog_Digital_Converter_Bypass__DM0 EQU CYREG_PRT0_DM0
Analog_Digital_Converter_Bypass__DM1 EQU CYREG_PRT0_DM1
Analog_Digital_Converter_Bypass__DM2 EQU CYREG_PRT0_DM2
Analog_Digital_Converter_Bypass__DR EQU CYREG_PRT0_DR
Analog_Digital_Converter_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
Analog_Digital_Converter_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Analog_Digital_Converter_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Analog_Digital_Converter_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
Analog_Digital_Converter_Bypass__MASK EQU 0x04
Analog_Digital_Converter_Bypass__PORT EQU 0
Analog_Digital_Converter_Bypass__PRT EQU CYREG_PRT0_PRT
Analog_Digital_Converter_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Analog_Digital_Converter_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Analog_Digital_Converter_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Analog_Digital_Converter_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Analog_Digital_Converter_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Analog_Digital_Converter_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Analog_Digital_Converter_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Analog_Digital_Converter_Bypass__PS EQU CYREG_PRT0_PS
Analog_Digital_Converter_Bypass__SHIFT EQU 2
Analog_Digital_Converter_Bypass__SLW EQU CYREG_PRT0_SLW
Analog_Digital_Converter_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Analog_Digital_Converter_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Analog_Digital_Converter_IRQ__INTC_MASK EQU 0x08
Analog_Digital_Converter_IRQ__INTC_NUMBER EQU 3
Analog_Digital_Converter_IRQ__INTC_PRIOR_NUM EQU 6
Analog_Digital_Converter_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Analog_Digital_Converter_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Analog_Digital_Converter_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Analog_Digital_Converter_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
Analog_Digital_Converter_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
Analog_Digital_Converter_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
Analog_Digital_Converter_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Analog_Digital_Converter_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
Analog_Digital_Converter_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
Analog_Digital_Converter_theACLK__INDEX EQU 0x00
Analog_Digital_Converter_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Analog_Digital_Converter_theACLK__PM_ACT_MSK EQU 0x01
Analog_Digital_Converter_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Analog_Digital_Converter_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000038
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
