Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 11:26:52 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   44          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.572        0.000                      0                  422        0.054        0.000                      0                  422        4.020        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.572        0.000                      0                  422        0.054        0.000                      0                  422        4.020        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 2.440ns (26.093%)  route 6.911ns (73.907%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/Q
                         net (fo=27, routed)          1.032     6.635    MINESWEEP/COLLISIONCHAIN/bomb1[0]
    SLICE_X58Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.787 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70/O
                         net (fo=1, routed)           0.443     7.230    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.326     7.556 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.822     8.378    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.854     9.356    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I1_O)        0.116     9.472 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           1.058    10.530    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.356    10.886 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.833    11.719    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.326    12.045 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.587    12.632    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.685    13.441    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.565 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5/O
                         net (fo=3, routed)           0.597    14.162    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I2_O)        0.124    14.286 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    14.286    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X55Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    14.498 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.498    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X55Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.442    14.783    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y55         FDCE (Setup_fdce_C_D)        0.064    15.070    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 2.440ns (26.096%)  route 6.910ns (73.904%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/Q
                         net (fo=27, routed)          1.032     6.635    MINESWEEP/COLLISIONCHAIN/bomb1[0]
    SLICE_X58Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.787 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70/O
                         net (fo=1, routed)           0.443     7.230    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.326     7.556 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.822     8.378    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.854     9.356    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I1_O)        0.116     9.472 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           1.058    10.530    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.356    10.886 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.833    11.719    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.326    12.045 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.587    12.632    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.685    13.441    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X54Y54         LUT6 (Prop_lut6_I0_O)        0.124    13.565 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5/O
                         net (fo=3, routed)           0.596    14.161    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_5_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.285 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    14.285    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X55Y53         MUXF7 (Prop_muxf7_I0_O)      0.212    14.497 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.497    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X55Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.442    14.783    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X55Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y53         FDCE (Setup_fdce_C_D)        0.064    15.070    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 2.437ns (26.053%)  route 6.917ns (73.947%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/Q
                         net (fo=27, routed)          1.032     6.635    MINESWEEP/COLLISIONCHAIN/bomb1[0]
    SLICE_X58Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.787 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70/O
                         net (fo=1, routed)           0.443     7.230    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.326     7.556 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.822     8.378    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.854     9.356    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I1_O)        0.116     9.472 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           1.058    10.530    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.356    10.886 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.833    11.719    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.326    12.045 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.587    12.632    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.635    13.391    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I1_O)        0.124    13.515 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8/O
                         net (fo=4, routed)           0.653    14.168    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    14.292 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.000    14.292    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2_n_0
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    14.501 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.501    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X56Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.443    14.784    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X56Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y53         FDCE (Setup_fdce_C_D)        0.113    15.120    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 2.437ns (26.124%)  route 6.891ns (73.876%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y52         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[0]/Q
                         net (fo=27, routed)          1.032     6.635    MINESWEEP/COLLISIONCHAIN/bomb1[0]
    SLICE_X58Y54         LUT2 (Prop_lut2_I1_O)        0.152     6.787 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70/O
                         net (fo=1, routed)           0.443     7.230    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_70_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.326     7.556 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.822     8.378    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.854     9.356    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X56Y55         LUT5 (Prop_lut5_I1_O)        0.116     9.472 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           1.058    10.530    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.356    10.886 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.833    11.719    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.326    12.045 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20/O
                         net (fo=2, routed)           0.587    12.632    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_20_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.756 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5/O
                         net (fo=3, routed)           0.635    13.391    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_5_n_0
    SLICE_X56Y54         LUT5 (Prop_lut5_I1_O)        0.124    13.515 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8/O
                         net (fo=4, routed)           0.627    14.142    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.266 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.000    14.266    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2_n_0
    SLICE_X54Y53         MUXF7 (Prop_muxf7_I0_O)      0.209    14.475 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.475    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X54Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.442    14.783    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X54Y53         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y53         FDCE (Setup_fdce_C_D)        0.113    15.119    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 2.102ns (23.344%)  route 6.902ns (76.656%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.086     6.764    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X62Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.916 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.434     7.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.326     7.676 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.489     8.164    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           0.643     8.931    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          0.986    10.042    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.671    10.836    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.960 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.945    11.906    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.030 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.676    12.705    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.829 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.973    13.803    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I0_O)        0.124    13.927 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.000    13.927    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2_n_0
    SLICE_X58Y51         MUXF7 (Prop_muxf7_I0_O)      0.238    14.165 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.165    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X58Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.509    14.850    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X58Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X58Y51         FDCE (Setup_fdce_C_D)        0.064    15.058    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 2.076ns (23.018%)  route 6.943ns (76.982%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.086     6.764    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X62Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.916 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.434     7.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.326     7.676 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.489     8.164    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           0.643     8.931    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          0.986    10.042    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.671    10.836    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.960 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.945    11.906    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.030 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.676    12.705    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.829 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           1.014    13.843    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I1_O)        0.124    13.967 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.000    13.967    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2_n_0
    SLICE_X59Y49         MUXF7 (Prop_muxf7_I0_O)      0.212    14.179 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.179    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X59Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y49         FDCE (Setup_fdce_C_D)        0.064    15.149    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.332ns (26.467%)  route 6.479ns (73.533%))
  Logic Levels:           10  (LUT2=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.086     6.764    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X62Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.916 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.434     7.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.326     7.676 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.489     8.164    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           0.643     8.931    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.055 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          0.976    10.032    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X62Y51         LUT2 (Prop_lut2_I0_O)        0.152    10.184 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=3, routed)           0.892    11.076    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.326    11.402 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21/O
                         net (fo=2, routed)           0.587    11.990    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_21_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.114 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5/O
                         net (fo=3, routed)           0.757    12.870    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_5_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I1_O)        0.124    12.994 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_8/O
                         net (fo=4, routed)           0.615    13.609    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_8_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    13.733    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X59Y49         MUXF7 (Prop_muxf7_I0_O)      0.238    13.971 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.971    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X59Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y49         FDCE (Setup_fdce_C_D)        0.064    15.149    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 2.073ns (23.407%)  route 6.783ns (76.593%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.639     5.160    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X64Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDCE (Prop_fdce_C_Q)         0.518     5.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/Q
                         net (fo=23, routed)          1.086     6.764    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[0]
    SLICE_X62Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.916 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70/O
                         net (fo=1, routed)           0.434     7.350    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_70_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.326     7.676 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48/O
                         net (fo=7, routed)           0.489     8.164    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_48_n_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.288 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43/O
                         net (fo=9, routed)           0.643     8.931    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_43_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.055 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23/O
                         net (fo=10, routed)          0.986    10.042    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_23_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.166 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9/O
                         net (fo=10, routed)          0.671    10.836    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_9_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    10.960 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35/O
                         net (fo=1, routed)           0.945    11.906    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_35_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.030 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.676    12.705    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.829 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.854    13.684    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X60Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.808 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    13.808    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X60Y49         MUXF7 (Prop_muxf7_I0_O)      0.209    14.017 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.017    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X60Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X60Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X60Y49         FDCE (Setup_fdce_C_D)        0.113    15.198    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 2.253ns (26.419%)  route 6.275ns (73.581%))
  Logic Levels:           10  (LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637     5.158    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=31, routed)          1.040     6.654    MINESWEEP/RANDOM/bomb2_reg[4]_0[2]
    SLICE_X61Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_67/O
                         net (fo=1, routed)           0.433     7.211    MINESWEEP/RANDOM/bomb1Col0[3]_i_67_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_42/O
                         net (fo=6, routed)           0.851     8.186    MINESWEEP/RANDOM/bomb1Col0[3]_i_42_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I3_O)        0.153     8.339 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_66/O
                         net (fo=3, routed)           0.800     9.139    MINESWEEP/RANDOM/bomb1Col0[3]_i_66_n_0
    SLICE_X58Y45         LUT4 (Prop_lut4_I2_O)        0.357     9.496 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_16/O
                         net (fo=1, routed)           0.694    10.190    MINESWEEP/RANDOM/bomb1Col0[1]_i_16_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.326    10.516 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_8/O
                         net (fo=5, routed)           0.478    10.994    MINESWEEP/RANDOM/bomb1Col0[1]_i_8_n_0
    SLICE_X59Y47         LUT5 (Prop_lut5_I1_O)        0.124    11.118 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_63/O
                         net (fo=4, routed)           0.682    11.800    MINESWEEP/RANDOM/bomb1Col0[3]_i_63_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.924 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_35/O
                         net (fo=1, routed)           0.789    12.713    MINESWEEP/RANDOM/bomb1Col0[3]_i_35_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.837 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=4, routed)           0.508    13.345    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I1_O)        0.124    13.469 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_3/O
                         net (fo=1, routed)           0.000    13.469    MINESWEEP/RANDOM/bomb1Col0[2]_i_3_n_0
    SLICE_X61Y47         MUXF7 (Prop_muxf7_I1_O)      0.217    13.686 r  MINESWEEP/RANDOM/bomb1Col0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.686    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X61Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y47         FDCE (Setup_fdce_C_D)        0.064    15.163    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 2.281ns (26.827%)  route 6.222ns (73.173%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.637     5.158    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X61Y46         FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDCE (Prop_fdce_C_Q)         0.456     5.614 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=31, routed)          1.040     6.654    MINESWEEP/RANDOM/bomb2_reg[4]_0[2]
    SLICE_X61Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.778 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_67/O
                         net (fo=1, routed)           0.433     7.211    MINESWEEP/RANDOM/bomb1Col0[3]_i_67_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.335 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_42/O
                         net (fo=6, routed)           0.851     8.186    MINESWEEP/RANDOM/bomb1Col0[3]_i_42_n_0
    SLICE_X60Y44         LUT5 (Prop_lut5_I3_O)        0.153     8.339 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_66/O
                         net (fo=3, routed)           0.800     9.139    MINESWEEP/RANDOM/bomb1Col0[3]_i_66_n_0
    SLICE_X58Y45         LUT4 (Prop_lut4_I2_O)        0.357     9.496 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_16/O
                         net (fo=1, routed)           0.694    10.190    MINESWEEP/RANDOM/bomb1Col0[1]_i_16_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.326    10.516 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_8/O
                         net (fo=5, routed)           0.478    10.994    MINESWEEP/RANDOM/bomb1Col0[1]_i_8_n_0
    SLICE_X59Y47         LUT5 (Prop_lut5_I1_O)        0.124    11.118 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_63/O
                         net (fo=4, routed)           0.682    11.800    MINESWEEP/RANDOM/bomb1Col0[3]_i_63_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.924 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_35/O
                         net (fo=1, routed)           0.789    12.713    MINESWEEP/RANDOM/bomb1Col0[3]_i_35_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.837 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=4, routed)           0.455    13.292    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X59Y48         LUT3 (Prop_lut3_I1_O)        0.124    13.416 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_3/O
                         net (fo=1, routed)           0.000    13.416    MINESWEEP/RANDOM/bomb1Col0[0]_i_3_n_0
    SLICE_X59Y48         MUXF7 (Prop_muxf7_I1_O)      0.245    13.661 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.661    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X59Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519    14.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X59Y48         FDCE (Setup_fdce_C_D)        0.064    15.163    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  1.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.877%)  route 0.252ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.594     1.477    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X59Y46         FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/RANDOM/bomb3_reg[3]/Q
                         net (fo=21, routed)          0.252     1.870    MINESWEEP/COLLISIONCHAIN/Q[3]
    SLICE_X61Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X61Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.070     1.816    MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.870%)  route 0.252ns (64.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.478    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/Q
                         net (fo=17, routed)          0.252     1.871    MINESWEEP/COLLISIONCHAIN/bomb2[1]
    SLICE_X56Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.963    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X56Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.063     1.782    MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.471%)  route 0.310ns (62.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 f  MINESWEEP/finalBombLocations_reg[15]/Q
                         net (fo=6, routed)           0.310     1.902    MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT/HIT_SCAN.clearTemp_reg[15][1]
    SLICE_X54Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.947 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT/HIT_SCAN.clearTemp[15]_i_1/O
                         net (fo=1, routed)           0.000     1.947    MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT_n_1
    SLICE_X54Y50         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.963    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[15]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.121     1.840    MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.644%)  route 0.266ns (65.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.595     1.478    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X59Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/Q
                         net (fo=21, routed)          0.266     1.885    MINESWEEP/COLLISIONCHAIN/bomb2[0]
    SLICE_X56Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.963    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X56Y50         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.052     1.771    MINESWEEP/COLLISIONCHAIN/bomb2Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (47.993%)  route 0.250ns (52.007%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.567     1.450    MINESWEEP/CLEARTILE/PLAYER_EDGE[12].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X51Y49         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[12].LEVEL_DETECT/pulseOut_reg/Q
                         net (fo=5, routed)           0.200     1.791    MINESWEEP/CLEARTILE/PLAYER_EDGE[4].LEVEL_DETECT/p_7_in
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.836 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[4].LEVEL_DETECT/HIT_SCAN.clearTemp[13]_i_3/O
                         net (fo=1, routed)           0.050     1.886    MINESWEEP/CLEARTILE/PLAYER_EDGE[13].LEVEL_DETECT/HIT_SCAN.clearTemp_reg[13]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[13].LEVEL_DETECT/HIT_SCAN.clearTemp[13]_i_1/O
                         net (fo=1, routed)           0.000     1.931    MINESWEEP/CLEARTILE/PLAYER_EDGE[13].LEVEL_DETECT_n_1
    SLICE_X53Y50         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.835     1.963    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDCE (Hold_fdce_C_D)         0.092     1.811    MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MINESWEEP/finalBombLocations_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/hitDet_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.724%)  route 0.285ns (55.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/finalBombLocations_reg[14]/Q
                         net (fo=6, routed)           0.170     1.759    MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT/HIT_SCAN.clearTemp_reg[14]_0[1]
    SLICE_X55Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT/hitDet_i_4/O
                         net (fo=1, routed)           0.116     1.920    MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/hitDet_reg_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.965 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/hitDet_i_1/O
                         net (fo=1, routed)           0.000     1.965    MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT_n_1
    SLICE_X56Y49         FDCE                                         r  MINESWEEP/CLEARTILE/hitDet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X56Y49         FDCE                                         r  MINESWEEP/CLEARTILE/hitDet_reg/C
                         clock pessimism             -0.244     1.721    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.120     1.841    MINESWEEP/CLEARTILE/hitDet_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.565%)  route 0.294ns (58.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.565     1.448    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/Q
                         net (fo=14, routed)          0.294     1.906    MINESWEEP/COLLISIONCHAIN/bomb1Col2[3]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.951 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[11]_i_1/O
                         net (fo=1, routed)           0.000     1.951    MINESWEEP/COLLISIONCHAIN/finalBombLocations[11]_i_1_n_0
    SLICE_X57Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X57Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X57Y48         FDCE (Hold_fdce_C_D)         0.091     1.812    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.569     1.452    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.116     1.709    MINESWEEP/tempBombLocation[9]
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[9]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.076     1.563    MINESWEEP/finalBombLocations_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.287ns (55.181%)  route 0.233ns (44.819%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.569     1.452    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.148     1.600 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[4]/Q
                         net (fo=5, routed)           0.233     1.833    MINESWEEP/COLLISIONCHAIN/bomb3CollDet0
    SLICE_X55Y55         MUXF7 (Prop_muxf7_S_O)       0.139     1.972 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.972    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X55Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.962    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X55Y55         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X55Y55         FDCE (Hold_fdce_C_D)         0.105     1.823    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/finalBombLocations_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.569     1.452    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.593 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/Q
                         net (fo=1, routed)           0.116     1.709    MINESWEEP/tempBombLocation[8]
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.838     1.965    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[8]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.071     1.558    MINESWEEP/finalBombLocations_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y46   MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y46   MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y46   MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X51Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X49Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y46   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y44   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.606ns (49.134%)  route 4.769ns (50.866%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.852     6.427    MINESWEEP/TIMER/digitSelect[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I1_O)        0.329     6.756 r  MINESWEEP/TIMER/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.753     8.509    MINESWEEP/SEVEN_SEG/seg[4]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.327     8.836 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.164    11.000    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.532 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.532    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.292ns  (logic 4.579ns (49.285%)  route 4.712ns (50.715%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.852     6.427    MINESWEEP/TIMER/digitSelect[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I1_O)        0.329     6.756 r  MINESWEEP/TIMER/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.751     8.507    MINESWEEP/SEVEN_SEG/seg[4]
    SLICE_X65Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.834 r  MINESWEEP/SEVEN_SEG/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.109    10.944    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.448 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.448    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 4.610ns (50.566%)  route 4.507ns (49.434%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.852     6.427    MINESWEEP/TIMER/digitSelect[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I1_O)        0.329     6.756 r  MINESWEEP/TIMER/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.756     8.512    MINESWEEP/SEVEN_SEG/seg[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.327     8.839 r  MINESWEEP/SEVEN_SEG/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.899    10.738    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.273 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.273    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.595ns (51.406%)  route 4.344ns (48.594%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.852     6.427    MINESWEEP/TIMER/digitSelect[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I1_O)        0.329     6.756 f  MINESWEEP/TIMER/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.544     8.300    MINESWEEP/SEVEN_SEG/seg[4]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.327     8.627 r  MINESWEEP/SEVEN_SEG/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.948    10.575    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.095 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.095    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TIMER/upperDigit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.599ns (52.958%)  route 4.085ns (47.042%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.634     5.155    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X61Y38         FDCE                                         r  MINESWEEP/TIMER/upperDigit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  MINESWEEP/TIMER/upperDigit_reg[2]/Q
                         net (fo=1, routed)           0.943     6.517    MINESWEEP/SEVEN_SEG/upperDigit[1]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.325     6.842 f  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.392     8.234    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.326     8.560 r  MINESWEEP/SEVEN_SEG/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.750    10.311    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.840 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.840    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TIMER/upperDigit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 4.606ns (53.338%)  route 4.029ns (46.662%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.634     5.155    MINESWEEP/TIMER/clk_IBUF_BUFG
    SLICE_X61Y38         FDCE                                         r  MINESWEEP/TIMER/upperDigit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  MINESWEEP/TIMER/upperDigit_reg[2]/Q
                         net (fo=1, routed)           0.943     6.517    MINESWEEP/SEVEN_SEG/upperDigit[1]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.325     6.842 r  MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.186     8.028    MINESWEEP/SEVEN_SEG/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.354 r  MINESWEEP/SEVEN_SEG/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.900    10.254    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.790 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.790    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 4.586ns (53.636%)  route 3.964ns (46.364%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.635     5.156    MINESWEEP/SEVEN_SEG/clk_IBUF_BUFG
    SLICE_X65Y38         FDCE                                         r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDCE (Prop_fdce_C_Q)         0.419     5.575 r  MINESWEEP/SEVEN_SEG/digitSelect_reg[0]/Q
                         net (fo=14, routed)          0.852     6.427    MINESWEEP/TIMER/digitSelect[0]
    SLICE_X63Y38         LUT4 (Prop_lut4_I1_O)        0.329     6.756 r  MINESWEEP/TIMER/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.364     8.120    MINESWEEP/SEVEN_SEG/seg[4]
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.327     8.447 r  MINESWEEP/SEVEN_SEG/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.748    10.195    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.706 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.706    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.430ns  (logic 4.022ns (47.714%)  route 4.408ns (52.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.571     5.092    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X54Y46         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           4.408    10.018    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.522 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.522    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.427ns  (logic 4.024ns (47.756%)  route 4.402ns (52.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.571     5.092    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X54Y46         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDPE (Prop_fdpe_C_Q)         0.518     5.610 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           4.402    10.013    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.519 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.519    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 4.169ns (49.604%)  route 4.236ns (50.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.572     5.093    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X54Y49         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDPE (Prop_fdpe_C_Q)         0.478     5.571 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           4.236     9.807    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.691    13.499 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.499    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.236%)  route 0.244ns (56.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=57, routed)          0.244     1.834    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X49Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.492%)  route 0.252ns (57.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.252     1.842    MINESWEEP/MOVEDETECT/playerMoveSync[10]
    SLICE_X48Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.887    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.164%)  route 0.266ns (58.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=57, routed)          0.266     1.856    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.901 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X53Y46         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.404%)  route 0.286ns (60.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.286     1.876    MINESWEEP/MOVEDETECT/playerMoveSync[8]
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.921 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.921    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X48Y44         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.226ns (46.381%)  route 0.261ns (53.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.261     1.838    MINESWEEP/MOVEDETECT/playerMoveSync[13]
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.098     1.936 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.936    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X49Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.474%)  route 0.324ns (63.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.324     1.914    MINESWEEP/MOVEDETECT/playerMoveSync[2]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.959 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X51Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.226ns (42.994%)  route 0.300ns (57.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X49Y46         FDCE                                         r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.300     1.877    MINESWEEP/MOVEDETECT/playerMoveSync[11]
    SLICE_X50Y48         LUT2 (Prop_lut2_I1_O)        0.098     1.975 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.975    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X50Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.235%)  route 0.374ns (66.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=57, routed)          0.374     1.964    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X52Y47         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.009    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X52Y47         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.209ns (36.371%)  route 0.366ns (63.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.366     1.979    MINESWEEP/MOVEDETECT/playerMoveSync[14]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.045     2.024 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.024    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X48Y50         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.477%)  route 0.405ns (68.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.405     1.995    MINESWEEP/MOVEDETECT/playerMoveSync[4]
    SLICE_X49Y47         LUT2 (Prop_lut2_I1_O)        0.045     2.040 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.040    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X49Y47         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.737ns  (logic 2.745ns (31.414%)  route 5.992ns (68.586%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.815     7.402    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.332     7.734 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.count[1]_i_2/O
                         net (fo=4, routed)           0.855     8.589    MINESWEEP/MOVEDETECT_n_3
    SLICE_X56Y46         LUT4 (Prop_lut4_I1_O)        0.148     8.737 r  MINESWEEP/FIRST_MOVE.count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.737    MINESWEEP/FIRST_MOVE.count[1]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/firstMoveDet_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.737ns  (logic 2.747ns (31.437%)  route 5.990ns (68.563%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.815     7.402    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.332     7.734 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.count[1]_i_2/O
                         net (fo=4, routed)           0.853     8.587    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X56Y46         LUT4 (Prop_lut4_I0_O)        0.150     8.737 r  MINESWEEP/MOVEDETECT/firstMoveDet_i_1/O
                         net (fo=1, routed)           0.000     8.737    MINESWEEP/MOVEDETECT_n_4
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/firstMoveDet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/firstMoveDet_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.713ns  (logic 2.721ns (31.226%)  route 5.992ns (68.774%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.815     7.402    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.332     7.734 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.count[1]_i_2/O
                         net (fo=4, routed)           0.855     8.589    MINESWEEP/MOVEDETECT_n_3
    SLICE_X56Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.713 r  MINESWEEP/FIRST_MOVE.count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.713    MINESWEEP/FIRST_MOVE.count[0]_i_1_n_0
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.711ns  (logic 2.721ns (31.233%)  route 5.990ns (68.767%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.815     7.402    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.332     7.734 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.count[1]_i_2/O
                         net (fo=4, routed)           0.853     8.587    MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]_0
    SLICE_X56Y46         LUT3 (Prop_lut3_I1_O)        0.124     8.711 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     8.711    MINESWEEP/MOVEDETECT_n_5
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.454ns (16.774%)  route 7.213ns (83.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=291, routed)         7.213     8.667    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X61Y47         FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.454ns (16.774%)  route 7.213ns (83.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=291, routed)         7.213     8.667    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X61Y47         FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.667ns  (logic 1.454ns (16.774%)  route 7.213ns (83.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=291, routed)         7.213     8.667    MINESWEEP/COLLISIONCHAIN/btnU_IBUF
    SLICE_X60Y47         FDCE                                         f  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.519     4.860    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X60Y47         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.537ns  (logic 2.597ns (30.419%)  route 5.940ns (69.581%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.830     7.417    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.749 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.788     8.537    MINESWEEP/finalBombLocations0
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.537ns  (logic 2.597ns (30.419%)  route 5.940ns (69.581%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.830     7.417    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.749 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.788     8.537    MINESWEEP/finalBombLocations0
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.537ns  (logic 2.597ns (30.419%)  route 5.940ns (69.581%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           4.323     5.773    MINESWEEP/MOVEDETECT/sw_IBUF[4]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.897 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.897    MINESWEEP/MOVEDETECT/nextState2_carry_i_3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.430 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.430    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.587 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.830     7.417    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X53Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.749 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.788     8.537    MINESWEEP/finalBombLocations0
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.453     4.794    MINESWEEP/clk_IBUF_BUFG
    SLICE_X55Y49         FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.221ns (25.893%)  route 0.633ns (74.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=3, routed)           0.633     0.854    MINESWEEP/sw_IBUF[13]
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.220ns (25.498%)  route 0.644ns (74.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=3, routed)           0.644     0.864    MINESWEEP/sw_IBUF[9]
    SLICE_X52Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y45         SRL16E                                       r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.237ns (26.446%)  route 0.658ns (73.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=3, routed)           0.658     0.895    MINESWEEP/sw_IBUF[12]
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y44         SRL16E                                       r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.223ns (24.703%)  route 0.678ns (75.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=3, routed)           0.678     0.901    MINESWEEP/sw_IBUF[8]
    SLICE_X52Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.223ns (21.776%)  route 0.802ns (78.224%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=3, routed)           0.802     1.025    MINESWEEP/sw_IBUF[14]
    SLICE_X52Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/clk_IBUF_BUFG
    SLICE_X52Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.537ns (50.883%)  route 0.518ns (49.117%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/G
    SLICE_X53Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/Q
                         net (fo=3, routed)           0.174     0.394    MINESWEEP/MOVEDETECT/p_0_in21_in
    SLICE_X50Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.439 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.439    MINESWEEP/MOVEDETECT/nextState2_carry_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.550 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.550    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.595 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.344     0.939    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X51Y45         LUT6 (Prop_lut6_I1_O)        0.116     1.055 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.055    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X51Y45         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.224ns (20.914%)  route 0.848ns (79.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           0.848     1.072    MINESWEEP/sw_IBUF[15]
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.226ns (20.953%)  route 0.852ns (79.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=3, routed)           0.852     1.078    MINESWEEP/sw_IBUF[10]
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.232ns (20.797%)  route 0.883ns (79.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=3, routed)           0.883     1.115    MINESWEEP/sw_IBUF[11]
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.834     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X46Y46         SRL16E                                       r  MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.313ns (25.763%)  route 0.903ns (74.237%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[14]_inst/O
                         net (fo=3, routed)           0.746     0.970    MINESWEEP/MOVEDETECT/sw_IBUF[14]
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.015 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_3/O
                         net (fo=1, routed)           0.156     1.171    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_3_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.216 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.216    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X51Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.837     1.964    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X51Y44         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C





