// Seed: 3935171411
module module_0;
  uwire id_1;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2
);
  id_4(
      .id_0(1'b0),
      .id_1(id_1 << id_2),
      .id_2(""),
      .id_3(1),
      .id_4(id_0),
      .id_5(id_2),
      .id_6(("")),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_2),
      .id_12((1))
  );
  module_0 modCall_1 ();
  final $display(1 | id_1);
  wire id_6;
  wire id_7;
endmodule
