
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//colrm_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d0 <.init>:
  4010d0:	stp	x29, x30, [sp, #-16]!
  4010d4:	mov	x29, sp
  4010d8:	bl	401470 <ferror@plt+0x60>
  4010dc:	ldp	x29, x30, [sp], #16
  4010e0:	ret

Disassembly of section .plt:

00000000004010f0 <memcpy@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 414000 <ferror@plt+0x12bf0>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <memcpy@plt>:
  401110:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <_exit@plt>:
  401120:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <strtoul@plt>:
  401130:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <strlen@plt>:
  401140:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <fputs@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <exit@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <dup@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <strtod@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <fputc@plt>:
  4011a0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <localeconv@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <fileno@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <malloc@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <wcwidth@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__strtol_internal@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <strncmp@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <bindtextdomain@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__libc_start_main@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <fgetc@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <__strtoul_internal@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <strdup@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <close@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <__gmon_start__@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <putwc@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <getwc@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <abort@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <textdomain@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <getopt_long@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <strcmp@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <warn@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <__ctype_b_loc@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <strtol@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <free@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <vasprintf@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <strndup@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <strspn@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <strchr@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <fflush@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <warnx@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <dcgettext@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <errx@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

00000000004013b0 <strcspn@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4013b4:	ldr	x17, [x16, #336]
  4013b8:	add	x16, x16, #0x150
  4013bc:	br	x17

00000000004013c0 <printf@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4013c4:	ldr	x17, [x16, #344]
  4013c8:	add	x16, x16, #0x158
  4013cc:	br	x17

00000000004013d0 <__errno_location@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4013d4:	ldr	x17, [x16, #352]
  4013d8:	add	x16, x16, #0x160
  4013dc:	br	x17

00000000004013e0 <fprintf@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4013e4:	ldr	x17, [x16, #360]
  4013e8:	add	x16, x16, #0x168
  4013ec:	br	x17

00000000004013f0 <err@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  4013f4:	ldr	x17, [x16, #368]
  4013f8:	add	x16, x16, #0x170
  4013fc:	br	x17

0000000000401400 <setlocale@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401404:	ldr	x17, [x16, #376]
  401408:	add	x16, x16, #0x178
  40140c:	br	x17

0000000000401410 <ferror@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13bf0>
  401414:	ldr	x17, [x16, #384]
  401418:	add	x16, x16, #0x180
  40141c:	br	x17

Disassembly of section .text:

0000000000401420 <.text>:
  401420:	mov	x29, #0x0                   	// #0
  401424:	mov	x30, #0x0                   	// #0
  401428:	mov	x5, x0
  40142c:	ldr	x1, [sp]
  401430:	add	x2, sp, #0x8
  401434:	mov	x6, sp
  401438:	movz	x0, #0x0, lsl #48
  40143c:	movk	x0, #0x0, lsl #32
  401440:	movk	x0, #0x40, lsl #16
  401444:	movk	x0, #0x1680
  401448:	movz	x3, #0x0, lsl #48
  40144c:	movk	x3, #0x0, lsl #32
  401450:	movk	x3, #0x40, lsl #16
  401454:	movk	x3, #0x37d0
  401458:	movz	x4, #0x0, lsl #48
  40145c:	movk	x4, #0x0, lsl #32
  401460:	movk	x4, #0x40, lsl #16
  401464:	movk	x4, #0x3850
  401468:	bl	401230 <__libc_start_main@plt>
  40146c:	bl	4012b0 <abort@plt>
  401470:	adrp	x0, 414000 <ferror@plt+0x12bf0>
  401474:	ldr	x0, [x0, #4064]
  401478:	cbz	x0, 401480 <ferror@plt+0x70>
  40147c:	b	401280 <__gmon_start__@plt>
  401480:	ret
  401484:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401488:	add	x0, x0, #0x1a0
  40148c:	adrp	x1, 415000 <ferror@plt+0x13bf0>
  401490:	add	x1, x1, #0x1a0
  401494:	cmp	x0, x1
  401498:	b.eq	4014cc <ferror@plt+0xbc>  // b.none
  40149c:	stp	x29, x30, [sp, #-32]!
  4014a0:	mov	x29, sp
  4014a4:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  4014a8:	ldr	x0, [x0, #2176]
  4014ac:	str	x0, [sp, #24]
  4014b0:	mov	x1, x0
  4014b4:	cbz	x1, 4014c4 <ferror@plt+0xb4>
  4014b8:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4014bc:	add	x0, x0, #0x1a0
  4014c0:	blr	x1
  4014c4:	ldp	x29, x30, [sp], #32
  4014c8:	ret
  4014cc:	ret
  4014d0:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4014d4:	add	x0, x0, #0x1a0
  4014d8:	adrp	x1, 415000 <ferror@plt+0x13bf0>
  4014dc:	add	x1, x1, #0x1a0
  4014e0:	sub	x0, x0, x1
  4014e4:	lsr	x1, x0, #63
  4014e8:	add	x0, x1, x0, asr #3
  4014ec:	cmp	xzr, x0, asr #1
  4014f0:	b.eq	401528 <ferror@plt+0x118>  // b.none
  4014f4:	stp	x29, x30, [sp, #-32]!
  4014f8:	mov	x29, sp
  4014fc:	asr	x1, x0, #1
  401500:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  401504:	ldr	x0, [x0, #2184]
  401508:	str	x0, [sp, #24]
  40150c:	mov	x2, x0
  401510:	cbz	x2, 401520 <ferror@plt+0x110>
  401514:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401518:	add	x0, x0, #0x1a0
  40151c:	blr	x2
  401520:	ldp	x29, x30, [sp], #32
  401524:	ret
  401528:	ret
  40152c:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401530:	ldrb	w0, [x0, #448]
  401534:	cbnz	w0, 401558 <ferror@plt+0x148>
  401538:	stp	x29, x30, [sp, #-16]!
  40153c:	mov	x29, sp
  401540:	bl	401484 <ferror@plt+0x74>
  401544:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401548:	mov	w1, #0x1                   	// #1
  40154c:	strb	w1, [x0, #448]
  401550:	ldp	x29, x30, [sp], #16
  401554:	ret
  401558:	ret
  40155c:	stp	x29, x30, [sp, #-16]!
  401560:	mov	x29, sp
  401564:	bl	4014d0 <ferror@plt+0xc0>
  401568:	ldp	x29, x30, [sp], #16
  40156c:	ret
  401570:	stp	x29, x30, [sp, #-32]!
  401574:	mov	x29, sp
  401578:	stp	x19, x20, [sp, #16]
  40157c:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401580:	ldr	x20, [x0, #424]
  401584:	bl	4013d0 <__errno_location@plt>
  401588:	mov	x19, x0
  40158c:	str	wzr, [x0]
  401590:	mov	x0, x20
  401594:	bl	401410 <ferror@plt>
  401598:	cbz	w0, 4015e0 <ferror@plt+0x1d0>
  40159c:	ldr	w0, [x19]
  4015a0:	cmp	w0, #0x9
  4015a4:	b.eq	4015b0 <ferror@plt+0x1a0>  // b.none
  4015a8:	cmp	w0, #0x20
  4015ac:	b.ne	40160c <ferror@plt+0x1fc>  // b.any
  4015b0:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4015b4:	ldr	x20, [x0, #416]
  4015b8:	str	wzr, [x19]
  4015bc:	mov	x0, x20
  4015c0:	bl	401410 <ferror@plt>
  4015c4:	cbz	w0, 40164c <ferror@plt+0x23c>
  4015c8:	ldr	w0, [x19]
  4015cc:	cmp	w0, #0x9
  4015d0:	b.ne	401678 <ferror@plt+0x268>  // b.any
  4015d4:	ldp	x19, x20, [sp, #16]
  4015d8:	ldp	x29, x30, [sp], #32
  4015dc:	ret
  4015e0:	mov	x0, x20
  4015e4:	bl	401370 <fflush@plt>
  4015e8:	cbnz	w0, 40159c <ferror@plt+0x18c>
  4015ec:	mov	x0, x20
  4015f0:	bl	4011d0 <fileno@plt>
  4015f4:	tbnz	w0, #31, 40159c <ferror@plt+0x18c>
  4015f8:	bl	401170 <dup@plt>
  4015fc:	tbnz	w0, #31, 40159c <ferror@plt+0x18c>
  401600:	bl	401270 <close@plt>
  401604:	cbz	w0, 4015b0 <ferror@plt+0x1a0>
  401608:	b	40159c <ferror@plt+0x18c>
  40160c:	cbz	w0, 401630 <ferror@plt+0x220>
  401610:	mov	w2, #0x5                   	// #5
  401614:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401618:	add	x1, x1, #0x890
  40161c:	mov	x0, #0x0                   	// #0
  401620:	bl	401390 <dcgettext@plt>
  401624:	bl	4012f0 <warn@plt>
  401628:	mov	w0, #0x1                   	// #1
  40162c:	bl	401120 <_exit@plt>
  401630:	mov	w2, #0x5                   	// #5
  401634:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401638:	add	x1, x1, #0x890
  40163c:	mov	x0, #0x0                   	// #0
  401640:	bl	401390 <dcgettext@plt>
  401644:	bl	401380 <warnx@plt>
  401648:	b	401628 <ferror@plt+0x218>
  40164c:	mov	x0, x20
  401650:	bl	401370 <fflush@plt>
  401654:	cbnz	w0, 4015c8 <ferror@plt+0x1b8>
  401658:	mov	x0, x20
  40165c:	bl	4011d0 <fileno@plt>
  401660:	tbnz	w0, #31, 4015c8 <ferror@plt+0x1b8>
  401664:	bl	401170 <dup@plt>
  401668:	tbnz	w0, #31, 4015c8 <ferror@plt+0x1b8>
  40166c:	bl	401270 <close@plt>
  401670:	cbz	w0, 4015d4 <ferror@plt+0x1c4>
  401674:	b	4015c8 <ferror@plt+0x1b8>
  401678:	mov	w0, #0x1                   	// #1
  40167c:	bl	401120 <_exit@plt>
  401680:	stp	x29, x30, [sp, #-112]!
  401684:	mov	x29, sp
  401688:	stp	x19, x20, [sp, #16]
  40168c:	stp	x21, x22, [sp, #32]
  401690:	stp	x23, x24, [sp, #48]
  401694:	stp	x25, x26, [sp, #64]
  401698:	stp	x27, x28, [sp, #80]
  40169c:	mov	w20, w0
  4016a0:	mov	x21, x1
  4016a4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4016a8:	add	x1, x1, #0x920
  4016ac:	mov	w0, #0x6                   	// #6
  4016b0:	bl	401400 <setlocale@plt>
  4016b4:	adrp	x19, 403000 <ferror@plt+0x1bf0>
  4016b8:	add	x19, x19, #0x8b8
  4016bc:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4016c0:	add	x1, x1, #0x8a0
  4016c4:	mov	x0, x19
  4016c8:	bl	401220 <bindtextdomain@plt>
  4016cc:	mov	x0, x19
  4016d0:	bl	4012c0 <textdomain@plt>
  4016d4:	adrp	x0, 401000 <memcpy@plt-0x110>
  4016d8:	add	x0, x0, #0x570
  4016dc:	bl	403858 <ferror@plt+0x2448>
  4016e0:	mov	x4, #0x0                   	// #0
  4016e4:	adrp	x3, 403000 <ferror@plt+0x1bf0>
  4016e8:	add	x3, x3, #0xa80
  4016ec:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  4016f0:	add	x2, x2, #0x8c8
  4016f4:	mov	x1, x21
  4016f8:	mov	w0, w20
  4016fc:	bl	4012d0 <getopt_long@plt>
  401700:	cmn	w0, #0x1
  401704:	b.eq	401890 <ferror@plt+0x480>  // b.none
  401708:	cmp	w0, #0x56
  40170c:	b.ne	401740 <ferror@plt+0x330>  // b.any
  401710:	mov	w2, #0x5                   	// #5
  401714:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401718:	add	x1, x1, #0x8d8
  40171c:	mov	x0, #0x0                   	// #0
  401720:	bl	401390 <dcgettext@plt>
  401724:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  401728:	add	x2, x2, #0x8e8
  40172c:	adrp	x1, 415000 <ferror@plt+0x13bf0>
  401730:	ldr	x1, [x1, #440]
  401734:	bl	4013c0 <printf@plt>
  401738:	mov	w0, #0x0                   	// #0
  40173c:	bl	401160 <exit@plt>
  401740:	cmp	w0, #0x68
  401744:	b.eq	401780 <ferror@plt+0x370>  // b.none
  401748:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  40174c:	ldr	x19, [x0, #416]
  401750:	mov	w2, #0x5                   	// #5
  401754:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401758:	add	x1, x1, #0xa30
  40175c:	mov	x0, #0x0                   	// #0
  401760:	bl	401390 <dcgettext@plt>
  401764:	adrp	x1, 415000 <ferror@plt+0x13bf0>
  401768:	ldr	x2, [x1, #440]
  40176c:	mov	x1, x0
  401770:	mov	x0, x19
  401774:	bl	4013e0 <fprintf@plt>
  401778:	mov	w0, #0x1                   	// #1
  40177c:	bl	401160 <exit@plt>
  401780:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401784:	ldr	x19, [x0, #424]
  401788:	mov	w2, #0x5                   	// #5
  40178c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401790:	add	x1, x1, #0x900
  401794:	mov	x0, #0x0                   	// #0
  401798:	bl	401390 <dcgettext@plt>
  40179c:	adrp	x21, 415000 <ferror@plt+0x13bf0>
  4017a0:	ldr	x2, [x21, #440]
  4017a4:	mov	x1, x0
  4017a8:	mov	x0, x19
  4017ac:	bl	4013e0 <fprintf@plt>
  4017b0:	mov	x1, x19
  4017b4:	mov	w0, #0xa                   	// #10
  4017b8:	bl	4011a0 <fputc@plt>
  4017bc:	mov	w2, #0x5                   	// #5
  4017c0:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4017c4:	add	x1, x1, #0x928
  4017c8:	mov	x0, #0x0                   	// #0
  4017cc:	bl	401390 <dcgettext@plt>
  4017d0:	mov	x1, x19
  4017d4:	bl	401150 <fputs@plt>
  4017d8:	mov	w2, #0x5                   	// #5
  4017dc:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4017e0:	add	x1, x1, #0x950
  4017e4:	mov	x0, #0x0                   	// #0
  4017e8:	bl	401390 <dcgettext@plt>
  4017ec:	mov	x1, x19
  4017f0:	bl	401150 <fputs@plt>
  4017f4:	mov	w2, #0x5                   	// #5
  4017f8:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4017fc:	add	x1, x1, #0x960
  401800:	mov	x0, #0x0                   	// #0
  401804:	bl	401390 <dcgettext@plt>
  401808:	mov	x20, x0
  40180c:	mov	w2, #0x5                   	// #5
  401810:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401814:	add	x1, x1, #0x978
  401818:	mov	x0, #0x0                   	// #0
  40181c:	bl	401390 <dcgettext@plt>
  401820:	mov	x4, x0
  401824:	adrp	x3, 403000 <ferror@plt+0x1bf0>
  401828:	add	x3, x3, #0x988
  40182c:	mov	x2, x20
  401830:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401834:	add	x1, x1, #0x998
  401838:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  40183c:	add	x0, x0, #0x9a8
  401840:	bl	4013c0 <printf@plt>
  401844:	mov	w2, #0x5                   	// #5
  401848:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  40184c:	add	x1, x1, #0x9c0
  401850:	mov	x0, #0x0                   	// #0
  401854:	bl	401390 <dcgettext@plt>
  401858:	ldr	x2, [x21, #440]
  40185c:	mov	x1, x0
  401860:	mov	x0, x19
  401864:	bl	4013e0 <fprintf@plt>
  401868:	mov	w2, #0x5                   	// #5
  40186c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401870:	add	x1, x1, #0xa00
  401874:	mov	x0, #0x0                   	// #0
  401878:	bl	401390 <dcgettext@plt>
  40187c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401880:	add	x1, x1, #0xa20
  401884:	bl	4013c0 <printf@plt>
  401888:	mov	w0, #0x0                   	// #0
  40188c:	bl	401160 <exit@plt>
  401890:	cmp	w20, #0x1
  401894:	b.gt	4018b8 <ferror@plt+0x4a8>
  401898:	mov	x22, #0x0                   	// #0
  40189c:	cmp	w20, #0x2
  4018a0:	b.gt	4018ec <ferror@plt+0x4dc>
  4018a4:	mov	x21, #0x0                   	// #0
  4018a8:	adrp	x23, 415000 <ferror@plt+0x13bf0>
  4018ac:	mov	w28, #0x0                   	// #0
  4018b0:	str	xzr, [sp, #104]
  4018b4:	b	4019c4 <ferror@plt+0x5b4>
  4018b8:	add	x19, x21, #0x8
  4018bc:	ldr	x21, [x21, #8]
  4018c0:	mov	w2, #0x5                   	// #5
  4018c4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4018c8:	add	x1, x1, #0xa58
  4018cc:	mov	x0, #0x0                   	// #0
  4018d0:	bl	401390 <dcgettext@plt>
  4018d4:	mov	x1, x0
  4018d8:	mov	x0, x21
  4018dc:	bl	402890 <ferror@plt+0x1480>
  4018e0:	mov	x22, x0
  4018e4:	mov	x21, x19
  4018e8:	b	40189c <ferror@plt+0x48c>
  4018ec:	ldr	x19, [x21, #8]
  4018f0:	mov	w2, #0x5                   	// #5
  4018f4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4018f8:	add	x1, x1, #0xa68
  4018fc:	mov	x0, #0x0                   	// #0
  401900:	bl	401390 <dcgettext@plt>
  401904:	mov	x1, x0
  401908:	mov	x0, x19
  40190c:	bl	402890 <ferror@plt+0x1480>
  401910:	mov	x21, x0
  401914:	b	4018a8 <ferror@plt+0x498>
  401918:	add	w19, w20, #0x8
  40191c:	and	w19, w19, #0xfffffff8
  401920:	sub	w19, w19, w20
  401924:	add	x19, x20, w19, sxtw
  401928:	cmp	x22, #0x0
  40192c:	ccmp	x22, x19, #0x2, ne  // ne = any
  401930:	b.hi	4019a8 <ferror@plt+0x598>  // b.pmore
  401934:	add	x20, x20, #0x1
  401938:	cmp	x22, x20
  40193c:	b.ls	40195c <ferror@plt+0x54c>  // b.plast
  401940:	mov	w24, #0x20                  	// #32
  401944:	ldr	x1, [x23, #424]
  401948:	mov	w0, w24
  40194c:	bl	401290 <putwc@plt>
  401950:	add	x20, x20, #0x1
  401954:	cmp	x22, x20
  401958:	b.ne	401944 <ferror@plt+0x534>  // b.any
  40195c:	cmp	x21, #0x0
  401960:	cset	w20, eq  // eq = none
  401964:	cmp	w20, #0x0
  401968:	ccmp	x21, x19, #0x2, eq  // eq = none
  40196c:	b.ls	401a68 <ferror@plt+0x658>  // b.plast
  401970:	adrp	x24, 415000 <ferror@plt+0x13bf0>
  401974:	b	401a1c <ferror@plt+0x60c>
  401978:	bl	4011f0 <wcwidth@plt>
  40197c:	cmp	w24, #0xa
  401980:	b.eq	401994 <ferror@plt+0x584>  // b.none
  401984:	cmp	w0, #0x0
  401988:	csel	w0, w0, wzr, ge  // ge = tcont
  40198c:	add	x19, x20, w0, sxtw
  401990:	b	401928 <ferror@plt+0x518>
  401994:	ldr	x1, [x23, #424]
  401998:	mov	w0, w26
  40199c:	bl	401290 <putwc@plt>
  4019a0:	ldr	x20, [sp, #104]
  4019a4:	b	4019d0 <ferror@plt+0x5c0>
  4019a8:	ldr	x1, [x23, #424]
  4019ac:	mov	w0, w24
  4019b0:	bl	401290 <putwc@plt>
  4019b4:	mov	x20, x19
  4019b8:	b	4019d0 <ferror@plt+0x5c0>
  4019bc:	ldr	x1, [x23, #424]
  4019c0:	bl	401290 <putwc@plt>
  4019c4:	mov	x20, #0x0                   	// #0
  4019c8:	adrp	x25, 415000 <ferror@plt+0x13bf0>
  4019cc:	mov	w26, #0xa                   	// #10
  4019d0:	ldr	x0, [x25, #432]
  4019d4:	bl	4012a0 <getwc@plt>
  4019d8:	mov	w24, w0
  4019dc:	cmn	w0, #0x1
  4019e0:	b.eq	401ae4 <ferror@plt+0x6d4>  // b.none
  4019e4:	cmp	w0, #0x9
  4019e8:	b.eq	401918 <ferror@plt+0x508>  // b.none
  4019ec:	cmp	w0, #0x8
  4019f0:	b.ne	401978 <ferror@plt+0x568>  // b.any
  4019f4:	sub	w19, w20, #0x1
  4019f8:	cmp	x20, #0x0
  4019fc:	csel	w19, w19, w28, ne  // ne = any
  401a00:	sub	w19, w19, w20
  401a04:	b	401924 <ferror@plt+0x514>
  401a08:	add	x19, x19, #0x8
  401a0c:	and	x19, x19, #0xfffffffffffffff8
  401a10:	cmp	w20, #0x0
  401a14:	ccmp	x21, x19, #0x2, eq  // eq = none
  401a18:	b.ls	401a68 <ferror@plt+0x658>  // b.plast
  401a1c:	ldr	x0, [x24, #432]
  401a20:	bl	4012a0 <getwc@plt>
  401a24:	cmn	w0, #0x1
  401a28:	b.eq	401ae4 <ferror@plt+0x6d4>  // b.none
  401a2c:	cmp	w0, #0xa
  401a30:	b.eq	4019bc <ferror@plt+0x5ac>  // b.none
  401a34:	cmp	w0, #0x9
  401a38:	b.eq	401a08 <ferror@plt+0x5f8>  // b.none
  401a3c:	cmp	w0, #0x8
  401a40:	b.ne	401a54 <ferror@plt+0x644>  // b.any
  401a44:	cmp	x19, #0x0
  401a48:	cset	x0, ne  // ne = any
  401a4c:	sub	x19, x19, x0
  401a50:	b	401a10 <ferror@plt+0x600>
  401a54:	bl	4011f0 <wcwidth@plt>
  401a58:	cmp	w0, #0x0
  401a5c:	csel	w0, w0, wzr, ge  // ge = tcont
  401a60:	add	x19, x19, w0, sxtw
  401a64:	b	401a10 <ferror@plt+0x600>
  401a68:	mov	w24, w28
  401a6c:	adrp	x26, 415000 <ferror@plt+0x13bf0>
  401a70:	mov	w25, #0x20                  	// #32
  401a74:	mov	w27, #0x1                   	// #1
  401a78:	b	401a98 <ferror@plt+0x688>
  401a7c:	ldr	x1, [x23, #424]
  401a80:	mov	w0, #0xa                   	// #10
  401a84:	bl	401290 <putwc@plt>
  401a88:	b	4019c4 <ferror@plt+0x5b4>
  401a8c:	ldr	x1, [x23, #424]
  401a90:	mov	w0, w20
  401a94:	bl	401290 <putwc@plt>
  401a98:	ldr	x0, [x26, #432]
  401a9c:	bl	4012a0 <getwc@plt>
  401aa0:	mov	w20, w0
  401aa4:	cmn	w0, #0x1
  401aa8:	b.eq	401ae4 <ferror@plt+0x6d4>  // b.none
  401aac:	cmp	w0, #0xa
  401ab0:	b.eq	401a7c <ferror@plt+0x66c>  // b.none
  401ab4:	cmp	w24, #0x0
  401ab8:	ccmp	x21, x19, #0x2, eq  // eq = none
  401abc:	b.cs	401a8c <ferror@plt+0x67c>  // b.hs, b.nlast
  401ac0:	mov	x24, x21
  401ac4:	ldr	x1, [x23, #424]
  401ac8:	mov	w0, w25
  401acc:	bl	401290 <putwc@plt>
  401ad0:	add	x24, x24, #0x1
  401ad4:	cmp	x24, x19
  401ad8:	b.cc	401ac4 <ferror@plt+0x6b4>  // b.lo, b.ul, b.last
  401adc:	mov	w24, w27
  401ae0:	b	401a8c <ferror@plt+0x67c>
  401ae4:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401ae8:	ldr	x0, [x0, #424]
  401aec:	bl	401370 <fflush@plt>
  401af0:	mov	w0, #0x0                   	// #0
  401af4:	ldp	x19, x20, [sp, #16]
  401af8:	ldp	x21, x22, [sp, #32]
  401afc:	ldp	x23, x24, [sp, #48]
  401b00:	ldp	x25, x26, [sp, #64]
  401b04:	ldp	x27, x28, [sp, #80]
  401b08:	ldp	x29, x30, [sp], #112
  401b0c:	ret
  401b10:	str	xzr, [x1]
  401b14:	cbnz	x0, 401b20 <ferror@plt+0x710>
  401b18:	b	401b78 <ferror@plt+0x768>
  401b1c:	add	x0, x0, #0x1
  401b20:	ldrsb	w2, [x0]
  401b24:	cmp	w2, #0x2f
  401b28:	b.ne	401b38 <ferror@plt+0x728>  // b.any
  401b2c:	ldrsb	w2, [x0, #1]
  401b30:	cmp	w2, #0x2f
  401b34:	b.eq	401b1c <ferror@plt+0x70c>  // b.none
  401b38:	ldrsb	w2, [x0]
  401b3c:	cbz	w2, 401b7c <ferror@plt+0x76c>
  401b40:	mov	x2, #0x1                   	// #1
  401b44:	str	x2, [x1]
  401b48:	add	x3, x0, x2
  401b4c:	ldrsb	w2, [x0, #1]
  401b50:	cmp	w2, #0x2f
  401b54:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401b58:	b.eq	401b78 <ferror@plt+0x768>  // b.none
  401b5c:	ldr	x2, [x1]
  401b60:	add	x2, x2, #0x1
  401b64:	str	x2, [x1]
  401b68:	ldrsb	w2, [x3, #1]!
  401b6c:	cmp	w2, #0x2f
  401b70:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  401b74:	b.ne	401b5c <ferror@plt+0x74c>  // b.any
  401b78:	ret
  401b7c:	mov	x0, #0x0                   	// #0
  401b80:	b	401b78 <ferror@plt+0x768>
  401b84:	stp	x29, x30, [sp, #-80]!
  401b88:	mov	x29, sp
  401b8c:	stp	x19, x20, [sp, #16]
  401b90:	stp	x21, x22, [sp, #32]
  401b94:	stp	x23, x24, [sp, #48]
  401b98:	mov	x24, x1
  401b9c:	ldrsb	w1, [x0]
  401ba0:	cbz	w1, 401c20 <ferror@plt+0x810>
  401ba4:	str	x25, [sp, #64]
  401ba8:	mov	x19, #0x1                   	// #1
  401bac:	mov	w21, #0x0                   	// #0
  401bb0:	mov	w23, #0x0                   	// #0
  401bb4:	mov	w25, #0x1                   	// #1
  401bb8:	sub	x22, x0, #0x1
  401bbc:	b	401bd4 <ferror@plt+0x7c4>
  401bc0:	mov	w21, w23
  401bc4:	mov	w20, w19
  401bc8:	add	x19, x19, #0x1
  401bcc:	ldrsb	w1, [x22, x19]
  401bd0:	cbz	w1, 401c00 <ferror@plt+0x7f0>
  401bd4:	sub	w20, w19, #0x1
  401bd8:	cbnz	w21, 401bc0 <ferror@plt+0x7b0>
  401bdc:	cmp	w1, #0x5c
  401be0:	b.eq	401bf8 <ferror@plt+0x7e8>  // b.none
  401be4:	mov	x0, x24
  401be8:	bl	401360 <strchr@plt>
  401bec:	cbz	x0, 401bc4 <ferror@plt+0x7b4>
  401bf0:	ldr	x25, [sp, #64]
  401bf4:	b	401c04 <ferror@plt+0x7f4>
  401bf8:	mov	w21, w25
  401bfc:	b	401bc4 <ferror@plt+0x7b4>
  401c00:	ldr	x25, [sp, #64]
  401c04:	sub	w0, w20, w21
  401c08:	sxtw	x0, w0
  401c0c:	ldp	x19, x20, [sp, #16]
  401c10:	ldp	x21, x22, [sp, #32]
  401c14:	ldp	x23, x24, [sp, #48]
  401c18:	ldp	x29, x30, [sp], #80
  401c1c:	ret
  401c20:	mov	w20, #0x0                   	// #0
  401c24:	mov	w21, #0x0                   	// #0
  401c28:	b	401c04 <ferror@plt+0x7f4>
  401c2c:	stp	x29, x30, [sp, #-64]!
  401c30:	mov	x29, sp
  401c34:	stp	x19, x20, [sp, #16]
  401c38:	stp	x21, x22, [sp, #32]
  401c3c:	mov	x19, x0
  401c40:	mov	x22, x1
  401c44:	mov	w21, w2
  401c48:	str	xzr, [sp, #56]
  401c4c:	bl	4013d0 <__errno_location@plt>
  401c50:	str	wzr, [x0]
  401c54:	cbz	x19, 401c64 <ferror@plt+0x854>
  401c58:	mov	x20, x0
  401c5c:	ldrsb	w0, [x19]
  401c60:	cbnz	w0, 401c80 <ferror@plt+0x870>
  401c64:	mov	x3, x19
  401c68:	mov	x2, x22
  401c6c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401c70:	add	x1, x1, #0xae0
  401c74:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401c78:	ldr	w0, [x0, #408]
  401c7c:	bl	4013a0 <errx@plt>
  401c80:	mov	w3, #0x0                   	// #0
  401c84:	mov	w2, w21
  401c88:	add	x1, sp, #0x38
  401c8c:	mov	x0, x19
  401c90:	bl	401250 <__strtoul_internal@plt>
  401c94:	ldr	w1, [x20]
  401c98:	cbnz	w1, 401cc4 <ferror@plt+0x8b4>
  401c9c:	ldr	x1, [sp, #56]
  401ca0:	cmp	x1, x19
  401ca4:	b.eq	401c64 <ferror@plt+0x854>  // b.none
  401ca8:	cbz	x1, 401cb4 <ferror@plt+0x8a4>
  401cac:	ldrsb	w1, [x1]
  401cb0:	cbnz	w1, 401c64 <ferror@plt+0x854>
  401cb4:	ldp	x19, x20, [sp, #16]
  401cb8:	ldp	x21, x22, [sp, #32]
  401cbc:	ldp	x29, x30, [sp], #64
  401cc0:	ret
  401cc4:	cmp	w1, #0x22
  401cc8:	b.ne	401c64 <ferror@plt+0x854>  // b.any
  401ccc:	mov	x3, x19
  401cd0:	mov	x2, x22
  401cd4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401cd8:	add	x1, x1, #0xae0
  401cdc:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401ce0:	ldr	w0, [x0, #408]
  401ce4:	bl	4013f0 <err@plt>
  401ce8:	stp	x29, x30, [sp, #-32]!
  401cec:	mov	x29, sp
  401cf0:	stp	x19, x20, [sp, #16]
  401cf4:	mov	x20, x0
  401cf8:	mov	x19, x1
  401cfc:	bl	401c2c <ferror@plt+0x81c>
  401d00:	mov	x1, #0xffffffff            	// #4294967295
  401d04:	cmp	x0, x1
  401d08:	b.hi	401d18 <ferror@plt+0x908>  // b.pmore
  401d0c:	ldp	x19, x20, [sp, #16]
  401d10:	ldp	x29, x30, [sp], #32
  401d14:	ret
  401d18:	bl	4013d0 <__errno_location@plt>
  401d1c:	mov	w1, #0x22                  	// #34
  401d20:	str	w1, [x0]
  401d24:	mov	x3, x20
  401d28:	mov	x2, x19
  401d2c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401d30:	add	x1, x1, #0xae0
  401d34:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401d38:	ldr	w0, [x0, #408]
  401d3c:	bl	4013f0 <err@plt>
  401d40:	stp	x29, x30, [sp, #-32]!
  401d44:	mov	x29, sp
  401d48:	stp	x19, x20, [sp, #16]
  401d4c:	mov	x20, x0
  401d50:	mov	x19, x1
  401d54:	bl	401ce8 <ferror@plt+0x8d8>
  401d58:	mov	w1, #0xffff                	// #65535
  401d5c:	cmp	w0, w1
  401d60:	b.hi	401d70 <ferror@plt+0x960>  // b.pmore
  401d64:	ldp	x19, x20, [sp, #16]
  401d68:	ldp	x29, x30, [sp], #32
  401d6c:	ret
  401d70:	bl	4013d0 <__errno_location@plt>
  401d74:	mov	w1, #0x22                  	// #34
  401d78:	str	w1, [x0]
  401d7c:	mov	x3, x20
  401d80:	mov	x2, x19
  401d84:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  401d88:	add	x1, x1, #0xae0
  401d8c:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  401d90:	ldr	w0, [x0, #408]
  401d94:	bl	4013f0 <err@plt>
  401d98:	adrp	x1, 415000 <ferror@plt+0x13bf0>
  401d9c:	str	w0, [x1, #408]
  401da0:	ret
  401da4:	stp	x29, x30, [sp, #-128]!
  401da8:	mov	x29, sp
  401dac:	stp	x19, x20, [sp, #16]
  401db0:	str	xzr, [x1]
  401db4:	cbz	x0, 4021c4 <ferror@plt+0xdb4>
  401db8:	stp	x21, x22, [sp, #32]
  401dbc:	mov	x19, x0
  401dc0:	mov	x21, x1
  401dc4:	mov	x22, x2
  401dc8:	ldrsb	w0, [x0]
  401dcc:	cbz	w0, 4021cc <ferror@plt+0xdbc>
  401dd0:	stp	x23, x24, [sp, #48]
  401dd4:	bl	401300 <__ctype_b_loc@plt>
  401dd8:	mov	x24, x0
  401ddc:	ldr	x4, [x0]
  401de0:	mov	x1, x19
  401de4:	ldrsb	w2, [x1]
  401de8:	and	x0, x2, #0xff
  401dec:	ldrh	w3, [x4, x0, lsl #1]
  401df0:	tbz	w3, #13, 401dfc <ferror@plt+0x9ec>
  401df4:	add	x1, x1, #0x1
  401df8:	b	401de4 <ferror@plt+0x9d4>
  401dfc:	cmp	w2, #0x2d
  401e00:	b.eq	4021f0 <ferror@plt+0xde0>  // b.none
  401e04:	stp	x25, x26, [sp, #64]
  401e08:	bl	4013d0 <__errno_location@plt>
  401e0c:	mov	x25, x0
  401e10:	str	wzr, [x0]
  401e14:	str	xzr, [sp, #120]
  401e18:	mov	w3, #0x0                   	// #0
  401e1c:	mov	w2, #0x0                   	// #0
  401e20:	add	x1, sp, #0x78
  401e24:	mov	x0, x19
  401e28:	bl	401250 <__strtoul_internal@plt>
  401e2c:	mov	x26, x0
  401e30:	ldr	x20, [sp, #120]
  401e34:	cmp	x20, x19
  401e38:	b.eq	401e74 <ferror@plt+0xa64>  // b.none
  401e3c:	ldr	w0, [x25]
  401e40:	cbz	w0, 401e50 <ferror@plt+0xa40>
  401e44:	sub	x1, x26, #0x1
  401e48:	cmn	x1, #0x3
  401e4c:	b.hi	401e90 <ferror@plt+0xa80>  // b.pmore
  401e50:	cbz	x20, 402190 <ferror@plt+0xd80>
  401e54:	ldrsb	w0, [x20]
  401e58:	cbz	w0, 402198 <ferror@plt+0xd88>
  401e5c:	stp	x27, x28, [sp, #80]
  401e60:	mov	w19, #0x0                   	// #0
  401e64:	mov	x27, #0x0                   	// #0
  401e68:	add	x0, sp, #0x78
  401e6c:	str	x0, [sp, #104]
  401e70:	b	401f7c <ferror@plt+0xb6c>
  401e74:	ldr	w0, [x25]
  401e78:	mov	w20, #0xffffffea            	// #-22
  401e7c:	cbnz	w0, 401e90 <ferror@plt+0xa80>
  401e80:	ldp	x21, x22, [sp, #32]
  401e84:	ldp	x23, x24, [sp, #48]
  401e88:	ldp	x25, x26, [sp, #64]
  401e8c:	b	4021d4 <ferror@plt+0xdc4>
  401e90:	neg	w20, w0
  401e94:	b	4021a0 <ferror@plt+0xd90>
  401e98:	ldrsb	w0, [x20, #2]
  401e9c:	and	w0, w0, #0xffffffdf
  401ea0:	cmp	w0, #0x42
  401ea4:	b.ne	401f9c <ferror@plt+0xb8c>  // b.any
  401ea8:	ldrsb	w0, [x20, #3]
  401eac:	cbnz	w0, 401f9c <ferror@plt+0xb8c>
  401eb0:	mov	w23, #0x400                 	// #1024
  401eb4:	b	401ec0 <ferror@plt+0xab0>
  401eb8:	cbnz	w0, 401f9c <ferror@plt+0xb8c>
  401ebc:	mov	w23, #0x400                 	// #1024
  401ec0:	ldrsb	w20, [x20]
  401ec4:	mov	w1, w20
  401ec8:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  401ecc:	add	x0, x0, #0xaf0
  401ed0:	bl	401360 <strchr@plt>
  401ed4:	cbz	x0, 402078 <ferror@plt+0xc68>
  401ed8:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  401edc:	add	x2, x2, #0xaf0
  401ee0:	sub	x0, x0, x2
  401ee4:	add	w2, w0, #0x1
  401ee8:	cbz	w2, 402290 <ferror@plt+0xe80>
  401eec:	sxtw	x3, w23
  401ef0:	umulh	x0, x26, x3
  401ef4:	cbnz	x0, 4020c0 <ferror@plt+0xcb0>
  401ef8:	sub	w1, w2, #0x2
  401efc:	mul	x26, x26, x3
  401f00:	cmn	w1, #0x1
  401f04:	b.eq	4020a0 <ferror@plt+0xc90>  // b.none
  401f08:	umulh	x0, x26, x3
  401f0c:	sub	w1, w1, #0x1
  401f10:	cbz	x0, 401efc <ferror@plt+0xaec>
  401f14:	mov	w20, #0xffffffde            	// #-34
  401f18:	b	4020a4 <ferror@plt+0xc94>
  401f1c:	ldrsb	w0, [x20]
  401f20:	cbz	w0, 402230 <ferror@plt+0xe20>
  401f24:	mov	x2, x23
  401f28:	mov	x1, x20
  401f2c:	mov	x0, x28
  401f30:	bl	401210 <strncmp@plt>
  401f34:	cbnz	w0, 402248 <ferror@plt+0xe38>
  401f38:	add	x1, x20, x23
  401f3c:	ldrsb	w0, [x20, x23]
  401f40:	cmp	w0, #0x30
  401f44:	b.ne	401fd4 <ferror@plt+0xbc4>  // b.any
  401f48:	mov	x20, x1
  401f4c:	add	w2, w19, #0x1
  401f50:	sub	w19, w20, w1
  401f54:	add	w19, w19, w2
  401f58:	ldrsb	w0, [x20, #1]!
  401f5c:	cmp	w0, #0x30
  401f60:	b.eq	401f50 <ferror@plt+0xb40>  // b.none
  401f64:	sxtb	x0, w0
  401f68:	ldr	x1, [x24]
  401f6c:	ldrh	w0, [x1, x0, lsl #1]
  401f70:	tbnz	w0, #11, 401fdc <ferror@plt+0xbcc>
  401f74:	str	x20, [sp, #120]
  401f78:	ldr	x20, [sp, #120]
  401f7c:	ldrsb	w0, [x20, #1]
  401f80:	cmp	w0, #0x69
  401f84:	b.eq	401e98 <ferror@plt+0xa88>  // b.none
  401f88:	and	w1, w0, #0xffffffdf
  401f8c:	cmp	w1, #0x42
  401f90:	b.ne	401eb8 <ferror@plt+0xaa8>  // b.any
  401f94:	ldrsb	w0, [x20, #2]
  401f98:	cbz	w0, 402070 <ferror@plt+0xc60>
  401f9c:	bl	4011c0 <localeconv@plt>
  401fa0:	cbz	x0, 402200 <ferror@plt+0xdf0>
  401fa4:	ldr	x28, [x0]
  401fa8:	cbz	x28, 402218 <ferror@plt+0xe08>
  401fac:	mov	x0, x28
  401fb0:	bl	401140 <strlen@plt>
  401fb4:	mov	x23, x0
  401fb8:	cbz	x27, 401f1c <ferror@plt+0xb0c>
  401fbc:	mov	w20, #0xffffffea            	// #-22
  401fc0:	ldp	x21, x22, [sp, #32]
  401fc4:	ldp	x23, x24, [sp, #48]
  401fc8:	ldp	x25, x26, [sp, #64]
  401fcc:	ldp	x27, x28, [sp, #80]
  401fd0:	b	4021d4 <ferror@plt+0xdc4>
  401fd4:	mov	x20, x1
  401fd8:	b	401f64 <ferror@plt+0xb54>
  401fdc:	str	wzr, [x25]
  401fe0:	str	xzr, [sp, #120]
  401fe4:	mov	w3, #0x0                   	// #0
  401fe8:	mov	w2, #0x0                   	// #0
  401fec:	ldr	x1, [sp, #104]
  401ff0:	mov	x0, x20
  401ff4:	bl	401250 <__strtoul_internal@plt>
  401ff8:	mov	x27, x0
  401ffc:	ldr	x0, [sp, #120]
  402000:	cmp	x0, x20
  402004:	b.eq	402044 <ferror@plt+0xc34>  // b.none
  402008:	ldr	w1, [x25]
  40200c:	cbz	w1, 40201c <ferror@plt+0xc0c>
  402010:	sub	x2, x27, #0x1
  402014:	cmn	x2, #0x3
  402018:	b.hi	402064 <ferror@plt+0xc54>  // b.pmore
  40201c:	cbz	x27, 401f78 <ferror@plt+0xb68>
  402020:	cbz	x0, 402260 <ferror@plt+0xe50>
  402024:	ldrsb	w0, [x0]
  402028:	cbnz	w0, 401f78 <ferror@plt+0xb68>
  40202c:	mov	w20, #0xffffffea            	// #-22
  402030:	ldp	x21, x22, [sp, #32]
  402034:	ldp	x23, x24, [sp, #48]
  402038:	ldp	x25, x26, [sp, #64]
  40203c:	ldp	x27, x28, [sp, #80]
  402040:	b	4021d4 <ferror@plt+0xdc4>
  402044:	ldr	w1, [x25]
  402048:	mov	w20, #0xffffffea            	// #-22
  40204c:	cbnz	w1, 402064 <ferror@plt+0xc54>
  402050:	ldp	x21, x22, [sp, #32]
  402054:	ldp	x23, x24, [sp, #48]
  402058:	ldp	x25, x26, [sp, #64]
  40205c:	ldp	x27, x28, [sp, #80]
  402060:	b	4021d4 <ferror@plt+0xdc4>
  402064:	neg	w20, w1
  402068:	ldp	x27, x28, [sp, #80]
  40206c:	b	4021a0 <ferror@plt+0xd90>
  402070:	mov	w23, #0x3e8                 	// #1000
  402074:	b	401ec0 <ferror@plt+0xab0>
  402078:	mov	w1, w20
  40207c:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  402080:	add	x0, x0, #0xb00
  402084:	bl	401360 <strchr@plt>
  402088:	cbz	x0, 402278 <ferror@plt+0xe68>
  40208c:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  402090:	add	x2, x2, #0xb00
  402094:	sub	x0, x0, x2
  402098:	add	w2, w0, #0x1
  40209c:	b	401ee8 <ferror@plt+0xad8>
  4020a0:	mov	w20, #0x0                   	// #0
  4020a4:	cbz	x22, 4020ac <ferror@plt+0xc9c>
  4020a8:	str	w2, [x22]
  4020ac:	cmp	x27, #0x0
  4020b0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4020b4:	b.ne	4020c8 <ferror@plt+0xcb8>  // b.any
  4020b8:	ldp	x27, x28, [sp, #80]
  4020bc:	b	40219c <ferror@plt+0xd8c>
  4020c0:	mov	w20, #0xffffffde            	// #-34
  4020c4:	b	4020a4 <ferror@plt+0xc94>
  4020c8:	sxtw	x23, w23
  4020cc:	sub	w0, w2, #0x2
  4020d0:	mov	x4, #0x1                   	// #1
  4020d4:	mul	x4, x4, x23
  4020d8:	cmn	w0, #0x1
  4020dc:	b.eq	4020ec <ferror@plt+0xcdc>  // b.none
  4020e0:	umulh	x1, x4, x23
  4020e4:	sub	w0, w0, #0x1
  4020e8:	cbz	x1, 4020d4 <ferror@plt+0xcc4>
  4020ec:	cmp	x27, #0xa
  4020f0:	b.ls	40213c <ferror@plt+0xd2c>  // b.plast
  4020f4:	mov	x0, #0xa                   	// #10
  4020f8:	add	x0, x0, x0, lsl #2
  4020fc:	lsl	x1, x0, #1
  402100:	mov	x0, x1
  402104:	cmp	x27, x1
  402108:	b.hi	4020f8 <ferror@plt+0xce8>  // b.pmore
  40210c:	cmp	w19, #0x0
  402110:	b.le	40212c <ferror@plt+0xd1c>
  402114:	mov	w1, #0x0                   	// #0
  402118:	add	x0, x0, x0, lsl #2
  40211c:	lsl	x0, x0, #1
  402120:	add	w1, w1, #0x1
  402124:	cmp	w19, w1
  402128:	b.ne	402118 <ferror@plt+0xd08>  // b.any
  40212c:	mov	x2, #0x1                   	// #1
  402130:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  402134:	movk	x6, #0xcccd
  402138:	b	40214c <ferror@plt+0xd3c>
  40213c:	mov	x0, #0xa                   	// #10
  402140:	b	40210c <ferror@plt+0xcfc>
  402144:	cmp	x5, #0x9
  402148:	b.ls	402188 <ferror@plt+0xd78>  // b.plast
  40214c:	umulh	x3, x27, x6
  402150:	lsr	x1, x3, #3
  402154:	add	x1, x1, x1, lsl #2
  402158:	sub	x1, x27, x1, lsl #1
  40215c:	mov	x5, x27
  402160:	lsr	x27, x3, #3
  402164:	mov	x3, x2
  402168:	add	x2, x2, x2, lsl #2
  40216c:	lsl	x2, x2, #1
  402170:	cbz	w1, 402144 <ferror@plt+0xd34>
  402174:	udiv	x3, x0, x3
  402178:	udiv	x1, x3, x1
  40217c:	udiv	x1, x4, x1
  402180:	add	x26, x26, x1
  402184:	b	402144 <ferror@plt+0xd34>
  402188:	ldp	x27, x28, [sp, #80]
  40218c:	b	40219c <ferror@plt+0xd8c>
  402190:	mov	w20, #0x0                   	// #0
  402194:	b	40219c <ferror@plt+0xd8c>
  402198:	mov	w20, #0x0                   	// #0
  40219c:	str	x26, [x21]
  4021a0:	tbnz	w20, #31, 4021b4 <ferror@plt+0xda4>
  4021a4:	ldp	x21, x22, [sp, #32]
  4021a8:	ldp	x23, x24, [sp, #48]
  4021ac:	ldp	x25, x26, [sp, #64]
  4021b0:	b	4021e0 <ferror@plt+0xdd0>
  4021b4:	ldp	x21, x22, [sp, #32]
  4021b8:	ldp	x23, x24, [sp, #48]
  4021bc:	ldp	x25, x26, [sp, #64]
  4021c0:	b	4021d4 <ferror@plt+0xdc4>
  4021c4:	mov	w20, #0xffffffea            	// #-22
  4021c8:	b	4021d4 <ferror@plt+0xdc4>
  4021cc:	mov	w20, #0xffffffea            	// #-22
  4021d0:	ldp	x21, x22, [sp, #32]
  4021d4:	bl	4013d0 <__errno_location@plt>
  4021d8:	neg	w1, w20
  4021dc:	str	w1, [x0]
  4021e0:	mov	w0, w20
  4021e4:	ldp	x19, x20, [sp, #16]
  4021e8:	ldp	x29, x30, [sp], #128
  4021ec:	ret
  4021f0:	mov	w20, #0xffffffea            	// #-22
  4021f4:	ldp	x21, x22, [sp, #32]
  4021f8:	ldp	x23, x24, [sp, #48]
  4021fc:	b	4021d4 <ferror@plt+0xdc4>
  402200:	mov	w20, #0xffffffea            	// #-22
  402204:	ldp	x21, x22, [sp, #32]
  402208:	ldp	x23, x24, [sp, #48]
  40220c:	ldp	x25, x26, [sp, #64]
  402210:	ldp	x27, x28, [sp, #80]
  402214:	b	4021d4 <ferror@plt+0xdc4>
  402218:	mov	w20, #0xffffffea            	// #-22
  40221c:	ldp	x21, x22, [sp, #32]
  402220:	ldp	x23, x24, [sp, #48]
  402224:	ldp	x25, x26, [sp, #64]
  402228:	ldp	x27, x28, [sp, #80]
  40222c:	b	4021d4 <ferror@plt+0xdc4>
  402230:	mov	w20, #0xffffffea            	// #-22
  402234:	ldp	x21, x22, [sp, #32]
  402238:	ldp	x23, x24, [sp, #48]
  40223c:	ldp	x25, x26, [sp, #64]
  402240:	ldp	x27, x28, [sp, #80]
  402244:	b	4021d4 <ferror@plt+0xdc4>
  402248:	mov	w20, #0xffffffea            	// #-22
  40224c:	ldp	x21, x22, [sp, #32]
  402250:	ldp	x23, x24, [sp, #48]
  402254:	ldp	x25, x26, [sp, #64]
  402258:	ldp	x27, x28, [sp, #80]
  40225c:	b	4021d4 <ferror@plt+0xdc4>
  402260:	mov	w20, #0xffffffea            	// #-22
  402264:	ldp	x21, x22, [sp, #32]
  402268:	ldp	x23, x24, [sp, #48]
  40226c:	ldp	x25, x26, [sp, #64]
  402270:	ldp	x27, x28, [sp, #80]
  402274:	b	4021d4 <ferror@plt+0xdc4>
  402278:	mov	w20, #0xffffffea            	// #-22
  40227c:	ldp	x21, x22, [sp, #32]
  402280:	ldp	x23, x24, [sp, #48]
  402284:	ldp	x25, x26, [sp, #64]
  402288:	ldp	x27, x28, [sp, #80]
  40228c:	b	4021d4 <ferror@plt+0xdc4>
  402290:	mov	w20, w2
  402294:	cbnz	x22, 4020a8 <ferror@plt+0xc98>
  402298:	ldp	x27, x28, [sp, #80]
  40229c:	b	40219c <ferror@plt+0xd8c>
  4022a0:	stp	x29, x30, [sp, #-16]!
  4022a4:	mov	x29, sp
  4022a8:	mov	x2, #0x0                   	// #0
  4022ac:	bl	401da4 <ferror@plt+0x994>
  4022b0:	ldp	x29, x30, [sp], #16
  4022b4:	ret
  4022b8:	stp	x29, x30, [sp, #-48]!
  4022bc:	mov	x29, sp
  4022c0:	stp	x19, x20, [sp, #16]
  4022c4:	stp	x21, x22, [sp, #32]
  4022c8:	mov	x21, x0
  4022cc:	mov	x22, x1
  4022d0:	mov	x20, x0
  4022d4:	cbnz	x0, 4022e8 <ferror@plt+0xed8>
  4022d8:	cbnz	x1, 402308 <ferror@plt+0xef8>
  4022dc:	mov	w0, #0x0                   	// #0
  4022e0:	b	402328 <ferror@plt+0xf18>
  4022e4:	add	x20, x20, #0x1
  4022e8:	ldrsb	w19, [x20]
  4022ec:	cbz	w19, 402304 <ferror@plt+0xef4>
  4022f0:	bl	401300 <__ctype_b_loc@plt>
  4022f4:	and	x19, x19, #0xff
  4022f8:	ldr	x2, [x0]
  4022fc:	ldrh	w2, [x2, x19, lsl #1]
  402300:	tbnz	w2, #11, 4022e4 <ferror@plt+0xed4>
  402304:	cbz	x22, 40230c <ferror@plt+0xefc>
  402308:	str	x20, [x22]
  40230c:	cmp	x20, #0x0
  402310:	mov	w0, #0x0                   	// #0
  402314:	ccmp	x21, x20, #0x2, ne  // ne = any
  402318:	b.cs	402328 <ferror@plt+0xf18>  // b.hs, b.nlast
  40231c:	ldrsb	w0, [x20]
  402320:	cmp	w0, #0x0
  402324:	cset	w0, eq  // eq = none
  402328:	ldp	x19, x20, [sp, #16]
  40232c:	ldp	x21, x22, [sp, #32]
  402330:	ldp	x29, x30, [sp], #48
  402334:	ret
  402338:	stp	x29, x30, [sp, #-48]!
  40233c:	mov	x29, sp
  402340:	stp	x19, x20, [sp, #16]
  402344:	stp	x21, x22, [sp, #32]
  402348:	mov	x21, x0
  40234c:	mov	x22, x1
  402350:	mov	x20, x0
  402354:	cbnz	x0, 402368 <ferror@plt+0xf58>
  402358:	cbnz	x1, 402388 <ferror@plt+0xf78>
  40235c:	mov	w0, #0x0                   	// #0
  402360:	b	4023a8 <ferror@plt+0xf98>
  402364:	add	x20, x20, #0x1
  402368:	ldrsb	w19, [x20]
  40236c:	cbz	w19, 402384 <ferror@plt+0xf74>
  402370:	bl	401300 <__ctype_b_loc@plt>
  402374:	and	x19, x19, #0xff
  402378:	ldr	x2, [x0]
  40237c:	ldrh	w2, [x2, x19, lsl #1]
  402380:	tbnz	w2, #12, 402364 <ferror@plt+0xf54>
  402384:	cbz	x22, 40238c <ferror@plt+0xf7c>
  402388:	str	x20, [x22]
  40238c:	cmp	x20, #0x0
  402390:	mov	w0, #0x0                   	// #0
  402394:	ccmp	x21, x20, #0x2, ne  // ne = any
  402398:	b.cs	4023a8 <ferror@plt+0xf98>  // b.hs, b.nlast
  40239c:	ldrsb	w0, [x20]
  4023a0:	cmp	w0, #0x0
  4023a4:	cset	w0, eq  // eq = none
  4023a8:	ldp	x19, x20, [sp, #16]
  4023ac:	ldp	x21, x22, [sp, #32]
  4023b0:	ldp	x29, x30, [sp], #48
  4023b4:	ret
  4023b8:	stp	x29, x30, [sp, #-128]!
  4023bc:	mov	x29, sp
  4023c0:	stp	x19, x20, [sp, #16]
  4023c4:	stp	x21, x22, [sp, #32]
  4023c8:	mov	x20, x0
  4023cc:	mov	x22, x1
  4023d0:	str	x2, [sp, #80]
  4023d4:	str	x3, [sp, #88]
  4023d8:	str	x4, [sp, #96]
  4023dc:	str	x5, [sp, #104]
  4023e0:	str	x6, [sp, #112]
  4023e4:	str	x7, [sp, #120]
  4023e8:	add	x0, sp, #0x80
  4023ec:	str	x0, [sp, #48]
  4023f0:	str	x0, [sp, #56]
  4023f4:	add	x0, sp, #0x50
  4023f8:	str	x0, [sp, #64]
  4023fc:	mov	w0, #0xffffffd0            	// #-48
  402400:	str	w0, [sp, #72]
  402404:	str	wzr, [sp, #76]
  402408:	add	x21, sp, #0x80
  40240c:	b	4024ac <ferror@plt+0x109c>
  402410:	add	w0, w3, #0x8
  402414:	str	w0, [sp, #72]
  402418:	cmp	w0, #0x0
  40241c:	b.le	402430 <ferror@plt+0x1020>
  402420:	add	x0, x2, #0xf
  402424:	and	x0, x0, #0xfffffffffffffff8
  402428:	str	x0, [sp, #48]
  40242c:	b	4024c4 <ferror@plt+0x10b4>
  402430:	ldr	x1, [x21, w3, sxtw]
  402434:	cbz	x1, 4024cc <ferror@plt+0x10bc>
  402438:	cbz	w0, 40247c <ferror@plt+0x106c>
  40243c:	add	w3, w3, #0x10
  402440:	str	w3, [sp, #72]
  402444:	cmp	w3, #0x0
  402448:	b.le	40245c <ferror@plt+0x104c>
  40244c:	add	x0, x2, #0xf
  402450:	and	x0, x0, #0xfffffffffffffff8
  402454:	str	x0, [sp, #48]
  402458:	b	402488 <ferror@plt+0x1078>
  40245c:	add	x2, x21, w0, sxtw
  402460:	b	402488 <ferror@plt+0x1078>
  402464:	mov	w0, #0x1                   	// #1
  402468:	ldp	x19, x20, [sp, #16]
  40246c:	ldp	x21, x22, [sp, #32]
  402470:	ldp	x29, x30, [sp], #128
  402474:	ret
  402478:	ldr	x2, [sp, #48]
  40247c:	add	x0, x2, #0xf
  402480:	and	x0, x0, #0xfffffffffffffff8
  402484:	str	x0, [sp, #48]
  402488:	ldr	x19, [x2]
  40248c:	cbz	x19, 4024cc <ferror@plt+0x10bc>
  402490:	mov	x0, x20
  402494:	bl	4012e0 <strcmp@plt>
  402498:	cbz	w0, 402464 <ferror@plt+0x1054>
  40249c:	mov	x1, x19
  4024a0:	mov	x0, x20
  4024a4:	bl	4012e0 <strcmp@plt>
  4024a8:	cbz	w0, 402468 <ferror@plt+0x1058>
  4024ac:	ldr	w3, [sp, #72]
  4024b0:	ldr	x2, [sp, #48]
  4024b4:	tbnz	w3, #31, 402410 <ferror@plt+0x1000>
  4024b8:	add	x0, x2, #0xf
  4024bc:	and	x0, x0, #0xfffffffffffffff8
  4024c0:	str	x0, [sp, #48]
  4024c4:	ldr	x1, [x2]
  4024c8:	cbnz	x1, 402478 <ferror@plt+0x1068>
  4024cc:	mov	x3, x20
  4024d0:	mov	x2, x22
  4024d4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4024d8:	add	x1, x1, #0xae0
  4024dc:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4024e0:	ldr	w0, [x0, #408]
  4024e4:	bl	4013a0 <errx@plt>
  4024e8:	cbz	x1, 402520 <ferror@plt+0x1110>
  4024ec:	add	x3, x0, x1
  4024f0:	sxtb	w2, w2
  4024f4:	ldrsb	w1, [x0]
  4024f8:	cbz	w1, 402518 <ferror@plt+0x1108>
  4024fc:	cmp	w2, w1
  402500:	b.eq	40251c <ferror@plt+0x110c>  // b.none
  402504:	add	x0, x0, #0x1
  402508:	cmp	x3, x0
  40250c:	b.ne	4024f4 <ferror@plt+0x10e4>  // b.any
  402510:	mov	x0, #0x0                   	// #0
  402514:	b	40251c <ferror@plt+0x110c>
  402518:	mov	x0, #0x0                   	// #0
  40251c:	ret
  402520:	mov	x0, #0x0                   	// #0
  402524:	b	40251c <ferror@plt+0x110c>
  402528:	stp	x29, x30, [sp, #-16]!
  40252c:	mov	x29, sp
  402530:	mov	w2, #0xa                   	// #10
  402534:	bl	401d40 <ferror@plt+0x930>
  402538:	ldp	x29, x30, [sp], #16
  40253c:	ret
  402540:	stp	x29, x30, [sp, #-16]!
  402544:	mov	x29, sp
  402548:	mov	w2, #0x10                  	// #16
  40254c:	bl	401d40 <ferror@plt+0x930>
  402550:	ldp	x29, x30, [sp], #16
  402554:	ret
  402558:	stp	x29, x30, [sp, #-16]!
  40255c:	mov	x29, sp
  402560:	mov	w2, #0xa                   	// #10
  402564:	bl	401ce8 <ferror@plt+0x8d8>
  402568:	ldp	x29, x30, [sp], #16
  40256c:	ret
  402570:	stp	x29, x30, [sp, #-16]!
  402574:	mov	x29, sp
  402578:	mov	w2, #0x10                  	// #16
  40257c:	bl	401ce8 <ferror@plt+0x8d8>
  402580:	ldp	x29, x30, [sp], #16
  402584:	ret
  402588:	stp	x29, x30, [sp, #-64]!
  40258c:	mov	x29, sp
  402590:	stp	x19, x20, [sp, #16]
  402594:	str	x21, [sp, #32]
  402598:	mov	x19, x0
  40259c:	mov	x21, x1
  4025a0:	str	xzr, [sp, #56]
  4025a4:	bl	4013d0 <__errno_location@plt>
  4025a8:	str	wzr, [x0]
  4025ac:	cbz	x19, 4025bc <ferror@plt+0x11ac>
  4025b0:	mov	x20, x0
  4025b4:	ldrsb	w0, [x19]
  4025b8:	cbnz	w0, 4025d8 <ferror@plt+0x11c8>
  4025bc:	mov	x3, x19
  4025c0:	mov	x2, x21
  4025c4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4025c8:	add	x1, x1, #0xae0
  4025cc:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4025d0:	ldr	w0, [x0, #408]
  4025d4:	bl	4013a0 <errx@plt>
  4025d8:	mov	w3, #0x0                   	// #0
  4025dc:	mov	w2, #0xa                   	// #10
  4025e0:	add	x1, sp, #0x38
  4025e4:	mov	x0, x19
  4025e8:	bl	401200 <__strtol_internal@plt>
  4025ec:	ldr	w1, [x20]
  4025f0:	cbnz	w1, 40261c <ferror@plt+0x120c>
  4025f4:	ldr	x1, [sp, #56]
  4025f8:	cmp	x1, x19
  4025fc:	b.eq	4025bc <ferror@plt+0x11ac>  // b.none
  402600:	cbz	x1, 40260c <ferror@plt+0x11fc>
  402604:	ldrsb	w1, [x1]
  402608:	cbnz	w1, 4025bc <ferror@plt+0x11ac>
  40260c:	ldp	x19, x20, [sp, #16]
  402610:	ldr	x21, [sp, #32]
  402614:	ldp	x29, x30, [sp], #64
  402618:	ret
  40261c:	cmp	w1, #0x22
  402620:	b.ne	4025bc <ferror@plt+0x11ac>  // b.any
  402624:	mov	x3, x19
  402628:	mov	x2, x21
  40262c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  402630:	add	x1, x1, #0xae0
  402634:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  402638:	ldr	w0, [x0, #408]
  40263c:	bl	4013f0 <err@plt>
  402640:	stp	x29, x30, [sp, #-32]!
  402644:	mov	x29, sp
  402648:	stp	x19, x20, [sp, #16]
  40264c:	mov	x20, x0
  402650:	mov	x19, x1
  402654:	bl	402588 <ferror@plt+0x1178>
  402658:	mov	x2, #0x80000000            	// #2147483648
  40265c:	add	x2, x0, x2
  402660:	mov	x1, #0xffffffff            	// #4294967295
  402664:	cmp	x2, x1
  402668:	b.hi	402678 <ferror@plt+0x1268>  // b.pmore
  40266c:	ldp	x19, x20, [sp, #16]
  402670:	ldp	x29, x30, [sp], #32
  402674:	ret
  402678:	bl	4013d0 <__errno_location@plt>
  40267c:	mov	w1, #0x22                  	// #34
  402680:	str	w1, [x0]
  402684:	mov	x3, x20
  402688:	mov	x2, x19
  40268c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  402690:	add	x1, x1, #0xae0
  402694:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  402698:	ldr	w0, [x0, #408]
  40269c:	bl	4013f0 <err@plt>
  4026a0:	stp	x29, x30, [sp, #-32]!
  4026a4:	mov	x29, sp
  4026a8:	stp	x19, x20, [sp, #16]
  4026ac:	mov	x20, x0
  4026b0:	mov	x19, x1
  4026b4:	bl	402640 <ferror@plt+0x1230>
  4026b8:	add	w2, w0, #0x8, lsl #12
  4026bc:	mov	w1, #0xffff                	// #65535
  4026c0:	cmp	w2, w1
  4026c4:	b.hi	4026d4 <ferror@plt+0x12c4>  // b.pmore
  4026c8:	ldp	x19, x20, [sp, #16]
  4026cc:	ldp	x29, x30, [sp], #32
  4026d0:	ret
  4026d4:	bl	4013d0 <__errno_location@plt>
  4026d8:	mov	w1, #0x22                  	// #34
  4026dc:	str	w1, [x0]
  4026e0:	mov	x3, x20
  4026e4:	mov	x2, x19
  4026e8:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4026ec:	add	x1, x1, #0xae0
  4026f0:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4026f4:	ldr	w0, [x0, #408]
  4026f8:	bl	4013f0 <err@plt>
  4026fc:	stp	x29, x30, [sp, #-16]!
  402700:	mov	x29, sp
  402704:	mov	w2, #0xa                   	// #10
  402708:	bl	401c2c <ferror@plt+0x81c>
  40270c:	ldp	x29, x30, [sp], #16
  402710:	ret
  402714:	stp	x29, x30, [sp, #-16]!
  402718:	mov	x29, sp
  40271c:	mov	w2, #0x10                  	// #16
  402720:	bl	401c2c <ferror@plt+0x81c>
  402724:	ldp	x29, x30, [sp], #16
  402728:	ret
  40272c:	stp	x29, x30, [sp, #-64]!
  402730:	mov	x29, sp
  402734:	stp	x19, x20, [sp, #16]
  402738:	str	x21, [sp, #32]
  40273c:	mov	x19, x0
  402740:	mov	x21, x1
  402744:	str	xzr, [sp, #56]
  402748:	bl	4013d0 <__errno_location@plt>
  40274c:	str	wzr, [x0]
  402750:	cbz	x19, 402760 <ferror@plt+0x1350>
  402754:	mov	x20, x0
  402758:	ldrsb	w0, [x19]
  40275c:	cbnz	w0, 40277c <ferror@plt+0x136c>
  402760:	mov	x3, x19
  402764:	mov	x2, x21
  402768:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  40276c:	add	x1, x1, #0xae0
  402770:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  402774:	ldr	w0, [x0, #408]
  402778:	bl	4013a0 <errx@plt>
  40277c:	add	x1, sp, #0x38
  402780:	mov	x0, x19
  402784:	bl	401180 <strtod@plt>
  402788:	ldr	w0, [x20]
  40278c:	cbnz	w0, 4027b8 <ferror@plt+0x13a8>
  402790:	ldr	x0, [sp, #56]
  402794:	cmp	x0, x19
  402798:	b.eq	402760 <ferror@plt+0x1350>  // b.none
  40279c:	cbz	x0, 4027a8 <ferror@plt+0x1398>
  4027a0:	ldrsb	w0, [x0]
  4027a4:	cbnz	w0, 402760 <ferror@plt+0x1350>
  4027a8:	ldp	x19, x20, [sp, #16]
  4027ac:	ldr	x21, [sp, #32]
  4027b0:	ldp	x29, x30, [sp], #64
  4027b4:	ret
  4027b8:	cmp	w0, #0x22
  4027bc:	b.ne	402760 <ferror@plt+0x1350>  // b.any
  4027c0:	mov	x3, x19
  4027c4:	mov	x2, x21
  4027c8:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4027cc:	add	x1, x1, #0xae0
  4027d0:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4027d4:	ldr	w0, [x0, #408]
  4027d8:	bl	4013f0 <err@plt>
  4027dc:	stp	x29, x30, [sp, #-64]!
  4027e0:	mov	x29, sp
  4027e4:	stp	x19, x20, [sp, #16]
  4027e8:	str	x21, [sp, #32]
  4027ec:	mov	x19, x0
  4027f0:	mov	x21, x1
  4027f4:	str	xzr, [sp, #56]
  4027f8:	bl	4013d0 <__errno_location@plt>
  4027fc:	str	wzr, [x0]
  402800:	cbz	x19, 402810 <ferror@plt+0x1400>
  402804:	mov	x20, x0
  402808:	ldrsb	w0, [x19]
  40280c:	cbnz	w0, 40282c <ferror@plt+0x141c>
  402810:	mov	x3, x19
  402814:	mov	x2, x21
  402818:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  40281c:	add	x1, x1, #0xae0
  402820:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  402824:	ldr	w0, [x0, #408]
  402828:	bl	4013a0 <errx@plt>
  40282c:	mov	w2, #0xa                   	// #10
  402830:	add	x1, sp, #0x38
  402834:	mov	x0, x19
  402838:	bl	401310 <strtol@plt>
  40283c:	ldr	w1, [x20]
  402840:	cbnz	w1, 40286c <ferror@plt+0x145c>
  402844:	ldr	x1, [sp, #56]
  402848:	cmp	x1, x19
  40284c:	b.eq	402810 <ferror@plt+0x1400>  // b.none
  402850:	cbz	x1, 40285c <ferror@plt+0x144c>
  402854:	ldrsb	w1, [x1]
  402858:	cbnz	w1, 402810 <ferror@plt+0x1400>
  40285c:	ldp	x19, x20, [sp, #16]
  402860:	ldr	x21, [sp, #32]
  402864:	ldp	x29, x30, [sp], #64
  402868:	ret
  40286c:	cmp	w1, #0x22
  402870:	b.ne	402810 <ferror@plt+0x1400>  // b.any
  402874:	mov	x3, x19
  402878:	mov	x2, x21
  40287c:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  402880:	add	x1, x1, #0xae0
  402884:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  402888:	ldr	w0, [x0, #408]
  40288c:	bl	4013f0 <err@plt>
  402890:	stp	x29, x30, [sp, #-64]!
  402894:	mov	x29, sp
  402898:	stp	x19, x20, [sp, #16]
  40289c:	str	x21, [sp, #32]
  4028a0:	mov	x19, x0
  4028a4:	mov	x21, x1
  4028a8:	str	xzr, [sp, #56]
  4028ac:	bl	4013d0 <__errno_location@plt>
  4028b0:	str	wzr, [x0]
  4028b4:	cbz	x19, 4028c4 <ferror@plt+0x14b4>
  4028b8:	mov	x20, x0
  4028bc:	ldrsb	w0, [x19]
  4028c0:	cbnz	w0, 4028e0 <ferror@plt+0x14d0>
  4028c4:	mov	x3, x19
  4028c8:	mov	x2, x21
  4028cc:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4028d0:	add	x1, x1, #0xae0
  4028d4:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4028d8:	ldr	w0, [x0, #408]
  4028dc:	bl	4013a0 <errx@plt>
  4028e0:	mov	w2, #0xa                   	// #10
  4028e4:	add	x1, sp, #0x38
  4028e8:	mov	x0, x19
  4028ec:	bl	401130 <strtoul@plt>
  4028f0:	ldr	w1, [x20]
  4028f4:	cbnz	w1, 402920 <ferror@plt+0x1510>
  4028f8:	ldr	x1, [sp, #56]
  4028fc:	cmp	x1, x19
  402900:	b.eq	4028c4 <ferror@plt+0x14b4>  // b.none
  402904:	cbz	x1, 402910 <ferror@plt+0x1500>
  402908:	ldrsb	w1, [x1]
  40290c:	cbnz	w1, 4028c4 <ferror@plt+0x14b4>
  402910:	ldp	x19, x20, [sp, #16]
  402914:	ldr	x21, [sp, #32]
  402918:	ldp	x29, x30, [sp], #64
  40291c:	ret
  402920:	cmp	w1, #0x22
  402924:	b.ne	4028c4 <ferror@plt+0x14b4>  // b.any
  402928:	mov	x3, x19
  40292c:	mov	x2, x21
  402930:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  402934:	add	x1, x1, #0xae0
  402938:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  40293c:	ldr	w0, [x0, #408]
  402940:	bl	4013f0 <err@plt>
  402944:	stp	x29, x30, [sp, #-48]!
  402948:	mov	x29, sp
  40294c:	stp	x19, x20, [sp, #16]
  402950:	mov	x20, x0
  402954:	mov	x19, x1
  402958:	add	x1, sp, #0x28
  40295c:	bl	4022a0 <ferror@plt+0xe90>
  402960:	cbz	w0, 40298c <ferror@plt+0x157c>
  402964:	bl	4013d0 <__errno_location@plt>
  402968:	ldr	w0, [x0]
  40296c:	cbz	w0, 40299c <ferror@plt+0x158c>
  402970:	mov	x3, x20
  402974:	mov	x2, x19
  402978:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  40297c:	add	x1, x1, #0xae0
  402980:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  402984:	ldr	w0, [x0, #408]
  402988:	bl	4013f0 <err@plt>
  40298c:	ldr	x0, [sp, #40]
  402990:	ldp	x19, x20, [sp, #16]
  402994:	ldp	x29, x30, [sp], #48
  402998:	ret
  40299c:	mov	x3, x20
  4029a0:	mov	x2, x19
  4029a4:	adrp	x1, 403000 <ferror@plt+0x1bf0>
  4029a8:	add	x1, x1, #0xae0
  4029ac:	adrp	x0, 415000 <ferror@plt+0x13bf0>
  4029b0:	ldr	w0, [x0, #408]
  4029b4:	bl	4013a0 <errx@plt>
  4029b8:	stp	x29, x30, [sp, #-32]!
  4029bc:	mov	x29, sp
  4029c0:	str	x19, [sp, #16]
  4029c4:	mov	x19, x1
  4029c8:	mov	x1, x2
  4029cc:	bl	40272c <ferror@plt+0x131c>
  4029d0:	fcvtzs	d1, d0
  4029d4:	str	d1, [x19]
  4029d8:	scvtf	d1, d1
  4029dc:	fsub	d0, d0, d1
  4029e0:	mov	x0, #0x848000000000        	// #145685290680320
  4029e4:	movk	x0, #0x412e, lsl #48
  4029e8:	fmov	d1, x0
  4029ec:	fmul	d0, d0, d1
  4029f0:	fcvtzs	d0, d0
  4029f4:	str	d0, [x19, #8]
  4029f8:	ldr	x19, [sp, #16]
  4029fc:	ldp	x29, x30, [sp], #32
  402a00:	ret
  402a04:	mov	w2, w0
  402a08:	mov	x0, x1
  402a0c:	and	w1, w2, #0xf000
  402a10:	cmp	w1, #0x4, lsl #12
  402a14:	b.eq	402a5c <ferror@plt+0x164c>  // b.none
  402a18:	cmp	w1, #0xa, lsl #12
  402a1c:	b.eq	402b88 <ferror@plt+0x1778>  // b.none
  402a20:	cmp	w1, #0x2, lsl #12
  402a24:	b.eq	402b98 <ferror@plt+0x1788>  // b.none
  402a28:	cmp	w1, #0x6, lsl #12
  402a2c:	b.eq	402ba8 <ferror@plt+0x1798>  // b.none
  402a30:	cmp	w1, #0xc, lsl #12
  402a34:	b.eq	402bb8 <ferror@plt+0x17a8>  // b.none
  402a38:	cmp	w1, #0x1, lsl #12
  402a3c:	b.eq	402bc8 <ferror@plt+0x17b8>  // b.none
  402a40:	mov	w3, #0x0                   	// #0
  402a44:	cmp	w1, #0x8, lsl #12
  402a48:	b.ne	402a68 <ferror@plt+0x1658>  // b.any
  402a4c:	mov	w1, #0x2d                  	// #45
  402a50:	strb	w1, [x0]
  402a54:	mov	w3, #0x1                   	// #1
  402a58:	b	402a68 <ferror@plt+0x1658>
  402a5c:	mov	w1, #0x64                  	// #100
  402a60:	strb	w1, [x0]
  402a64:	mov	w3, #0x1                   	// #1
  402a68:	tst	x2, #0x100
  402a6c:	mov	w1, #0x72                  	// #114
  402a70:	mov	w4, #0x2d                  	// #45
  402a74:	csel	w1, w1, w4, ne  // ne = any
  402a78:	add	w4, w3, #0x1
  402a7c:	and	x5, x3, #0xffff
  402a80:	strb	w1, [x0, x5]
  402a84:	tst	x2, #0x80
  402a88:	mov	w5, #0x77                  	// #119
  402a8c:	mov	w1, #0x2d                  	// #45
  402a90:	csel	w5, w5, w1, ne  // ne = any
  402a94:	add	w1, w3, #0x2
  402a98:	and	w1, w1, #0xffff
  402a9c:	and	x4, x4, #0x3
  402aa0:	strb	w5, [x0, x4]
  402aa4:	tbz	w2, #11, 402bd8 <ferror@plt+0x17c8>
  402aa8:	tst	x2, #0x40
  402aac:	mov	w5, #0x73                  	// #115
  402ab0:	mov	w4, #0x53                  	// #83
  402ab4:	csel	w5, w5, w4, ne  // ne = any
  402ab8:	add	w4, w3, #0x3
  402abc:	and	x1, x1, #0xffff
  402ac0:	strb	w5, [x0, x1]
  402ac4:	tst	x2, #0x20
  402ac8:	mov	w5, #0x72                  	// #114
  402acc:	mov	w1, #0x2d                  	// #45
  402ad0:	csel	w5, w5, w1, ne  // ne = any
  402ad4:	add	w1, w3, #0x4
  402ad8:	and	x4, x4, #0x7
  402adc:	strb	w5, [x0, x4]
  402ae0:	tst	x2, #0x10
  402ae4:	mov	w5, #0x77                  	// #119
  402ae8:	mov	w4, #0x2d                  	// #45
  402aec:	csel	w5, w5, w4, ne  // ne = any
  402af0:	add	w4, w3, #0x5
  402af4:	and	w4, w4, #0xffff
  402af8:	and	x1, x1, #0xf
  402afc:	strb	w5, [x0, x1]
  402b00:	tbz	w2, #10, 402bec <ferror@plt+0x17dc>
  402b04:	tst	x2, #0x8
  402b08:	mov	w5, #0x73                  	// #115
  402b0c:	mov	w1, #0x53                  	// #83
  402b10:	csel	w5, w5, w1, ne  // ne = any
  402b14:	add	w1, w3, #0x6
  402b18:	and	x4, x4, #0xffff
  402b1c:	strb	w5, [x0, x4]
  402b20:	tst	x2, #0x4
  402b24:	mov	w5, #0x72                  	// #114
  402b28:	mov	w4, #0x2d                  	// #45
  402b2c:	csel	w5, w5, w4, ne  // ne = any
  402b30:	add	w4, w3, #0x7
  402b34:	and	x1, x1, #0xf
  402b38:	strb	w5, [x0, x1]
  402b3c:	tst	x2, #0x2
  402b40:	mov	w5, #0x77                  	// #119
  402b44:	mov	w1, #0x2d                  	// #45
  402b48:	csel	w5, w5, w1, ne  // ne = any
  402b4c:	add	w1, w3, #0x8
  402b50:	and	w1, w1, #0xffff
  402b54:	and	x4, x4, #0xf
  402b58:	strb	w5, [x0, x4]
  402b5c:	tbz	w2, #9, 402c00 <ferror@plt+0x17f0>
  402b60:	tst	x2, #0x1
  402b64:	mov	w2, #0x74                  	// #116
  402b68:	mov	w4, #0x54                  	// #84
  402b6c:	csel	w2, w2, w4, ne  // ne = any
  402b70:	and	x1, x1, #0xffff
  402b74:	strb	w2, [x0, x1]
  402b78:	add	w3, w3, #0x9
  402b7c:	and	x3, x3, #0xffff
  402b80:	strb	wzr, [x0, x3]
  402b84:	ret
  402b88:	mov	w1, #0x6c                  	// #108
  402b8c:	strb	w1, [x0]
  402b90:	mov	w3, #0x1                   	// #1
  402b94:	b	402a68 <ferror@plt+0x1658>
  402b98:	mov	w1, #0x63                  	// #99
  402b9c:	strb	w1, [x0]
  402ba0:	mov	w3, #0x1                   	// #1
  402ba4:	b	402a68 <ferror@plt+0x1658>
  402ba8:	mov	w1, #0x62                  	// #98
  402bac:	strb	w1, [x0]
  402bb0:	mov	w3, #0x1                   	// #1
  402bb4:	b	402a68 <ferror@plt+0x1658>
  402bb8:	mov	w1, #0x73                  	// #115
  402bbc:	strb	w1, [x0]
  402bc0:	mov	w3, #0x1                   	// #1
  402bc4:	b	402a68 <ferror@plt+0x1658>
  402bc8:	mov	w1, #0x70                  	// #112
  402bcc:	strb	w1, [x0]
  402bd0:	mov	w3, #0x1                   	// #1
  402bd4:	b	402a68 <ferror@plt+0x1658>
  402bd8:	tst	x2, #0x40
  402bdc:	mov	w5, #0x78                  	// #120
  402be0:	mov	w4, #0x2d                  	// #45
  402be4:	csel	w5, w5, w4, ne  // ne = any
  402be8:	b	402ab8 <ferror@plt+0x16a8>
  402bec:	tst	x2, #0x8
  402bf0:	mov	w5, #0x78                  	// #120
  402bf4:	mov	w1, #0x2d                  	// #45
  402bf8:	csel	w5, w5, w1, ne  // ne = any
  402bfc:	b	402b14 <ferror@plt+0x1704>
  402c00:	tst	x2, #0x1
  402c04:	mov	w2, #0x78                  	// #120
  402c08:	mov	w4, #0x2d                  	// #45
  402c0c:	csel	w2, w2, w4, ne  // ne = any
  402c10:	b	402b70 <ferror@plt+0x1760>
  402c14:	stp	x29, x30, [sp, #-80]!
  402c18:	mov	x29, sp
  402c1c:	stp	x19, x20, [sp, #16]
  402c20:	add	x5, sp, #0x28
  402c24:	tbz	w0, #1, 402c34 <ferror@plt+0x1824>
  402c28:	mov	w2, #0x20                  	// #32
  402c2c:	strb	w2, [sp, #40]
  402c30:	add	x5, sp, #0x29
  402c34:	cmp	x1, #0x3ff
  402c38:	b.ls	402dc8 <ferror@plt+0x19b8>  // b.plast
  402c3c:	mov	x2, #0xfffff               	// #1048575
  402c40:	cmp	x1, x2
  402c44:	b.ls	402ce0 <ferror@plt+0x18d0>  // b.plast
  402c48:	mov	x2, #0x3fffffff            	// #1073741823
  402c4c:	cmp	x1, x2
  402c50:	b.ls	402ce8 <ferror@plt+0x18d8>  // b.plast
  402c54:	mov	x2, #0xffffffffff          	// #1099511627775
  402c58:	cmp	x1, x2
  402c5c:	b.ls	402cf0 <ferror@plt+0x18e0>  // b.plast
  402c60:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  402c64:	cmp	x1, x2
  402c68:	b.ls	402cf8 <ferror@plt+0x18e8>  // b.plast
  402c6c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  402c70:	cmp	x1, x2
  402c74:	mov	w19, #0x3c                  	// #60
  402c78:	mov	w2, #0x46                  	// #70
  402c7c:	csel	w19, w19, w2, ls  // ls = plast
  402c80:	sub	w4, w19, #0xa
  402c84:	mov	w3, #0x6667                	// #26215
  402c88:	movk	w3, #0x6666, lsl #16
  402c8c:	smull	x3, w4, w3
  402c90:	asr	x3, x3, #34
  402c94:	sub	w3, w3, w4, asr #31
  402c98:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  402c9c:	add	x2, x2, #0xb18
  402ca0:	ldrsb	w3, [x2, w3, sxtw]
  402ca4:	lsr	x20, x1, x4
  402ca8:	mov	x2, #0xffffffffffffffff    	// #-1
  402cac:	lsl	x2, x2, x4
  402cb0:	bic	x1, x1, x2
  402cb4:	strb	w3, [x5]
  402cb8:	and	w2, w0, #0x1
  402cbc:	cmp	w3, #0x42
  402cc0:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402cc4:	b.eq	402ddc <ferror@plt+0x19cc>  // b.none
  402cc8:	mov	w2, #0x69                  	// #105
  402ccc:	strb	w2, [x5, #1]
  402cd0:	add	x2, x5, #0x3
  402cd4:	mov	w3, #0x42                  	// #66
  402cd8:	strb	w3, [x5, #2]
  402cdc:	b	402de0 <ferror@plt+0x19d0>
  402ce0:	mov	w19, #0x14                  	// #20
  402ce4:	b	402c80 <ferror@plt+0x1870>
  402ce8:	mov	w19, #0x1e                  	// #30
  402cec:	b	402c80 <ferror@plt+0x1870>
  402cf0:	mov	w19, #0x28                  	// #40
  402cf4:	b	402c80 <ferror@plt+0x1870>
  402cf8:	mov	w19, #0x32                  	// #50
  402cfc:	b	402c80 <ferror@plt+0x1870>
  402d00:	sub	w19, w19, #0x14
  402d04:	lsr	x19, x1, x19
  402d08:	add	x19, x19, #0x32
  402d0c:	lsr	x19, x19, #2
  402d10:	mov	x0, #0xf5c3                	// #62915
  402d14:	movk	x0, #0x5c28, lsl #16
  402d18:	movk	x0, #0xc28f, lsl #32
  402d1c:	movk	x0, #0x28f5, lsl #48
  402d20:	umulh	x19, x19, x0
  402d24:	lsr	x19, x19, #2
  402d28:	cmp	x19, #0xa
  402d2c:	b.eq	402d7c <ferror@plt+0x196c>  // b.none
  402d30:	cbz	x19, 402d80 <ferror@plt+0x1970>
  402d34:	bl	4011c0 <localeconv@plt>
  402d38:	cbz	x0, 402db0 <ferror@plt+0x19a0>
  402d3c:	ldr	x4, [x0]
  402d40:	cbz	x4, 402dbc <ferror@plt+0x19ac>
  402d44:	ldrsb	w1, [x4]
  402d48:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  402d4c:	add	x0, x0, #0xb10
  402d50:	cmp	w1, #0x0
  402d54:	csel	x4, x0, x4, eq  // eq = none
  402d58:	add	x6, sp, #0x28
  402d5c:	mov	x5, x19
  402d60:	mov	w3, w20
  402d64:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  402d68:	add	x2, x2, #0xb20
  402d6c:	mov	x1, #0x20                  	// #32
  402d70:	add	x0, sp, #0x30
  402d74:	bl	4011b0 <snprintf@plt>
  402d78:	b	402d9c <ferror@plt+0x198c>
  402d7c:	add	w20, w20, #0x1
  402d80:	add	x4, sp, #0x28
  402d84:	mov	w3, w20
  402d88:	adrp	x2, 403000 <ferror@plt+0x1bf0>
  402d8c:	add	x2, x2, #0xb30
  402d90:	mov	x1, #0x20                  	// #32
  402d94:	add	x0, sp, #0x30
  402d98:	bl	4011b0 <snprintf@plt>
  402d9c:	add	x0, sp, #0x30
  402da0:	bl	401260 <strdup@plt>
  402da4:	ldp	x19, x20, [sp, #16]
  402da8:	ldp	x29, x30, [sp], #80
  402dac:	ret
  402db0:	adrp	x4, 403000 <ferror@plt+0x1bf0>
  402db4:	add	x4, x4, #0xb10
  402db8:	b	402d58 <ferror@plt+0x1948>
  402dbc:	adrp	x4, 403000 <ferror@plt+0x1bf0>
  402dc0:	add	x4, x4, #0xb10
  402dc4:	b	402d58 <ferror@plt+0x1948>
  402dc8:	mov	w20, w1
  402dcc:	mov	w1, #0x42                  	// #66
  402dd0:	strb	w1, [x5]
  402dd4:	mov	w19, #0xa                   	// #10
  402dd8:	mov	x1, #0x0                   	// #0
  402ddc:	add	x2, x5, #0x1
  402de0:	strb	wzr, [x2]
  402de4:	cbz	x1, 402d80 <ferror@plt+0x1970>
  402de8:	tbz	w0, #2, 402d00 <ferror@plt+0x18f0>
  402dec:	sub	w19, w19, #0x14
  402df0:	lsr	x19, x1, x19
  402df4:	add	x19, x19, #0x5
  402df8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402dfc:	movk	x0, #0xcccd
  402e00:	umulh	x19, x19, x0
  402e04:	lsr	x19, x19, #3
  402e08:	umulh	x0, x19, x0
  402e0c:	lsr	x0, x0, #3
  402e10:	add	x0, x0, x0, lsl #2
  402e14:	cmp	x19, x0, lsl #1
  402e18:	b.ne	402d30 <ferror@plt+0x1920>  // b.any
  402e1c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402e20:	movk	x0, #0xcccd
  402e24:	umulh	x19, x19, x0
  402e28:	lsr	x19, x19, #3
  402e2c:	b	402d30 <ferror@plt+0x1920>
  402e30:	cbz	x0, 402f10 <ferror@plt+0x1b00>
  402e34:	stp	x29, x30, [sp, #-64]!
  402e38:	mov	x29, sp
  402e3c:	stp	x19, x20, [sp, #16]
  402e40:	stp	x21, x22, [sp, #32]
  402e44:	stp	x23, x24, [sp, #48]
  402e48:	mov	x19, x0
  402e4c:	mov	x24, x1
  402e50:	mov	x22, x2
  402e54:	mov	x23, x3
  402e58:	ldrsb	w4, [x0]
  402e5c:	cbz	w4, 402f18 <ferror@plt+0x1b08>
  402e60:	cmp	x1, #0x0
  402e64:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  402e68:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  402e6c:	b.eq	402f20 <ferror@plt+0x1b10>  // b.none
  402e70:	mov	x21, #0x0                   	// #0
  402e74:	mov	x0, #0x0                   	// #0
  402e78:	b	402ed0 <ferror@plt+0x1ac0>
  402e7c:	ldrsb	w1, [x19, #1]
  402e80:	mov	x20, x19
  402e84:	cbnz	w1, 402e8c <ferror@plt+0x1a7c>
  402e88:	add	x20, x19, #0x1
  402e8c:	cmp	x0, #0x0
  402e90:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  402e94:	b.eq	402ec8 <ferror@plt+0x1ab8>  // b.none
  402e98:	cmp	x0, x20
  402e9c:	b.cs	402f30 <ferror@plt+0x1b20>  // b.hs, b.nlast
  402ea0:	sub	x1, x20, x0
  402ea4:	blr	x23
  402ea8:	cmn	w0, #0x1
  402eac:	b.eq	402efc <ferror@plt+0x1aec>  // b.none
  402eb0:	add	x1, x21, #0x1
  402eb4:	str	w0, [x24, x21, lsl #2]
  402eb8:	ldrsb	w0, [x20]
  402ebc:	cbz	w0, 402ef4 <ferror@plt+0x1ae4>
  402ec0:	mov	x21, x1
  402ec4:	mov	x0, #0x0                   	// #0
  402ec8:	ldrsb	w4, [x19, #1]!
  402ecc:	cbz	w4, 402ef8 <ferror@plt+0x1ae8>
  402ed0:	cmp	x22, x21
  402ed4:	b.ls	402f28 <ferror@plt+0x1b18>  // b.plast
  402ed8:	cmp	x0, #0x0
  402edc:	csel	x0, x0, x19, ne  // ne = any
  402ee0:	cmp	w4, #0x2c
  402ee4:	b.eq	402e7c <ferror@plt+0x1a6c>  // b.none
  402ee8:	ldrsb	w1, [x19, #1]
  402eec:	cbz	w1, 402e88 <ferror@plt+0x1a78>
  402ef0:	b	402ec8 <ferror@plt+0x1ab8>
  402ef4:	mov	x21, x1
  402ef8:	mov	w0, w21
  402efc:	ldp	x19, x20, [sp, #16]
  402f00:	ldp	x21, x22, [sp, #32]
  402f04:	ldp	x23, x24, [sp, #48]
  402f08:	ldp	x29, x30, [sp], #64
  402f0c:	ret
  402f10:	mov	w0, #0xffffffff            	// #-1
  402f14:	ret
  402f18:	mov	w0, #0xffffffff            	// #-1
  402f1c:	b	402efc <ferror@plt+0x1aec>
  402f20:	mov	w0, #0xffffffff            	// #-1
  402f24:	b	402efc <ferror@plt+0x1aec>
  402f28:	mov	w0, #0xfffffffe            	// #-2
  402f2c:	b	402efc <ferror@plt+0x1aec>
  402f30:	mov	w0, #0xffffffff            	// #-1
  402f34:	b	402efc <ferror@plt+0x1aec>
  402f38:	cbz	x0, 402fb0 <ferror@plt+0x1ba0>
  402f3c:	stp	x29, x30, [sp, #-32]!
  402f40:	mov	x29, sp
  402f44:	str	x19, [sp, #16]
  402f48:	mov	x19, x3
  402f4c:	mov	x3, x4
  402f50:	ldrsb	w4, [x0]
  402f54:	cmp	x19, #0x0
  402f58:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402f5c:	b.eq	402fb8 <ferror@plt+0x1ba8>  // b.none
  402f60:	ldr	x5, [x19]
  402f64:	cmp	x5, x2
  402f68:	b.hi	402fc0 <ferror@plt+0x1bb0>  // b.pmore
  402f6c:	cmp	w4, #0x2b
  402f70:	b.eq	402fa8 <ferror@plt+0x1b98>  // b.none
  402f74:	str	xzr, [x19]
  402f78:	ldr	x4, [x19]
  402f7c:	sub	x2, x2, x4
  402f80:	add	x1, x1, x4, lsl #2
  402f84:	bl	402e30 <ferror@plt+0x1a20>
  402f88:	cmp	w0, #0x0
  402f8c:	b.le	402f9c <ferror@plt+0x1b8c>
  402f90:	ldr	x1, [x19]
  402f94:	add	x1, x1, w0, sxtw
  402f98:	str	x1, [x19]
  402f9c:	ldr	x19, [sp, #16]
  402fa0:	ldp	x29, x30, [sp], #32
  402fa4:	ret
  402fa8:	add	x0, x0, #0x1
  402fac:	b	402f78 <ferror@plt+0x1b68>
  402fb0:	mov	w0, #0xffffffff            	// #-1
  402fb4:	ret
  402fb8:	mov	w0, #0xffffffff            	// #-1
  402fbc:	b	402f9c <ferror@plt+0x1b8c>
  402fc0:	mov	w0, #0xffffffff            	// #-1
  402fc4:	b	402f9c <ferror@plt+0x1b8c>
  402fc8:	cmp	x2, #0x0
  402fcc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  402fd0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402fd4:	b.eq	4030b0 <ferror@plt+0x1ca0>  // b.none
  402fd8:	stp	x29, x30, [sp, #-64]!
  402fdc:	mov	x29, sp
  402fe0:	stp	x19, x20, [sp, #16]
  402fe4:	stp	x21, x22, [sp, #32]
  402fe8:	str	x23, [sp, #48]
  402fec:	mov	x19, x0
  402ff0:	mov	x21, x1
  402ff4:	mov	x22, x2
  402ff8:	mov	x0, #0x0                   	// #0
  402ffc:	mov	w23, #0x1                   	// #1
  403000:	b	403074 <ferror@plt+0x1c64>
  403004:	ldrsb	w1, [x19, #1]
  403008:	mov	x20, x19
  40300c:	cbnz	w1, 403014 <ferror@plt+0x1c04>
  403010:	add	x20, x19, #0x1
  403014:	cmp	x0, #0x0
  403018:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  40301c:	b.eq	403070 <ferror@plt+0x1c60>  // b.none
  403020:	cmp	x0, x20
  403024:	b.cs	4030b8 <ferror@plt+0x1ca8>  // b.hs, b.nlast
  403028:	sub	x1, x20, x0
  40302c:	blr	x22
  403030:	tbnz	w0, #31, 40309c <ferror@plt+0x1c8c>
  403034:	add	w1, w0, #0x7
  403038:	cmp	w0, #0x0
  40303c:	csel	w1, w1, w0, lt  // lt = tstop
  403040:	asr	w1, w1, #3
  403044:	negs	w3, w0
  403048:	and	w0, w0, #0x7
  40304c:	and	w3, w3, #0x7
  403050:	csneg	w0, w0, w3, mi  // mi = first
  403054:	lsl	w3, w23, w0
  403058:	ldrb	w0, [x21, w1, sxtw]
  40305c:	orr	w3, w3, w0
  403060:	strb	w3, [x21, w1, sxtw]
  403064:	ldrsb	w0, [x20]
  403068:	cbz	w0, 4030c0 <ferror@plt+0x1cb0>
  40306c:	mov	x0, #0x0                   	// #0
  403070:	add	x19, x19, #0x1
  403074:	ldrsb	w1, [x19]
  403078:	cbz	w1, 403098 <ferror@plt+0x1c88>
  40307c:	cmp	x0, #0x0
  403080:	csel	x0, x0, x19, ne  // ne = any
  403084:	cmp	w1, #0x2c
  403088:	b.eq	403004 <ferror@plt+0x1bf4>  // b.none
  40308c:	ldrsb	w1, [x19, #1]
  403090:	cbz	w1, 403010 <ferror@plt+0x1c00>
  403094:	b	403070 <ferror@plt+0x1c60>
  403098:	mov	w0, #0x0                   	// #0
  40309c:	ldp	x19, x20, [sp, #16]
  4030a0:	ldp	x21, x22, [sp, #32]
  4030a4:	ldr	x23, [sp, #48]
  4030a8:	ldp	x29, x30, [sp], #64
  4030ac:	ret
  4030b0:	mov	w0, #0xffffffea            	// #-22
  4030b4:	ret
  4030b8:	mov	w0, #0xffffffff            	// #-1
  4030bc:	b	40309c <ferror@plt+0x1c8c>
  4030c0:	mov	w0, #0x0                   	// #0
  4030c4:	b	40309c <ferror@plt+0x1c8c>
  4030c8:	cmp	x2, #0x0
  4030cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4030d0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4030d4:	b.eq	403180 <ferror@plt+0x1d70>  // b.none
  4030d8:	stp	x29, x30, [sp, #-48]!
  4030dc:	mov	x29, sp
  4030e0:	stp	x19, x20, [sp, #16]
  4030e4:	stp	x21, x22, [sp, #32]
  4030e8:	mov	x19, x0
  4030ec:	mov	x21, x1
  4030f0:	mov	x22, x2
  4030f4:	mov	x0, #0x0                   	// #0
  4030f8:	b	403148 <ferror@plt+0x1d38>
  4030fc:	ldrsb	w1, [x19, #1]
  403100:	mov	x20, x19
  403104:	cbnz	w1, 40310c <ferror@plt+0x1cfc>
  403108:	add	x20, x19, #0x1
  40310c:	cmp	x0, #0x0
  403110:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403114:	b.eq	403144 <ferror@plt+0x1d34>  // b.none
  403118:	cmp	x0, x20
  40311c:	b.cs	403188 <ferror@plt+0x1d78>  // b.hs, b.nlast
  403120:	sub	x1, x20, x0
  403124:	blr	x22
  403128:	tbnz	x0, #63, 403170 <ferror@plt+0x1d60>
  40312c:	ldr	x3, [x21]
  403130:	orr	x0, x3, x0
  403134:	str	x0, [x21]
  403138:	ldrsb	w0, [x20]
  40313c:	cbz	w0, 403190 <ferror@plt+0x1d80>
  403140:	mov	x0, #0x0                   	// #0
  403144:	add	x19, x19, #0x1
  403148:	ldrsb	w3, [x19]
  40314c:	cbz	w3, 40316c <ferror@plt+0x1d5c>
  403150:	cmp	x0, #0x0
  403154:	csel	x0, x0, x19, ne  // ne = any
  403158:	cmp	w3, #0x2c
  40315c:	b.eq	4030fc <ferror@plt+0x1cec>  // b.none
  403160:	ldrsb	w1, [x19, #1]
  403164:	cbz	w1, 403108 <ferror@plt+0x1cf8>
  403168:	b	403144 <ferror@plt+0x1d34>
  40316c:	mov	w0, #0x0                   	// #0
  403170:	ldp	x19, x20, [sp, #16]
  403174:	ldp	x21, x22, [sp, #32]
  403178:	ldp	x29, x30, [sp], #48
  40317c:	ret
  403180:	mov	w0, #0xffffffea            	// #-22
  403184:	ret
  403188:	mov	w0, #0xffffffff            	// #-1
  40318c:	b	403170 <ferror@plt+0x1d60>
  403190:	mov	w0, #0x0                   	// #0
  403194:	b	403170 <ferror@plt+0x1d60>
  403198:	stp	x29, x30, [sp, #-80]!
  40319c:	mov	x29, sp
  4031a0:	str	xzr, [sp, #72]
  4031a4:	cbz	x0, 4032f0 <ferror@plt+0x1ee0>
  4031a8:	stp	x19, x20, [sp, #16]
  4031ac:	stp	x21, x22, [sp, #32]
  4031b0:	str	x23, [sp, #48]
  4031b4:	mov	x19, x0
  4031b8:	mov	x23, x1
  4031bc:	mov	x20, x2
  4031c0:	mov	w21, w3
  4031c4:	str	w3, [x1]
  4031c8:	str	w3, [x2]
  4031cc:	bl	4013d0 <__errno_location@plt>
  4031d0:	mov	x22, x0
  4031d4:	str	wzr, [x0]
  4031d8:	ldrsb	w0, [x19]
  4031dc:	cmp	w0, #0x3a
  4031e0:	b.eq	40323c <ferror@plt+0x1e2c>  // b.none
  4031e4:	mov	w2, #0xa                   	// #10
  4031e8:	add	x1, sp, #0x48
  4031ec:	mov	x0, x19
  4031f0:	bl	401310 <strtol@plt>
  4031f4:	str	w0, [x23]
  4031f8:	str	w0, [x20]
  4031fc:	ldr	w0, [x22]
  403200:	cbnz	w0, 403320 <ferror@plt+0x1f10>
  403204:	ldr	x1, [sp, #72]
  403208:	cmp	x1, #0x0
  40320c:	ccmp	x1, x19, #0x4, ne  // ne = any
  403210:	b.eq	403334 <ferror@plt+0x1f24>  // b.none
  403214:	ldrsb	w2, [x1]
  403218:	cmp	w2, #0x3a
  40321c:	b.eq	403284 <ferror@plt+0x1e74>  // b.none
  403220:	cmp	w2, #0x2d
  403224:	b.eq	4032a0 <ferror@plt+0x1e90>  // b.none
  403228:	ldp	x19, x20, [sp, #16]
  40322c:	ldp	x21, x22, [sp, #32]
  403230:	ldr	x23, [sp, #48]
  403234:	ldp	x29, x30, [sp], #80
  403238:	ret
  40323c:	add	x19, x19, #0x1
  403240:	mov	w2, #0xa                   	// #10
  403244:	add	x1, sp, #0x48
  403248:	mov	x0, x19
  40324c:	bl	401310 <strtol@plt>
  403250:	str	w0, [x20]
  403254:	ldr	w0, [x22]
  403258:	cbnz	w0, 4032f8 <ferror@plt+0x1ee8>
  40325c:	ldr	x0, [sp, #72]
  403260:	cbz	x0, 40330c <ferror@plt+0x1efc>
  403264:	ldrsb	w1, [x0]
  403268:	cmp	w1, #0x0
  40326c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403270:	csetm	w0, eq  // eq = none
  403274:	ldp	x19, x20, [sp, #16]
  403278:	ldp	x21, x22, [sp, #32]
  40327c:	ldr	x23, [sp, #48]
  403280:	b	403234 <ferror@plt+0x1e24>
  403284:	ldrsb	w2, [x1, #1]
  403288:	cbnz	w2, 4032a0 <ferror@plt+0x1e90>
  40328c:	str	w21, [x20]
  403290:	ldp	x19, x20, [sp, #16]
  403294:	ldp	x21, x22, [sp, #32]
  403298:	ldr	x23, [sp, #48]
  40329c:	b	403234 <ferror@plt+0x1e24>
  4032a0:	add	x19, x1, #0x1
  4032a4:	str	xzr, [sp, #72]
  4032a8:	str	wzr, [x22]
  4032ac:	mov	w2, #0xa                   	// #10
  4032b0:	add	x1, sp, #0x48
  4032b4:	mov	x0, x19
  4032b8:	bl	401310 <strtol@plt>
  4032bc:	str	w0, [x20]
  4032c0:	ldr	w0, [x22]
  4032c4:	cbnz	w0, 403348 <ferror@plt+0x1f38>
  4032c8:	ldr	x0, [sp, #72]
  4032cc:	cbz	x0, 40335c <ferror@plt+0x1f4c>
  4032d0:	ldrsb	w1, [x0]
  4032d4:	cmp	w1, #0x0
  4032d8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4032dc:	csetm	w0, eq  // eq = none
  4032e0:	ldp	x19, x20, [sp, #16]
  4032e4:	ldp	x21, x22, [sp, #32]
  4032e8:	ldr	x23, [sp, #48]
  4032ec:	b	403234 <ferror@plt+0x1e24>
  4032f0:	mov	w0, #0x0                   	// #0
  4032f4:	b	403234 <ferror@plt+0x1e24>
  4032f8:	mov	w0, #0xffffffff            	// #-1
  4032fc:	ldp	x19, x20, [sp, #16]
  403300:	ldp	x21, x22, [sp, #32]
  403304:	ldr	x23, [sp, #48]
  403308:	b	403234 <ferror@plt+0x1e24>
  40330c:	mov	w0, #0xffffffff            	// #-1
  403310:	ldp	x19, x20, [sp, #16]
  403314:	ldp	x21, x22, [sp, #32]
  403318:	ldr	x23, [sp, #48]
  40331c:	b	403234 <ferror@plt+0x1e24>
  403320:	mov	w0, #0xffffffff            	// #-1
  403324:	ldp	x19, x20, [sp, #16]
  403328:	ldp	x21, x22, [sp, #32]
  40332c:	ldr	x23, [sp, #48]
  403330:	b	403234 <ferror@plt+0x1e24>
  403334:	mov	w0, #0xffffffff            	// #-1
  403338:	ldp	x19, x20, [sp, #16]
  40333c:	ldp	x21, x22, [sp, #32]
  403340:	ldr	x23, [sp, #48]
  403344:	b	403234 <ferror@plt+0x1e24>
  403348:	mov	w0, #0xffffffff            	// #-1
  40334c:	ldp	x19, x20, [sp, #16]
  403350:	ldp	x21, x22, [sp, #32]
  403354:	ldr	x23, [sp, #48]
  403358:	b	403234 <ferror@plt+0x1e24>
  40335c:	mov	w0, #0xffffffff            	// #-1
  403360:	ldp	x19, x20, [sp, #16]
  403364:	ldp	x21, x22, [sp, #32]
  403368:	ldr	x23, [sp, #48]
  40336c:	b	403234 <ferror@plt+0x1e24>
  403370:	cmp	x0, #0x0
  403374:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403378:	b.eq	403440 <ferror@plt+0x2030>  // b.none
  40337c:	stp	x29, x30, [sp, #-80]!
  403380:	mov	x29, sp
  403384:	stp	x19, x20, [sp, #16]
  403388:	stp	x21, x22, [sp, #32]
  40338c:	stp	x23, x24, [sp, #48]
  403390:	mov	x20, x1
  403394:	add	x24, sp, #0x40
  403398:	add	x23, sp, #0x48
  40339c:	b	4033cc <ferror@plt+0x1fbc>
  4033a0:	cmp	x19, #0x0
  4033a4:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4033a8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4033ac:	b.ne	403428 <ferror@plt+0x2018>  // b.any
  4033b0:	mov	x2, x21
  4033b4:	mov	x1, x20
  4033b8:	mov	x0, x19
  4033bc:	bl	401210 <strncmp@plt>
  4033c0:	cbnz	w0, 403428 <ferror@plt+0x2018>
  4033c4:	add	x0, x19, x21
  4033c8:	add	x20, x20, x22
  4033cc:	mov	x1, x24
  4033d0:	bl	401b10 <ferror@plt+0x700>
  4033d4:	mov	x19, x0
  4033d8:	mov	x1, x23
  4033dc:	mov	x0, x20
  4033e0:	bl	401b10 <ferror@plt+0x700>
  4033e4:	mov	x20, x0
  4033e8:	ldr	x21, [sp, #64]
  4033ec:	ldr	x22, [sp, #72]
  4033f0:	adds	x0, x21, x22
  4033f4:	b.eq	403420 <ferror@plt+0x2010>  // b.none
  4033f8:	cmp	x0, #0x1
  4033fc:	b.ne	4033a0 <ferror@plt+0x1f90>  // b.any
  403400:	cbz	x19, 403410 <ferror@plt+0x2000>
  403404:	ldrsb	w0, [x19]
  403408:	cmp	w0, #0x2f
  40340c:	b.eq	403420 <ferror@plt+0x2010>  // b.none
  403410:	cbz	x20, 403428 <ferror@plt+0x2018>
  403414:	ldrsb	w0, [x20]
  403418:	cmp	w0, #0x2f
  40341c:	b.ne	4033a0 <ferror@plt+0x1f90>  // b.any
  403420:	mov	w0, #0x1                   	// #1
  403424:	b	40342c <ferror@plt+0x201c>
  403428:	mov	w0, #0x0                   	// #0
  40342c:	ldp	x19, x20, [sp, #16]
  403430:	ldp	x21, x22, [sp, #32]
  403434:	ldp	x23, x24, [sp, #48]
  403438:	ldp	x29, x30, [sp], #80
  40343c:	ret
  403440:	mov	w0, #0x0                   	// #0
  403444:	ret
  403448:	stp	x29, x30, [sp, #-64]!
  40344c:	mov	x29, sp
  403450:	stp	x19, x20, [sp, #16]
  403454:	mov	x19, x0
  403458:	orr	x0, x0, x1
  40345c:	cbz	x0, 4034e0 <ferror@plt+0x20d0>
  403460:	stp	x21, x22, [sp, #32]
  403464:	mov	x21, x1
  403468:	mov	x22, x2
  40346c:	cbz	x19, 4034f4 <ferror@plt+0x20e4>
  403470:	cbz	x1, 40350c <ferror@plt+0x20fc>
  403474:	stp	x23, x24, [sp, #48]
  403478:	mov	x0, x19
  40347c:	bl	401140 <strlen@plt>
  403480:	mov	x23, x0
  403484:	mvn	x0, x0
  403488:	mov	x20, #0x0                   	// #0
  40348c:	cmp	x0, x22
  403490:	b.cc	403520 <ferror@plt+0x2110>  // b.lo, b.ul, b.last
  403494:	add	x24, x23, x22
  403498:	add	x0, x24, #0x1
  40349c:	bl	4011e0 <malloc@plt>
  4034a0:	mov	x20, x0
  4034a4:	cbz	x0, 40352c <ferror@plt+0x211c>
  4034a8:	mov	x2, x23
  4034ac:	mov	x1, x19
  4034b0:	bl	401110 <memcpy@plt>
  4034b4:	mov	x2, x22
  4034b8:	mov	x1, x21
  4034bc:	add	x0, x20, x23
  4034c0:	bl	401110 <memcpy@plt>
  4034c4:	strb	wzr, [x20, x24]
  4034c8:	ldp	x21, x22, [sp, #32]
  4034cc:	ldp	x23, x24, [sp, #48]
  4034d0:	mov	x0, x20
  4034d4:	ldp	x19, x20, [sp, #16]
  4034d8:	ldp	x29, x30, [sp], #64
  4034dc:	ret
  4034e0:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  4034e4:	add	x0, x0, #0x920
  4034e8:	bl	401260 <strdup@plt>
  4034ec:	mov	x20, x0
  4034f0:	b	4034d0 <ferror@plt+0x20c0>
  4034f4:	mov	x1, x2
  4034f8:	mov	x0, x21
  4034fc:	bl	401340 <strndup@plt>
  403500:	mov	x20, x0
  403504:	ldp	x21, x22, [sp, #32]
  403508:	b	4034d0 <ferror@plt+0x20c0>
  40350c:	mov	x0, x19
  403510:	bl	401260 <strdup@plt>
  403514:	mov	x20, x0
  403518:	ldp	x21, x22, [sp, #32]
  40351c:	b	4034d0 <ferror@plt+0x20c0>
  403520:	ldp	x21, x22, [sp, #32]
  403524:	ldp	x23, x24, [sp, #48]
  403528:	b	4034d0 <ferror@plt+0x20c0>
  40352c:	ldp	x21, x22, [sp, #32]
  403530:	ldp	x23, x24, [sp, #48]
  403534:	b	4034d0 <ferror@plt+0x20c0>
  403538:	stp	x29, x30, [sp, #-32]!
  40353c:	mov	x29, sp
  403540:	stp	x19, x20, [sp, #16]
  403544:	mov	x20, x0
  403548:	mov	x19, x1
  40354c:	mov	x2, #0x0                   	// #0
  403550:	cbz	x1, 403560 <ferror@plt+0x2150>
  403554:	mov	x0, x1
  403558:	bl	401140 <strlen@plt>
  40355c:	mov	x2, x0
  403560:	mov	x1, x19
  403564:	mov	x0, x20
  403568:	bl	403448 <ferror@plt+0x2038>
  40356c:	ldp	x19, x20, [sp, #16]
  403570:	ldp	x29, x30, [sp], #32
  403574:	ret
  403578:	stp	x29, x30, [sp, #-288]!
  40357c:	mov	x29, sp
  403580:	str	x19, [sp, #16]
  403584:	mov	x19, x0
  403588:	str	x2, [sp, #240]
  40358c:	str	x3, [sp, #248]
  403590:	str	x4, [sp, #256]
  403594:	str	x5, [sp, #264]
  403598:	str	x6, [sp, #272]
  40359c:	str	x7, [sp, #280]
  4035a0:	str	q0, [sp, #112]
  4035a4:	str	q1, [sp, #128]
  4035a8:	str	q2, [sp, #144]
  4035ac:	str	q3, [sp, #160]
  4035b0:	str	q4, [sp, #176]
  4035b4:	str	q5, [sp, #192]
  4035b8:	str	q6, [sp, #208]
  4035bc:	str	q7, [sp, #224]
  4035c0:	add	x0, sp, #0x120
  4035c4:	str	x0, [sp, #80]
  4035c8:	str	x0, [sp, #88]
  4035cc:	add	x0, sp, #0xf0
  4035d0:	str	x0, [sp, #96]
  4035d4:	mov	w0, #0xffffffd0            	// #-48
  4035d8:	str	w0, [sp, #104]
  4035dc:	mov	w0, #0xffffff80            	// #-128
  4035e0:	str	w0, [sp, #108]
  4035e4:	ldp	x2, x3, [sp, #80]
  4035e8:	stp	x2, x3, [sp, #32]
  4035ec:	ldp	x2, x3, [sp, #96]
  4035f0:	stp	x2, x3, [sp, #48]
  4035f4:	add	x2, sp, #0x20
  4035f8:	add	x0, sp, #0x48
  4035fc:	bl	401330 <vasprintf@plt>
  403600:	tbnz	w0, #31, 403630 <ferror@plt+0x2220>
  403604:	sxtw	x2, w0
  403608:	ldr	x1, [sp, #72]
  40360c:	mov	x0, x19
  403610:	bl	403448 <ferror@plt+0x2038>
  403614:	mov	x19, x0
  403618:	ldr	x0, [sp, #72]
  40361c:	bl	401320 <free@plt>
  403620:	mov	x0, x19
  403624:	ldr	x19, [sp, #16]
  403628:	ldp	x29, x30, [sp], #288
  40362c:	ret
  403630:	mov	x19, #0x0                   	// #0
  403634:	b	403620 <ferror@plt+0x2210>
  403638:	stp	x29, x30, [sp, #-80]!
  40363c:	mov	x29, sp
  403640:	stp	x19, x20, [sp, #16]
  403644:	stp	x21, x22, [sp, #32]
  403648:	mov	x19, x0
  40364c:	ldr	x21, [x0]
  403650:	ldrsb	w0, [x21]
  403654:	cbz	w0, 403788 <ferror@plt+0x2378>
  403658:	stp	x23, x24, [sp, #48]
  40365c:	mov	x24, x1
  403660:	mov	x22, x2
  403664:	mov	w23, w3
  403668:	mov	x1, x2
  40366c:	mov	x0, x21
  403670:	bl	401350 <strspn@plt>
  403674:	add	x20, x21, x0
  403678:	ldrsb	w21, [x21, x0]
  40367c:	cbz	w21, 4036f4 <ferror@plt+0x22e4>
  403680:	cbz	w23, 403758 <ferror@plt+0x2348>
  403684:	mov	w1, w21
  403688:	adrp	x0, 403000 <ferror@plt+0x1bf0>
  40368c:	add	x0, x0, #0xb38
  403690:	bl	401360 <strchr@plt>
  403694:	cbz	x0, 403714 <ferror@plt+0x2304>
  403698:	strb	w21, [sp, #72]
  40369c:	strb	wzr, [sp, #73]
  4036a0:	add	x23, x20, #0x1
  4036a4:	add	x1, sp, #0x48
  4036a8:	mov	x0, x23
  4036ac:	bl	401b84 <ferror@plt+0x774>
  4036b0:	str	x0, [x24]
  4036b4:	add	x1, x20, x0
  4036b8:	ldrsb	w1, [x1, #1]
  4036bc:	cmp	w1, #0x0
  4036c0:	ccmp	w21, w1, #0x0, ne  // ne = any
  4036c4:	b.ne	403704 <ferror@plt+0x22f4>  // b.any
  4036c8:	add	x0, x0, #0x2
  4036cc:	add	x21, x20, x0
  4036d0:	ldrsb	w1, [x20, x0]
  4036d4:	cbz	w1, 4036e4 <ferror@plt+0x22d4>
  4036d8:	mov	x0, x22
  4036dc:	bl	401360 <strchr@plt>
  4036e0:	cbz	x0, 403704 <ferror@plt+0x22f4>
  4036e4:	str	x21, [x19]
  4036e8:	mov	x20, x23
  4036ec:	ldp	x23, x24, [sp, #48]
  4036f0:	b	403774 <ferror@plt+0x2364>
  4036f4:	str	x20, [x19]
  4036f8:	mov	x20, #0x0                   	// #0
  4036fc:	ldp	x23, x24, [sp, #48]
  403700:	b	403774 <ferror@plt+0x2364>
  403704:	str	x20, [x19]
  403708:	mov	x20, #0x0                   	// #0
  40370c:	ldp	x23, x24, [sp, #48]
  403710:	b	403774 <ferror@plt+0x2364>
  403714:	mov	x1, x22
  403718:	mov	x0, x20
  40371c:	bl	401b84 <ferror@plt+0x774>
  403720:	str	x0, [x24]
  403724:	add	x21, x20, x0
  403728:	ldrsb	w1, [x20, x0]
  40372c:	cbz	w1, 40373c <ferror@plt+0x232c>
  403730:	mov	x0, x22
  403734:	bl	401360 <strchr@plt>
  403738:	cbz	x0, 403748 <ferror@plt+0x2338>
  40373c:	str	x21, [x19]
  403740:	ldp	x23, x24, [sp, #48]
  403744:	b	403774 <ferror@plt+0x2364>
  403748:	str	x20, [x19]
  40374c:	mov	x20, x0
  403750:	ldp	x23, x24, [sp, #48]
  403754:	b	403774 <ferror@plt+0x2364>
  403758:	mov	x1, x22
  40375c:	mov	x0, x20
  403760:	bl	4013b0 <strcspn@plt>
  403764:	str	x0, [x24]
  403768:	add	x0, x20, x0
  40376c:	str	x0, [x19]
  403770:	ldp	x23, x24, [sp, #48]
  403774:	mov	x0, x20
  403778:	ldp	x19, x20, [sp, #16]
  40377c:	ldp	x21, x22, [sp, #32]
  403780:	ldp	x29, x30, [sp], #80
  403784:	ret
  403788:	mov	x20, #0x0                   	// #0
  40378c:	b	403774 <ferror@plt+0x2364>
  403790:	stp	x29, x30, [sp, #-32]!
  403794:	mov	x29, sp
  403798:	str	x19, [sp, #16]
  40379c:	mov	x19, x0
  4037a0:	mov	x0, x19
  4037a4:	bl	401240 <fgetc@plt>
  4037a8:	cmn	w0, #0x1
  4037ac:	b.eq	4037c0 <ferror@plt+0x23b0>  // b.none
  4037b0:	cmp	w0, #0xa
  4037b4:	b.ne	4037a0 <ferror@plt+0x2390>  // b.any
  4037b8:	mov	w0, #0x0                   	// #0
  4037bc:	b	4037c4 <ferror@plt+0x23b4>
  4037c0:	mov	w0, #0x1                   	// #1
  4037c4:	ldr	x19, [sp, #16]
  4037c8:	ldp	x29, x30, [sp], #32
  4037cc:	ret
  4037d0:	stp	x29, x30, [sp, #-64]!
  4037d4:	mov	x29, sp
  4037d8:	stp	x19, x20, [sp, #16]
  4037dc:	adrp	x20, 414000 <ferror@plt+0x12bf0>
  4037e0:	add	x20, x20, #0xdf0
  4037e4:	stp	x21, x22, [sp, #32]
  4037e8:	adrp	x21, 414000 <ferror@plt+0x12bf0>
  4037ec:	add	x21, x21, #0xde8
  4037f0:	sub	x20, x20, x21
  4037f4:	mov	w22, w0
  4037f8:	stp	x23, x24, [sp, #48]
  4037fc:	mov	x23, x1
  403800:	mov	x24, x2
  403804:	bl	4010d0 <memcpy@plt-0x40>
  403808:	cmp	xzr, x20, asr #3
  40380c:	b.eq	403838 <ferror@plt+0x2428>  // b.none
  403810:	asr	x20, x20, #3
  403814:	mov	x19, #0x0                   	// #0
  403818:	ldr	x3, [x21, x19, lsl #3]
  40381c:	mov	x2, x24
  403820:	add	x19, x19, #0x1
  403824:	mov	x1, x23
  403828:	mov	w0, w22
  40382c:	blr	x3
  403830:	cmp	x20, x19
  403834:	b.ne	403818 <ferror@plt+0x2408>  // b.any
  403838:	ldp	x19, x20, [sp, #16]
  40383c:	ldp	x21, x22, [sp, #32]
  403840:	ldp	x23, x24, [sp, #48]
  403844:	ldp	x29, x30, [sp], #64
  403848:	ret
  40384c:	nop
  403850:	ret
  403854:	nop
  403858:	adrp	x2, 415000 <ferror@plt+0x13bf0>
  40385c:	mov	x1, #0x0                   	// #0
  403860:	ldr	x2, [x2, #400]
  403864:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403868 <.fini>:
  403868:	stp	x29, x30, [sp, #-16]!
  40386c:	mov	x29, sp
  403870:	ldp	x29, x30, [sp], #16
  403874:	ret
