

================================================================
== Vivado HLS Report for 'scurve'
================================================================
* Date:           Thu Apr 25 19:29:37 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        scurve
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        44|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 192
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / (!tmp_20)
	95  / (tmp_20)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	132  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / (tmp_38)
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	149  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.72>
ST_1 : Operation 193 [1/1] (1.00ns)   --->   "%v_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %v)"   --->   Operation 193 'read' 'v_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 194 [1/1] (1.00ns)   --->   "%vs_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vs)"   --->   Operation 194 'read' 'vs_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 195 [1/1] (1.00ns)   --->   "%L_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %L)"   --->   Operation 195 'read' 'L_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 196 [1/1] (2.47ns)   --->   "%tmp_1 = icmp eq i32 %v_read, 0" [scurve.cpp:38]   --->   Operation 196 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.69ns)   --->   "%v_tmp = select i1 %tmp_1, i32 1, i32 %v_read" [scurve.cpp:38]   --->   Operation 197 'select' 'v_tmp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (2.55ns)   --->   "%tmp_2 = sub nsw i32 %v_tmp, %vs_read" [scurve.cpp:43]   --->   Operation 198 'sub' 'tmp_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 199 [6/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %tmp_2 to double" [scurve.cpp:43]   --->   Operation 199 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 200 [5/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %tmp_2 to double" [scurve.cpp:43]   --->   Operation 200 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 201 [4/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %tmp_2 to double" [scurve.cpp:43]   --->   Operation 201 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 202 [3/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %tmp_2 to double" [scurve.cpp:43]   --->   Operation 202 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 203 [2/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %tmp_2 to double" [scurve.cpp:43]   --->   Operation 203 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 204 [1/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %tmp_2 to double" [scurve.cpp:43]   --->   Operation 204 'sitodp' 'tmp_3' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.62>
ST_8 : Operation 205 [31/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 205 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 206 [30/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 206 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 207 [29/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 207 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 208 [28/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 208 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 209 [27/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 209 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 210 [26/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 210 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 211 [25/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 211 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 212 [24/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 212 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 213 [23/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 213 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 214 [22/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 214 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 215 [21/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 215 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 216 [20/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 216 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 217 [19/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 217 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 218 [18/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 218 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 219 [17/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 219 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 220 [16/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 220 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 221 [15/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 221 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 222 [14/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 222 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 223 [13/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 223 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 224 [12/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 224 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 225 [11/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 225 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 226 [10/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 226 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 227 [9/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 227 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 228 [8/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 228 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 229 [7/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 229 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 230 [6/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 230 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 231 [5/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 231 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 232 [4/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 232 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 233 [3/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 233 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 234 [2/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 234 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 235 [1/31] (8.62ns)   --->   "%tmp_4 = fdiv double %tmp_3, 1.000000e-02" [scurve.cpp:43]   --->   Operation 235 'ddiv' 'tmp_4' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 236 [31/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 236 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.62>
ST_40 : Operation 237 [30/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 237 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 238 [29/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 238 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 239 [28/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 239 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.62>
ST_43 : Operation 240 [27/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 240 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.62>
ST_44 : Operation 241 [26/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 241 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.62>
ST_45 : Operation 242 [25/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 242 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.62>
ST_46 : Operation 243 [24/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 243 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.62>
ST_47 : Operation 244 [23/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 244 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.62>
ST_48 : Operation 245 [22/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 245 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.62>
ST_49 : Operation 246 [21/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 246 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.62>
ST_50 : Operation 247 [20/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 247 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.62>
ST_51 : Operation 248 [19/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 248 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.62>
ST_52 : Operation 249 [18/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 249 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.62>
ST_53 : Operation 250 [17/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 250 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.62>
ST_54 : Operation 251 [16/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 251 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.62>
ST_55 : Operation 252 [15/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 252 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.62>
ST_56 : Operation 253 [14/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 253 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.62>
ST_57 : Operation 254 [13/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 254 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.62>
ST_58 : Operation 255 [12/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 255 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.62>
ST_59 : Operation 256 [11/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 256 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.62>
ST_60 : Operation 257 [10/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 257 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.62>
ST_61 : Operation 258 [9/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 258 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.62>
ST_62 : Operation 259 [8/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 259 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.62>
ST_63 : Operation 260 [7/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 260 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 261 [1/1] (2.55ns)   --->   "%tmp_6 = add nsw i32 %vs_read, %v_tmp" [scurve.cpp:44]   --->   Operation 261 'add' 'tmp_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.62>
ST_64 : Operation 262 [6/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 262 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 263 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %tmp_6 to double" [scurve.cpp:44]   --->   Operation 263 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.62>
ST_65 : Operation 264 [5/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 264 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 265 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %tmp_6 to double" [scurve.cpp:44]   --->   Operation 265 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.62>
ST_66 : Operation 266 [4/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 266 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 267 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %tmp_6 to double" [scurve.cpp:44]   --->   Operation 267 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.62>
ST_67 : Operation 268 [3/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 268 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 269 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %tmp_6 to double" [scurve.cpp:44]   --->   Operation 269 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.62>
ST_68 : Operation 270 [2/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 270 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 271 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %tmp_6 to double" [scurve.cpp:44]   --->   Operation 271 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.62>
ST_69 : Operation 272 [1/31] (8.62ns)   --->   "%tm = call double @llvm.sqrt.f64(double %tmp_4)" [scurve.cpp:43]   --->   Operation 272 'dsqrt' 'tm' <Predicate = true> <Delay = 8.62> <Core = "DSqrt">   --->   Core 112 'DSqrt' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 273 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %tmp_6 to double" [scurve.cpp:44]   --->   Operation 273 'sitodp' 'tmp_7' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.78>
ST_70 : Operation 274 [6/6] (7.78ns)   --->   "%sa = fmul double %tmp_7, %tm" [scurve.cpp:44]   --->   Operation 274 'dmul' 'sa' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.78>
ST_71 : Operation 275 [5/6] (7.78ns)   --->   "%sa = fmul double %tmp_7, %tm" [scurve.cpp:44]   --->   Operation 275 'dmul' 'sa' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.78>
ST_72 : Operation 276 [4/6] (7.78ns)   --->   "%sa = fmul double %tmp_7, %tm" [scurve.cpp:44]   --->   Operation 276 'dmul' 'sa' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.78>
ST_73 : Operation 277 [3/6] (7.78ns)   --->   "%sa = fmul double %tmp_7, %tm" [scurve.cpp:44]   --->   Operation 277 'dmul' 'sa' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.78>
ST_74 : Operation 278 [2/6] (7.78ns)   --->   "%sa = fmul double %tmp_7, %tm" [scurve.cpp:44]   --->   Operation 278 'dmul' 'sa' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.78>
ST_75 : Operation 279 [1/6] (7.78ns)   --->   "%sa = fmul double %tmp_7, %tm" [scurve.cpp:44]   --->   Operation 279 'dmul' 'sa' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.78>
ST_76 : Operation 280 [6/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %L_read to double" [scurve.cpp:47]   --->   Operation 280 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 281 [6/6] (7.78ns)   --->   "%tmp_9 = fmul double %sa, 2.000000e+00" [scurve.cpp:47]   --->   Operation 281 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.78>
ST_77 : Operation 282 [5/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %L_read to double" [scurve.cpp:47]   --->   Operation 282 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 283 [5/6] (7.78ns)   --->   "%tmp_9 = fmul double %sa, 2.000000e+00" [scurve.cpp:47]   --->   Operation 283 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.78>
ST_78 : Operation 284 [4/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %L_read to double" [scurve.cpp:47]   --->   Operation 284 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 285 [4/6] (7.78ns)   --->   "%tmp_9 = fmul double %sa, 2.000000e+00" [scurve.cpp:47]   --->   Operation 285 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.78>
ST_79 : Operation 286 [3/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %L_read to double" [scurve.cpp:47]   --->   Operation 286 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 287 [3/6] (7.78ns)   --->   "%tmp_9 = fmul double %sa, 2.000000e+00" [scurve.cpp:47]   --->   Operation 287 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.78>
ST_80 : Operation 288 [2/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %L_read to double" [scurve.cpp:47]   --->   Operation 288 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 289 [2/6] (7.78ns)   --->   "%tmp_9 = fmul double %sa, 2.000000e+00" [scurve.cpp:47]   --->   Operation 289 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.78>
ST_81 : Operation 290 [1/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %L_read to double" [scurve.cpp:47]   --->   Operation 290 'sitodp' 'tmp_8' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 291 [1/6] (7.78ns)   --->   "%tmp_9 = fmul double %sa, 2.000000e+00" [scurve.cpp:47]   --->   Operation 291 'dmul' 'tmp_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.23>
ST_82 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %L), !map !29"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %J), !map !35"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vs), !map !39"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ve), !map !43"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %v), !map !47"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %e_V), !map !51"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %vout), !map !57"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double* %freq), !map !61"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @scurve_str) nounwind"   --->   Operation 300 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vout, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 301 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %e_V, [8 x i8]* @p_str2, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 302 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %J, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 303 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %L, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 304 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %freq, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 305 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %v, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 307 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ve, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %vs, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [scurve.cpp:16]   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_8_to_int = bitcast double %tmp_8 to i64" [scurve.cpp:47]   --->   Operation 310 'bitcast' 'tmp_8_to_int' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_8_to_int, i32 52, i32 62)" [scurve.cpp:47]   --->   Operation 311 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %tmp_8_to_int to i52" [scurve.cpp:47]   --->   Operation 312 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_9_to_int = bitcast double %tmp_9 to i64" [scurve.cpp:47]   --->   Operation 313 'bitcast' 'tmp_9_to_int' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_9_to_int, i32 52, i32 62)" [scurve.cpp:47]   --->   Operation 314 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i64 %tmp_9_to_int to i52" [scurve.cpp:47]   --->   Operation 315 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 316 [1/1] (1.88ns)   --->   "%notlhs = icmp ne i11 %tmp_11, -1" [scurve.cpp:47]   --->   Operation 316 'icmp' 'notlhs' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 317 [1/1] (2.89ns)   --->   "%notrhs = icmp eq i52 %tmp_12, 0" [scurve.cpp:47]   --->   Operation 317 'icmp' 'notrhs' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_16 = or i1 %notrhs, %notlhs" [scurve.cpp:47]   --->   Operation 318 'or' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 319 [1/1] (1.88ns)   --->   "%notlhs1 = icmp ne i11 %tmp_13, -1" [scurve.cpp:47]   --->   Operation 319 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 320 [1/1] (2.89ns)   --->   "%notrhs1 = icmp eq i52 %tmp_14, 0" [scurve.cpp:47]   --->   Operation 320 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_17 = or i1 %notrhs1, %notlhs1" [scurve.cpp:47]   --->   Operation 321 'or' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_18 = and i1 %tmp_16, %tmp_17" [scurve.cpp:47]   --->   Operation 322 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 323 [1/1] (6.82ns)   --->   "%tmp_19 = fcmp ogt double %tmp_8, %tmp_9" [scurve.cpp:47]   --->   Operation 323 'dcmp' 'tmp_19' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_20 = and i1 %tmp_18, %tmp_19" [scurve.cpp:47]   --->   Operation 324 'and' 'tmp_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %1, label %2" [scurve.cpp:47]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 326 [6/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %vs_read to double" [scurve.cpp:52]   --->   Operation 326 'sitodp' 'tmp_10' <Predicate = (!tmp_20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 327 [5/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_8, %tmp_9" [scurve.cpp:48]   --->   Operation 327 'dsub' 'tmp_5' <Predicate = (tmp_20)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 328 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %v_tmp to double" [scurve.cpp:48]   --->   Operation 328 'sitodp' 'tmp_s' <Predicate = (tmp_20)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.28>
ST_83 : Operation 329 [5/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %vs_read to double" [scurve.cpp:52]   --->   Operation 329 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.28>
ST_84 : Operation 330 [4/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %vs_read to double" [scurve.cpp:52]   --->   Operation 330 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.28>
ST_85 : Operation 331 [3/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %vs_read to double" [scurve.cpp:52]   --->   Operation 331 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.28>
ST_86 : Operation 332 [2/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %vs_read to double" [scurve.cpp:52]   --->   Operation 332 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.28>
ST_87 : Operation 333 [1/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %vs_read to double" [scurve.cpp:52]   --->   Operation 333 'sitodp' 'tmp_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.23>
ST_88 : Operation 334 [5/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_10, 4.000000e+00" [scurve.cpp:54]   --->   Operation 334 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.23>
ST_89 : Operation 335 [4/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_10, 4.000000e+00" [scurve.cpp:54]   --->   Operation 335 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.23>
ST_90 : Operation 336 [3/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_10, 4.000000e+00" [scurve.cpp:54]   --->   Operation 336 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.23>
ST_91 : Operation 337 [2/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_10, 4.000000e+00" [scurve.cpp:54]   --->   Operation 337 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.23>
ST_92 : Operation 338 [1/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_10, 4.000000e+00" [scurve.cpp:54]   --->   Operation 338 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.94>
ST_93 : Operation 339 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 339 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 340 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:439->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 340 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 341 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 341 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 342 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 342 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 343 'bitconcatenate' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i137" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 344 'zext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i11 %loc_V to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 345 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 346 [1/1] (1.63ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 346 'add' 'sh_assign' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 347 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 347 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 348 [1/1] (1.63ns)   --->   "%tmp_253_i_i_i = sub i11 1023, %loc_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 348 'sub' 'tmp_253_i_i_i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_253_i_i_i_cast = sext i11 %tmp_253_i_i_i to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 349 'sext' 'tmp_253_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 350 [1/1] (0.69ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_253_i_i_i_cast, i12 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 350 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 351 [1/1] (0.00ns)   --->   "%sh_assign_1_cast = sext i12 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 351 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_254_i_i_i = zext i32 %sh_assign_1_cast to i137" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 352 'zext' 'tmp_254_i_i_i' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_254_i_i_i_cast = zext i32 %sh_assign_1_cast to i54" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 353 'zext' 'tmp_254_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_255_i_i_i = lshr i54 %tmp_i_i_i, %tmp_254_i_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 354 'lshr' 'tmp_255_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_256_i_i_i = shl i137 %tmp_i_i_i_cast, %tmp_254_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 355 'shl' 'tmp_256_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_255_i_i_i, i32 53)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 356 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_31 = zext i1 %tmp_44 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 357 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_256_i_i_i, i32 53, i32 84)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 358 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 359 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %isNeg, i32 %tmp_31, i32 %tmp_33" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 359 'select' 'p_Val2_2' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 360 [1/1] (2.55ns)   --->   "%p_Val2_i_i_i = sub i32 0, %p_Val2_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 360 'sub' 'p_Val2_i_i_i' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 361 [1/1] (0.69ns)   --->   "%p_Val2_10 = select i1 %p_Result_s, i32 %p_Val2_i_i_i, i32 %p_Val2_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54]   --->   Operation 361 'select' 'p_Val2_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 362 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 362 'br' <Predicate = true> <Delay = 1.76>

State 95 <SV = 82> <Delay = 8.23>
ST_95 : Operation 363 [4/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_8, %tmp_9" [scurve.cpp:48]   --->   Operation 363 'dsub' 'tmp_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 364 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %v_tmp to double" [scurve.cpp:48]   --->   Operation 364 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 83> <Delay = 8.23>
ST_96 : Operation 365 [3/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_8, %tmp_9" [scurve.cpp:48]   --->   Operation 365 'dsub' 'tmp_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 366 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %v_tmp to double" [scurve.cpp:48]   --->   Operation 366 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 84> <Delay = 8.23>
ST_97 : Operation 367 [2/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_8, %tmp_9" [scurve.cpp:48]   --->   Operation 367 'dsub' 'tmp_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 368 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %v_tmp to double" [scurve.cpp:48]   --->   Operation 368 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 85> <Delay = 8.23>
ST_98 : Operation 369 [1/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_8, %tmp_9" [scurve.cpp:48]   --->   Operation 369 'dsub' 'tmp_5' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 370 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %v_tmp to double" [scurve.cpp:48]   --->   Operation 370 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 86> <Delay = 6.28>
ST_99 : Operation 371 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %v_tmp to double" [scurve.cpp:48]   --->   Operation 371 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 87> <Delay = 8.62>
ST_100 : Operation 372 [31/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 372 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 88> <Delay = 8.62>
ST_101 : Operation 373 [30/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 373 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 89> <Delay = 8.62>
ST_102 : Operation 374 [29/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 374 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 90> <Delay = 8.62>
ST_103 : Operation 375 [28/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 375 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 91> <Delay = 8.62>
ST_104 : Operation 376 [27/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 376 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 92> <Delay = 8.62>
ST_105 : Operation 377 [26/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 377 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 93> <Delay = 8.62>
ST_106 : Operation 378 [25/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 378 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 94> <Delay = 8.62>
ST_107 : Operation 379 [24/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 379 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 95> <Delay = 8.62>
ST_108 : Operation 380 [23/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 380 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 96> <Delay = 8.62>
ST_109 : Operation 381 [22/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 381 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 97> <Delay = 8.62>
ST_110 : Operation 382 [21/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 382 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 98> <Delay = 8.62>
ST_111 : Operation 383 [20/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 383 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 99> <Delay = 8.62>
ST_112 : Operation 384 [19/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 384 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 100> <Delay = 8.62>
ST_113 : Operation 385 [18/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 385 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 101> <Delay = 8.62>
ST_114 : Operation 386 [17/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 386 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 102> <Delay = 8.62>
ST_115 : Operation 387 [16/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 387 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 103> <Delay = 8.62>
ST_116 : Operation 388 [15/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 388 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 104> <Delay = 8.62>
ST_117 : Operation 389 [14/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 389 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 105> <Delay = 8.62>
ST_118 : Operation 390 [13/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 390 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 106> <Delay = 8.62>
ST_119 : Operation 391 [12/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 391 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 107> <Delay = 8.62>
ST_120 : Operation 392 [11/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 392 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 108> <Delay = 8.62>
ST_121 : Operation 393 [10/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 393 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 109> <Delay = 8.62>
ST_122 : Operation 394 [9/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 394 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 110> <Delay = 8.62>
ST_123 : Operation 395 [8/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 395 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 111> <Delay = 8.62>
ST_124 : Operation 396 [7/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 396 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 112> <Delay = 8.62>
ST_125 : Operation 397 [6/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 397 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 113> <Delay = 8.62>
ST_126 : Operation 398 [5/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 398 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 114> <Delay = 8.62>
ST_127 : Operation 399 [4/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 399 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 115> <Delay = 8.62>
ST_128 : Operation 400 [3/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 400 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 116> <Delay = 8.62>
ST_129 : Operation 401 [2/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 401 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 117> <Delay = 8.62>
ST_130 : Operation 402 [1/31] (8.62ns)   --->   "%t3 = fdiv double %tmp_5, %tmp_s" [scurve.cpp:48]   --->   Operation 402 'ddiv' 't3' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 118> <Delay = 1.76>
ST_131 : Operation 403 [1/1] (1.76ns)   --->   "br label %3" [scurve.cpp:48]   --->   Operation 403 'br' <Predicate = true> <Delay = 1.76>

State 132 <SV = 119> <Delay = 7.78>
ST_132 : Operation 404 [1/1] (0.00ns)   --->   "%v_tmp_1 = phi i32 [ %v_tmp, %1 ], [ %p_Val2_10, %2 ]"   --->   Operation 404 'phi' 'v_tmp_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 405 [1/1] (0.00ns)   --->   "%tm2 = phi double [ %tm, %1 ], [ 2.000000e+01, %2 ]"   --->   Operation 405 'phi' 'tm2' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 406 [1/1] (0.00ns)   --->   "%vo1 = alloca double"   --->   Operation 406 'alloca' 'vo1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 407 [6/6] (7.78ns)   --->   "%tmp_27 = fmul double %tm2, %tm2" [scurve.cpp:70]   --->   Operation 407 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 120> <Delay = 7.78>
ST_133 : Operation 408 [5/6] (7.78ns)   --->   "%tmp_27 = fmul double %tm2, %tm2" [scurve.cpp:70]   --->   Operation 408 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 121> <Delay = 7.78>
ST_134 : Operation 409 [4/6] (7.78ns)   --->   "%tmp_27 = fmul double %tm2, %tm2" [scurve.cpp:70]   --->   Operation 409 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 122> <Delay = 7.78>
ST_135 : Operation 410 [3/6] (7.78ns)   --->   "%tmp_27 = fmul double %tm2, %tm2" [scurve.cpp:70]   --->   Operation 410 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 123> <Delay = 7.78>
ST_136 : Operation 411 [2/6] (7.78ns)   --->   "%tmp_27 = fmul double %tm2, %tm2" [scurve.cpp:70]   --->   Operation 411 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 124> <Delay = 7.78>
ST_137 : Operation 412 [6/6] (7.78ns)   --->   "%tmp_15 = fmul double %tm2, 4.000000e+00" [scurve.cpp:58]   --->   Operation 412 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 413 [6/6] (7.78ns)   --->   "%tmp_21 = fmul double %tm2, 2.000000e+00" [scurve.cpp:65]   --->   Operation 413 'dmul' 'tmp_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 414 [6/6] (7.78ns)   --->   "%tmp_23 = fmul double %tm2, 3.000000e+00" [scurve.cpp:69]   --->   Operation 414 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 415 [1/6] (7.78ns)   --->   "%tmp_27 = fmul double %tm2, %tm2" [scurve.cpp:70]   --->   Operation 415 'dmul' 'tmp_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 125> <Delay = 7.78>
ST_138 : Operation 416 [5/6] (7.78ns)   --->   "%tmp_15 = fmul double %tm2, 4.000000e+00" [scurve.cpp:58]   --->   Operation 416 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 417 [5/6] (7.78ns)   --->   "%tmp_21 = fmul double %tm2, 2.000000e+00" [scurve.cpp:65]   --->   Operation 417 'dmul' 'tmp_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 418 [5/6] (7.78ns)   --->   "%tmp_23 = fmul double %tm2, 3.000000e+00" [scurve.cpp:69]   --->   Operation 418 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 419 [6/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %vs_read to double" [scurve.cpp:70]   --->   Operation 419 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_138 : Operation 420 [6/6] (7.78ns)   --->   "%tmp_28 = fmul double %tmp_27, 1.000000e-02" [scurve.cpp:70]   --->   Operation 420 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 126> <Delay = 7.78>
ST_139 : Operation 421 [4/6] (7.78ns)   --->   "%tmp_15 = fmul double %tm2, 4.000000e+00" [scurve.cpp:58]   --->   Operation 421 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 422 [4/6] (7.78ns)   --->   "%tmp_21 = fmul double %tm2, 2.000000e+00" [scurve.cpp:65]   --->   Operation 422 'dmul' 'tmp_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 423 [4/6] (7.78ns)   --->   "%tmp_23 = fmul double %tm2, 3.000000e+00" [scurve.cpp:69]   --->   Operation 423 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 424 [5/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %vs_read to double" [scurve.cpp:70]   --->   Operation 424 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_139 : Operation 425 [5/6] (7.78ns)   --->   "%tmp_28 = fmul double %tmp_27, 1.000000e-02" [scurve.cpp:70]   --->   Operation 425 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 127> <Delay = 7.78>
ST_140 : Operation 426 [3/6] (7.78ns)   --->   "%tmp_15 = fmul double %tm2, 4.000000e+00" [scurve.cpp:58]   --->   Operation 426 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 427 [3/6] (7.78ns)   --->   "%tmp_21 = fmul double %tm2, 2.000000e+00" [scurve.cpp:65]   --->   Operation 427 'dmul' 'tmp_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 428 [3/6] (7.78ns)   --->   "%tmp_23 = fmul double %tm2, 3.000000e+00" [scurve.cpp:69]   --->   Operation 428 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 429 [4/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %vs_read to double" [scurve.cpp:70]   --->   Operation 429 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_140 : Operation 430 [4/6] (7.78ns)   --->   "%tmp_28 = fmul double %tmp_27, 1.000000e-02" [scurve.cpp:70]   --->   Operation 430 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 128> <Delay = 7.78>
ST_141 : Operation 431 [2/6] (7.78ns)   --->   "%tmp_15 = fmul double %tm2, 4.000000e+00" [scurve.cpp:58]   --->   Operation 431 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 432 [2/6] (7.78ns)   --->   "%tmp_21 = fmul double %tm2, 2.000000e+00" [scurve.cpp:65]   --->   Operation 432 'dmul' 'tmp_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 433 [2/6] (7.78ns)   --->   "%tmp_23 = fmul double %tm2, 3.000000e+00" [scurve.cpp:69]   --->   Operation 433 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 434 [3/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %vs_read to double" [scurve.cpp:70]   --->   Operation 434 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 435 [3/6] (7.78ns)   --->   "%tmp_28 = fmul double %tmp_27, 1.000000e-02" [scurve.cpp:70]   --->   Operation 435 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 129> <Delay = 7.78>
ST_142 : Operation 436 [1/6] (7.78ns)   --->   "%tmp_15 = fmul double %tm2, 4.000000e+00" [scurve.cpp:58]   --->   Operation 436 'dmul' 'tmp_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 437 [1/6] (7.78ns)   --->   "%tmp_21 = fmul double %tm2, 2.000000e+00" [scurve.cpp:65]   --->   Operation 437 'dmul' 'tmp_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 438 [1/6] (7.78ns)   --->   "%tmp_23 = fmul double %tm2, 3.000000e+00" [scurve.cpp:69]   --->   Operation 438 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 439 [2/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %vs_read to double" [scurve.cpp:70]   --->   Operation 439 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 440 [2/6] (7.78ns)   --->   "%tmp_28 = fmul double %tmp_27, 1.000000e-02" [scurve.cpp:70]   --->   Operation 440 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 130> <Delay = 8.23>
ST_143 : Operation 441 [1/1] (0.00ns)   --->   "%t3_s = phi double [ %t3, %1 ], [ undef, %2 ]"   --->   Operation 441 'phi' 't3_s' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 442 [5/5] (8.23ns)   --->   "%total = fadd double %tmp_15, %t3_s" [scurve.cpp:58]   --->   Operation 442 'dadd' 'total' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 443 [5/5] (8.23ns)   --->   "%tmp_22 = fadd double %tmp_21, %t3_s" [scurve.cpp:67]   --->   Operation 443 'dadd' 'tmp_22' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 444 [6/6] (6.28ns)   --->   "%vo = sitofp i32 %v_tmp_1 to double" [scurve.cpp:68]   --->   Operation 444 'sitodp' 'vo' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 445 [5/5] (8.23ns)   --->   "%tmp_24 = fadd double %tmp_23, %t3_s" [scurve.cpp:69]   --->   Operation 445 'dadd' 'tmp_24' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 446 [1/6] (6.28ns)   --->   "%tmp_25 = sitofp i32 %vs_read to double" [scurve.cpp:70]   --->   Operation 446 'sitodp' 'tmp_25' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_143 : Operation 447 [6/6] (7.78ns)   --->   "%tmp_26 = fmul double %tm2, 2.000000e-02" [scurve.cpp:70]   --->   Operation 447 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 448 [1/6] (7.78ns)   --->   "%tmp_28 = fmul double %tmp_27, 1.000000e-02" [scurve.cpp:70]   --->   Operation 448 'dmul' 'tmp_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 131> <Delay = 8.23>
ST_144 : Operation 449 [4/5] (8.23ns)   --->   "%total = fadd double %tmp_15, %t3_s" [scurve.cpp:58]   --->   Operation 449 'dadd' 'total' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 450 [4/5] (8.23ns)   --->   "%tmp_22 = fadd double %tmp_21, %t3_s" [scurve.cpp:67]   --->   Operation 450 'dadd' 'tmp_22' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 451 [5/6] (6.28ns)   --->   "%vo = sitofp i32 %v_tmp_1 to double" [scurve.cpp:68]   --->   Operation 451 'sitodp' 'vo' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 452 [4/5] (8.23ns)   --->   "%tmp_24 = fadd double %tmp_23, %t3_s" [scurve.cpp:69]   --->   Operation 452 'dadd' 'tmp_24' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 453 [5/6] (7.78ns)   --->   "%tmp_26 = fmul double %tm2, 2.000000e-02" [scurve.cpp:70]   --->   Operation 453 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 454 [5/5] (8.23ns)   --->   "%tmp_29 = fsub double %tmp_25, %tmp_28" [scurve.cpp:70]   --->   Operation 454 'dsub' 'tmp_29' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 132> <Delay = 8.23>
ST_145 : Operation 455 [3/5] (8.23ns)   --->   "%total = fadd double %tmp_15, %t3_s" [scurve.cpp:58]   --->   Operation 455 'dadd' 'total' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 456 [3/5] (8.23ns)   --->   "%tmp_22 = fadd double %tmp_21, %t3_s" [scurve.cpp:67]   --->   Operation 456 'dadd' 'tmp_22' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 457 [4/6] (6.28ns)   --->   "%vo = sitofp i32 %v_tmp_1 to double" [scurve.cpp:68]   --->   Operation 457 'sitodp' 'vo' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_145 : Operation 458 [3/5] (8.23ns)   --->   "%tmp_24 = fadd double %tmp_23, %t3_s" [scurve.cpp:69]   --->   Operation 458 'dadd' 'tmp_24' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 459 [4/6] (7.78ns)   --->   "%tmp_26 = fmul double %tm2, 2.000000e-02" [scurve.cpp:70]   --->   Operation 459 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 460 [4/5] (8.23ns)   --->   "%tmp_29 = fsub double %tmp_25, %tmp_28" [scurve.cpp:70]   --->   Operation 460 'dsub' 'tmp_29' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 133> <Delay = 8.23>
ST_146 : Operation 461 [2/5] (8.23ns)   --->   "%total = fadd double %tmp_15, %t3_s" [scurve.cpp:58]   --->   Operation 461 'dadd' 'total' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 462 [2/5] (8.23ns)   --->   "%tmp_22 = fadd double %tmp_21, %t3_s" [scurve.cpp:67]   --->   Operation 462 'dadd' 'tmp_22' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 463 [3/6] (6.28ns)   --->   "%vo = sitofp i32 %v_tmp_1 to double" [scurve.cpp:68]   --->   Operation 463 'sitodp' 'vo' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_146 : Operation 464 [2/5] (8.23ns)   --->   "%tmp_24 = fadd double %tmp_23, %t3_s" [scurve.cpp:69]   --->   Operation 464 'dadd' 'tmp_24' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 465 [3/6] (7.78ns)   --->   "%tmp_26 = fmul double %tm2, 2.000000e-02" [scurve.cpp:70]   --->   Operation 465 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 466 [3/5] (8.23ns)   --->   "%tmp_29 = fsub double %tmp_25, %tmp_28" [scurve.cpp:70]   --->   Operation 466 'dsub' 'tmp_29' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 134> <Delay = 8.23>
ST_147 : Operation 467 [1/5] (8.23ns)   --->   "%total = fadd double %tmp_15, %t3_s" [scurve.cpp:58]   --->   Operation 467 'dadd' 'total' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 468 [1/5] (8.23ns)   --->   "%tmp_22 = fadd double %tmp_21, %t3_s" [scurve.cpp:67]   --->   Operation 468 'dadd' 'tmp_22' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 469 [2/6] (6.28ns)   --->   "%vo = sitofp i32 %v_tmp_1 to double" [scurve.cpp:68]   --->   Operation 469 'sitodp' 'vo' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_147 : Operation 470 [1/5] (8.23ns)   --->   "%tmp_24 = fadd double %tmp_23, %t3_s" [scurve.cpp:69]   --->   Operation 470 'dadd' 'tmp_24' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 471 [2/6] (7.78ns)   --->   "%tmp_26 = fmul double %tm2, 2.000000e-02" [scurve.cpp:70]   --->   Operation 471 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 472 [2/5] (8.23ns)   --->   "%tmp_29 = fsub double %tmp_25, %tmp_28" [scurve.cpp:70]   --->   Operation 472 'dsub' 'tmp_29' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 135> <Delay = 8.23>
ST_148 : Operation 473 [1/6] (6.28ns)   --->   "%vo = sitofp i32 %v_tmp_1 to double" [scurve.cpp:68]   --->   Operation 473 'sitodp' 'vo' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_148 : Operation 474 [1/6] (7.78ns)   --->   "%tmp_26 = fmul double %tm2, 2.000000e-02" [scurve.cpp:70]   --->   Operation 474 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 475 [1/5] (8.23ns)   --->   "%tmp_29 = fsub double %tmp_25, %tmp_28" [scurve.cpp:70]   --->   Operation 475 'dsub' 'tmp_29' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 476 [1/1] (0.00ns)   --->   "%total_to_int = bitcast double %total to i64" [scurve.cpp:58]   --->   Operation 476 'bitcast' 'total_to_int' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %total_to_int, i32 52, i32 62)" [scurve.cpp:58]   --->   Operation 477 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i64 %total_to_int to i52" [scurve.cpp:58]   --->   Operation 478 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 479 [1/1] (1.88ns)   --->   "%notlhs3 = icmp ne i11 %tmp_32, -1" [scurve.cpp:58]   --->   Operation 479 'icmp' 'notlhs3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 480 [1/1] (2.89ns)   --->   "%notrhs3 = icmp eq i52 %tmp_45, 0" [scurve.cpp:58]   --->   Operation 480 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 481 [1/1] (0.97ns)   --->   "%tmp_35 = or i1 %notrhs3, %notlhs3" [scurve.cpp:58]   --->   Operation 481 'or' 'tmp_35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 482 [1/1] (0.00ns)   --->   "%tm2_to_int = bitcast double %tm2 to i64" [scurve.cpp:43]   --->   Operation 482 'bitcast' 'tm2_to_int' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i64 %tm2_to_int to i52" [scurve.cpp:43]   --->   Operation 483 'trunc' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 484 [1/1] (2.89ns)   --->   "%notrhs6 = icmp eq i52 %tmp_46, 0" [scurve.cpp:43]   --->   Operation 484 'icmp' 'notrhs6' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_27_to_int = bitcast double %tmp_21 to i64" [scurve.cpp:65]   --->   Operation 485 'bitcast' 'tmp_27_to_int' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i64 %tmp_27_to_int to i52" [scurve.cpp:65]   --->   Operation 486 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 487 [1/1] (2.89ns)   --->   "%notrhs4 = icmp eq i52 %tmp_50, 0" [scurve.cpp:65]   --->   Operation 487 'icmp' 'notrhs4' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_28_to_int = bitcast double %tmp_22 to i64" [scurve.cpp:67]   --->   Operation 488 'bitcast' 'tmp_28_to_int' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i64 %tmp_28_to_int to i52" [scurve.cpp:67]   --->   Operation 489 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 490 [1/1] (2.89ns)   --->   "%notrhs5 = icmp eq i52 %tmp_85, 0" [scurve.cpp:67]   --->   Operation 490 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_30_to_int = bitcast double %tmp_24 to i64" [scurve.cpp:69]   --->   Operation 491 'bitcast' 'tmp_30_to_int' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i64 %tmp_30_to_int to i52" [scurve.cpp:69]   --->   Operation 492 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 493 [1/1] (2.89ns)   --->   "%notrhs7 = icmp eq i52 %tmp_88, 0" [scurve.cpp:69]   --->   Operation 493 'icmp' 'notrhs7' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 494 [1/1] (1.76ns)   --->   "br label %4" [scurve.cpp:60]   --->   Operation 494 'br' <Predicate = true> <Delay = 1.76>

State 149 <SV = 136> <Delay = 7.80>
ST_149 : Operation 495 [1/1] (0.00ns)   --->   "%t = phi double [ 0.000000e+00, %3 ], [ %t_1, %_ifconv ]"   --->   Operation 495 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 496 [1/1] (0.00ns)   --->   "%t_to_int = bitcast double %t to i64" [scurve.cpp:60]   --->   Operation 496 'bitcast' 't_to_int' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %t_to_int, i32 52, i32 62)" [scurve.cpp:60]   --->   Operation 497 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i64 %t_to_int to i52" [scurve.cpp:60]   --->   Operation 498 'trunc' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 499 [1/1] (1.88ns)   --->   "%notlhs2 = icmp ne i11 %tmp_30, -1" [scurve.cpp:60]   --->   Operation 499 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 500 [1/1] (2.89ns)   --->   "%notrhs2 = icmp eq i52 %tmp_89, 0" [scurve.cpp:60]   --->   Operation 500 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_34 = or i1 %notrhs2, %notlhs2" [scurve.cpp:60]   --->   Operation 501 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_36 = and i1 %tmp_34, %tmp_35" [scurve.cpp:60]   --->   Operation 502 'and' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 503 [1/1] (6.82ns)   --->   "%tmp_37 = fcmp ole double %t, %total" [scurve.cpp:60]   --->   Operation 503 'dcmp' 'tmp_37' <Predicate = true> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 504 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [scurve.cpp:60]   --->   Operation 504 'and' 'tmp_38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %_ifconv, label %5" [scurve.cpp:60]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 506 [1/1] (6.82ns)   --->   "%tmp_39 = fcmp oge double %t, 0.000000e+00" [scurve.cpp:63]   --->   Operation 506 'dcmp' 'tmp_39' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_41 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tm2_to_int, i32 52, i32 62)" [scurve.cpp:43]   --->   Operation 507 'partselect' 'tmp_41' <Predicate = (tmp_38)> <Delay = 0.00>
ST_149 : Operation 508 [1/1] (1.88ns)   --->   "%notlhs6 = icmp ne i11 %tmp_41, -1" [scurve.cpp:43]   --->   Operation 508 'icmp' 'notlhs6' <Predicate = (tmp_38)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 509 [1/1] (0.97ns)   --->   "%tmp_42 = or i1 %notrhs6, %notlhs6" [scurve.cpp:43]   --->   Operation 509 'or' 'tmp_42' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 510 [1/1] (6.82ns)   --->   "%tmp_43 = fcmp ole double %t, %tm2" [scurve.cpp:63]   --->   Operation 510 'dcmp' 'tmp_43' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_cond_demorgan)   --->   "%tmp_47 = and i1 %tmp_42, %tmp_43" [scurve.cpp:63]   --->   Operation 511 'and' 'tmp_47' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 512 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_demorgan = and i1 %tmp_39, %tmp_47" [scurve.cpp:63]   --->   Operation 512 'and' 'or_cond_demorgan' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 513 [1/1] (6.82ns)   --->   "%tmp_53 = fcmp ogt double %t, %tm2" [scurve.cpp:65]   --->   Operation 513 'dcmp' 'tmp_53' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_cond9_demorgan)   --->   "%tmp_54 = and i1 %tmp_42, %tmp_53" [scurve.cpp:65]   --->   Operation 514 'and' 'tmp_54' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_55 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_27_to_int, i32 52, i32 62)" [scurve.cpp:65]   --->   Operation 515 'partselect' 'tmp_55' <Predicate = (tmp_38)> <Delay = 0.00>
ST_149 : Operation 516 [1/1] (1.88ns)   --->   "%notlhs4 = icmp ne i11 %tmp_55, -1" [scurve.cpp:65]   --->   Operation 516 'icmp' 'notlhs4' <Predicate = (tmp_38)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 517 [1/1] (0.97ns)   --->   "%tmp_56 = or i1 %notrhs4, %notlhs4" [scurve.cpp:65]   --->   Operation 517 'or' 'tmp_56' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 518 [1/1] (6.82ns)   --->   "%tmp_65 = fcmp ole double %t, %tmp_21" [scurve.cpp:65]   --->   Operation 518 'dcmp' 'tmp_65' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node or_cond9_demorgan)   --->   "%tmp_66 = and i1 %tmp_56, %tmp_65" [scurve.cpp:65]   --->   Operation 519 'and' 'tmp_66' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 520 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond9_demorgan = and i1 %tmp_54, %tmp_66" [scurve.cpp:65]   --->   Operation 520 'and' 'or_cond9_demorgan' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 521 [1/1] (6.82ns)   --->   "%tmp_68 = fcmp ogt double %t, %tmp_21" [scurve.cpp:67]   --->   Operation 521 'dcmp' 'tmp_68' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_demorgan)   --->   "%tmp_69 = and i1 %tmp_56, %tmp_68" [scurve.cpp:67]   --->   Operation 522 'and' 'tmp_69' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_70 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_28_to_int, i32 52, i32 62)" [scurve.cpp:67]   --->   Operation 523 'partselect' 'tmp_70' <Predicate = (tmp_38)> <Delay = 0.00>
ST_149 : Operation 524 [1/1] (1.88ns)   --->   "%notlhs5 = icmp ne i11 %tmp_70, -1" [scurve.cpp:67]   --->   Operation 524 'icmp' 'notlhs5' <Predicate = (tmp_38)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 525 [1/1] (0.97ns)   --->   "%tmp_71 = or i1 %notrhs5, %notlhs5" [scurve.cpp:67]   --->   Operation 525 'or' 'tmp_71' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 526 [1/1] (6.82ns)   --->   "%tmp_72 = fcmp ole double %t, %tmp_22" [scurve.cpp:67]   --->   Operation 526 'dcmp' 'tmp_72' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_demorgan)   --->   "%tmp_73 = and i1 %tmp_71, %tmp_72" [scurve.cpp:67]   --->   Operation 527 'and' 'tmp_73' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 528 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond1_demorgan = and i1 %tmp_69, %tmp_73" [scurve.cpp:67]   --->   Operation 528 'and' 'or_cond1_demorgan' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 529 [1/1] (6.82ns)   --->   "%tmp_74 = fcmp ogt double %t, %tmp_22" [scurve.cpp:69]   --->   Operation 529 'dcmp' 'tmp_74' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_demorgan)   --->   "%tmp_75 = and i1 %tmp_71, %tmp_74" [scurve.cpp:69]   --->   Operation 530 'and' 'tmp_75' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_76 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_30_to_int, i32 52, i32 62)" [scurve.cpp:69]   --->   Operation 531 'partselect' 'tmp_76' <Predicate = (tmp_38)> <Delay = 0.00>
ST_149 : Operation 532 [1/1] (1.88ns)   --->   "%notlhs7 = icmp ne i11 %tmp_76, -1" [scurve.cpp:69]   --->   Operation 532 'icmp' 'notlhs7' <Predicate = (tmp_38)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 533 [1/1] (0.97ns)   --->   "%tmp_77 = or i1 %notrhs7, %notlhs7" [scurve.cpp:69]   --->   Operation 533 'or' 'tmp_77' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 534 [1/1] (6.82ns)   --->   "%tmp_78 = fcmp ole double %t, %tmp_24" [scurve.cpp:69]   --->   Operation 534 'dcmp' 'tmp_78' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_cond2_demorgan)   --->   "%tmp_79 = and i1 %tmp_77, %tmp_78" [scurve.cpp:69]   --->   Operation 535 'and' 'tmp_79' <Predicate = (tmp_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 536 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2_demorgan = and i1 %tmp_75, %tmp_79" [scurve.cpp:69]   --->   Operation 536 'and' 'or_cond2_demorgan' <Predicate = (tmp_38)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 537 [1/1] (6.82ns)   --->   "%tmp_80 = fcmp ogt double %t, %tmp_24" [scurve.cpp:71]   --->   Operation 537 'dcmp' 'tmp_80' <Predicate = (tmp_38)> <Delay = 6.82> <Core = "DCmp">   --->   Core 114 'DCmp' <Latency = 0> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 538 [1/1] (0.00ns)   --->   "ret void" [scurve.cpp:79]   --->   Operation 538 'ret' <Predicate = (!tmp_38)> <Delay = 0.00>

State 150 <SV = 137> <Delay = 3.91>
ST_150 : Operation 539 [1/1] (0.97ns)   --->   "%or_cond = xor i1 %or_cond_demorgan, true" [scurve.cpp:63]   --->   Operation 539 'xor' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_cond9 = xor i1 %or_cond9_demorgan, true" [scurve.cpp:65]   --->   Operation 540 'xor' 'or_cond9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%or_cond1 = xor i1 %or_cond1_demorgan, true" [scurve.cpp:67]   --->   Operation 541 'xor' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%tmp_81 = and i1 %tmp_77, %tmp_80" [scurve.cpp:71]   --->   Operation 542 'and' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 543 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_cond9, %or_cond" [scurve.cpp:65]   --->   Operation 543 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 544 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp6 = and i1 %sel_tmp5, %or_cond1" [scurve.cpp:65]   --->   Operation 544 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%tmp_demorgan = or i1 %or_cond2_demorgan, %tmp_81" [scurve.cpp:69]   --->   Operation 545 'or' 'tmp_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%tmp = xor i1 %tmp_demorgan, true" [scurve.cpp:69]   --->   Operation 546 'xor' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 547 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp6, %tmp" [scurve.cpp:65]   --->   Operation 547 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 138> <Delay = 8.23>
ST_151 : Operation 548 [5/5] (8.23ns)   --->   "%tmp_62 = fsub double %t, %tmp_15" [scurve.cpp:72]   --->   Operation 548 'dsub' 'tmp_62' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 139> <Delay = 8.23>
ST_152 : Operation 549 [4/5] (8.23ns)   --->   "%tmp_62 = fsub double %t, %tmp_15" [scurve.cpp:72]   --->   Operation 549 'dsub' 'tmp_62' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 140> <Delay = 8.23>
ST_153 : Operation 550 [3/5] (8.23ns)   --->   "%tmp_62 = fsub double %t, %tmp_15" [scurve.cpp:72]   --->   Operation 550 'dsub' 'tmp_62' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 141> <Delay = 8.23>
ST_154 : Operation 551 [2/5] (8.23ns)   --->   "%tmp_62 = fsub double %t, %tmp_15" [scurve.cpp:72]   --->   Operation 551 'dsub' 'tmp_62' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 142> <Delay = 8.23>
ST_155 : Operation 552 [1/5] (8.23ns)   --->   "%tmp_62 = fsub double %t, %tmp_15" [scurve.cpp:72]   --->   Operation 552 'dsub' 'tmp_62' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 143> <Delay = 8.23>
ST_156 : Operation 553 [5/5] (8.23ns)   --->   "%tmp_57 = fsub double %t, %t3_s" [scurve.cpp:70]   --->   Operation 553 'dsub' 'tmp_57' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 554 [5/5] (8.23ns)   --->   "%tmp_63 = fsub double %tmp_62, %t3_s" [scurve.cpp:72]   --->   Operation 554 'dsub' 'tmp_63' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 144> <Delay = 8.23>
ST_157 : Operation 555 [4/5] (8.23ns)   --->   "%tmp_57 = fsub double %t, %t3_s" [scurve.cpp:70]   --->   Operation 555 'dsub' 'tmp_57' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 556 [4/5] (8.23ns)   --->   "%tmp_63 = fsub double %tmp_62, %t3_s" [scurve.cpp:72]   --->   Operation 556 'dsub' 'tmp_63' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 145> <Delay = 8.23>
ST_158 : Operation 557 [3/5] (8.23ns)   --->   "%tmp_57 = fsub double %t, %t3_s" [scurve.cpp:70]   --->   Operation 557 'dsub' 'tmp_57' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 558 [3/5] (8.23ns)   --->   "%tmp_63 = fsub double %tmp_62, %t3_s" [scurve.cpp:72]   --->   Operation 558 'dsub' 'tmp_63' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 146> <Delay = 8.23>
ST_159 : Operation 559 [2/5] (8.23ns)   --->   "%tmp_57 = fsub double %t, %t3_s" [scurve.cpp:70]   --->   Operation 559 'dsub' 'tmp_57' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 560 [2/5] (8.23ns)   --->   "%tmp_63 = fsub double %tmp_62, %t3_s" [scurve.cpp:72]   --->   Operation 560 'dsub' 'tmp_63' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 147> <Delay = 8.23>
ST_160 : Operation 561 [1/5] (8.23ns)   --->   "%tmp_57 = fsub double %t, %t3_s" [scurve.cpp:70]   --->   Operation 561 'dsub' 'tmp_57' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 562 [1/5] (8.23ns)   --->   "%tmp_63 = fsub double %tmp_62, %t3_s" [scurve.cpp:72]   --->   Operation 562 'dsub' 'tmp_63' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 148> <Delay = 8.23>
ST_161 : Operation 563 [6/6] (7.78ns)   --->   "%tmp_40 = fmul double %t, %t" [scurve.cpp:64]   --->   Operation 563 'dmul' 'tmp_40' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 564 [6/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_26, %t" [scurve.cpp:66]   --->   Operation 564 'dmul' 'tmp_48' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 565 [6/6] (7.78ns)   --->   "%tmp_58 = fmul double %tmp_26, %tmp_57" [scurve.cpp:70]   --->   Operation 565 'dmul' 'tmp_58' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 566 [6/6] (7.78ns)   --->   "%tmp_60 = fmul double %tmp_57, %tmp_57" [scurve.cpp:70]   --->   Operation 566 'dmul' 'tmp_60' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 567 [6/6] (7.78ns)   --->   "%tmp_64 = fmul double %tmp_63, %tmp_63" [scurve.cpp:72]   --->   Operation 567 'dmul' 'tmp_64' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 568 [5/5] (8.23ns)   --->   "%t_1 = fadd double %t, 1.000000e-02" [scurve.cpp:60]   --->   Operation 568 'dadd' 't_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 149> <Delay = 8.23>
ST_162 : Operation 569 [5/6] (7.78ns)   --->   "%tmp_40 = fmul double %t, %t" [scurve.cpp:64]   --->   Operation 569 'dmul' 'tmp_40' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 570 [5/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_26, %t" [scurve.cpp:66]   --->   Operation 570 'dmul' 'tmp_48' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 571 [5/6] (7.78ns)   --->   "%tmp_58 = fmul double %tmp_26, %tmp_57" [scurve.cpp:70]   --->   Operation 571 'dmul' 'tmp_58' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 572 [5/6] (7.78ns)   --->   "%tmp_60 = fmul double %tmp_57, %tmp_57" [scurve.cpp:70]   --->   Operation 572 'dmul' 'tmp_60' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 573 [5/6] (7.78ns)   --->   "%tmp_64 = fmul double %tmp_63, %tmp_63" [scurve.cpp:72]   --->   Operation 573 'dmul' 'tmp_64' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 574 [4/5] (8.23ns)   --->   "%t_1 = fadd double %t, 1.000000e-02" [scurve.cpp:60]   --->   Operation 574 'dadd' 't_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 150> <Delay = 8.23>
ST_163 : Operation 575 [4/6] (7.78ns)   --->   "%tmp_40 = fmul double %t, %t" [scurve.cpp:64]   --->   Operation 575 'dmul' 'tmp_40' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 576 [4/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_26, %t" [scurve.cpp:66]   --->   Operation 576 'dmul' 'tmp_48' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 577 [4/6] (7.78ns)   --->   "%tmp_58 = fmul double %tmp_26, %tmp_57" [scurve.cpp:70]   --->   Operation 577 'dmul' 'tmp_58' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 578 [4/6] (7.78ns)   --->   "%tmp_60 = fmul double %tmp_57, %tmp_57" [scurve.cpp:70]   --->   Operation 578 'dmul' 'tmp_60' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 579 [4/6] (7.78ns)   --->   "%tmp_64 = fmul double %tmp_63, %tmp_63" [scurve.cpp:72]   --->   Operation 579 'dmul' 'tmp_64' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 580 [3/5] (8.23ns)   --->   "%t_1 = fadd double %t, 1.000000e-02" [scurve.cpp:60]   --->   Operation 580 'dadd' 't_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 151> <Delay = 8.23>
ST_164 : Operation 581 [3/6] (7.78ns)   --->   "%tmp_40 = fmul double %t, %t" [scurve.cpp:64]   --->   Operation 581 'dmul' 'tmp_40' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 582 [3/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_26, %t" [scurve.cpp:66]   --->   Operation 582 'dmul' 'tmp_48' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 583 [3/6] (7.78ns)   --->   "%tmp_58 = fmul double %tmp_26, %tmp_57" [scurve.cpp:70]   --->   Operation 583 'dmul' 'tmp_58' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 584 [3/6] (7.78ns)   --->   "%tmp_60 = fmul double %tmp_57, %tmp_57" [scurve.cpp:70]   --->   Operation 584 'dmul' 'tmp_60' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 585 [3/6] (7.78ns)   --->   "%tmp_64 = fmul double %tmp_63, %tmp_63" [scurve.cpp:72]   --->   Operation 585 'dmul' 'tmp_64' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 586 [2/5] (8.23ns)   --->   "%t_1 = fadd double %t, 1.000000e-02" [scurve.cpp:60]   --->   Operation 586 'dadd' 't_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 152> <Delay = 8.23>
ST_165 : Operation 587 [2/6] (7.78ns)   --->   "%tmp_40 = fmul double %t, %t" [scurve.cpp:64]   --->   Operation 587 'dmul' 'tmp_40' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 588 [2/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_26, %t" [scurve.cpp:66]   --->   Operation 588 'dmul' 'tmp_48' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 589 [2/6] (7.78ns)   --->   "%tmp_58 = fmul double %tmp_26, %tmp_57" [scurve.cpp:70]   --->   Operation 589 'dmul' 'tmp_58' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 590 [2/6] (7.78ns)   --->   "%tmp_60 = fmul double %tmp_57, %tmp_57" [scurve.cpp:70]   --->   Operation 590 'dmul' 'tmp_60' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 591 [2/6] (7.78ns)   --->   "%tmp_64 = fmul double %tmp_63, %tmp_63" [scurve.cpp:72]   --->   Operation 591 'dmul' 'tmp_64' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 592 [1/5] (8.23ns)   --->   "%t_1 = fadd double %t, 1.000000e-02" [scurve.cpp:60]   --->   Operation 592 'dadd' 't_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 153> <Delay = 7.78>
ST_166 : Operation 593 [1/6] (7.78ns)   --->   "%tmp_40 = fmul double %t, %t" [scurve.cpp:64]   --->   Operation 593 'dmul' 'tmp_40' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 594 [1/6] (7.78ns)   --->   "%tmp_48 = fmul double %tmp_26, %t" [scurve.cpp:66]   --->   Operation 594 'dmul' 'tmp_48' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 595 [1/6] (7.78ns)   --->   "%tmp_58 = fmul double %tmp_26, %tmp_57" [scurve.cpp:70]   --->   Operation 595 'dmul' 'tmp_58' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 596 [1/6] (7.78ns)   --->   "%tmp_60 = fmul double %tmp_57, %tmp_57" [scurve.cpp:70]   --->   Operation 596 'dmul' 'tmp_60' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 597 [1/6] (7.78ns)   --->   "%tmp_64 = fmul double %tmp_63, %tmp_63" [scurve.cpp:72]   --->   Operation 597 'dmul' 'tmp_64' <Predicate = (!or_cond_demorgan & !sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 154> <Delay = 8.23>
ST_167 : Operation 598 [5/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_29, %tmp_48" [scurve.cpp:66]   --->   Operation 598 'dadd' 'tmp_49' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 599 [6/6] (7.78ns)   --->   "%tmp_51 = fmul double %tmp_40, 1.000000e-02" [scurve.cpp:66]   --->   Operation 599 'dmul' 'tmp_51' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 600 [5/5] (8.23ns)   --->   "%tmp_59 = fadd double %tmp_29, %tmp_58" [scurve.cpp:70]   --->   Operation 600 'dadd' 'tmp_59' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 601 [6/6] (7.78ns)   --->   "%tmp_61 = fmul double %tmp_60, 5.000000e-03" [scurve.cpp:70]   --->   Operation 601 'dmul' 'tmp_61' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 602 [1/1] (1.48ns)   --->   "%sel_tmp1_v_v_v = select i1 %or_cond_demorgan, double %tmp_40, double %tmp_64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 602 'select' 'sel_tmp1_v_v_v' <Predicate = (!sel_tmp9)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 168 <SV = 155> <Delay = 8.23>
ST_168 : Operation 603 [4/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_29, %tmp_48" [scurve.cpp:66]   --->   Operation 603 'dadd' 'tmp_49' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 604 [5/6] (7.78ns)   --->   "%tmp_51 = fmul double %tmp_40, 1.000000e-02" [scurve.cpp:66]   --->   Operation 604 'dmul' 'tmp_51' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 605 [4/5] (8.23ns)   --->   "%tmp_59 = fadd double %tmp_29, %tmp_58" [scurve.cpp:70]   --->   Operation 605 'dadd' 'tmp_59' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 606 [5/6] (7.78ns)   --->   "%tmp_61 = fmul double %tmp_60, 5.000000e-03" [scurve.cpp:70]   --->   Operation 606 'dmul' 'tmp_61' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 607 [6/6] (7.78ns)   --->   "%sel_tmp1_v_v = fmul double %sel_tmp1_v_v_v, 1.000000e-02" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 607 'dmul' 'sel_tmp1_v_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 156> <Delay = 8.23>
ST_169 : Operation 608 [3/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_29, %tmp_48" [scurve.cpp:66]   --->   Operation 608 'dadd' 'tmp_49' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 609 [4/6] (7.78ns)   --->   "%tmp_51 = fmul double %tmp_40, 1.000000e-02" [scurve.cpp:66]   --->   Operation 609 'dmul' 'tmp_51' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 610 [3/5] (8.23ns)   --->   "%tmp_59 = fadd double %tmp_29, %tmp_58" [scurve.cpp:70]   --->   Operation 610 'dadd' 'tmp_59' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 611 [4/6] (7.78ns)   --->   "%tmp_61 = fmul double %tmp_60, 5.000000e-03" [scurve.cpp:70]   --->   Operation 611 'dmul' 'tmp_61' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 612 [5/6] (7.78ns)   --->   "%sel_tmp1_v_v = fmul double %sel_tmp1_v_v_v, 1.000000e-02" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 612 'dmul' 'sel_tmp1_v_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 157> <Delay = 8.23>
ST_170 : Operation 613 [2/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_29, %tmp_48" [scurve.cpp:66]   --->   Operation 613 'dadd' 'tmp_49' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 614 [3/6] (7.78ns)   --->   "%tmp_51 = fmul double %tmp_40, 1.000000e-02" [scurve.cpp:66]   --->   Operation 614 'dmul' 'tmp_51' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 615 [2/5] (8.23ns)   --->   "%tmp_59 = fadd double %tmp_29, %tmp_58" [scurve.cpp:70]   --->   Operation 615 'dadd' 'tmp_59' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 616 [3/6] (7.78ns)   --->   "%tmp_61 = fmul double %tmp_60, 5.000000e-03" [scurve.cpp:70]   --->   Operation 616 'dmul' 'tmp_61' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 617 [4/6] (7.78ns)   --->   "%sel_tmp1_v_v = fmul double %sel_tmp1_v_v_v, 1.000000e-02" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 617 'dmul' 'sel_tmp1_v_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 158> <Delay = 8.23>
ST_171 : Operation 618 [1/5] (8.23ns)   --->   "%tmp_49 = fadd double %tmp_29, %tmp_48" [scurve.cpp:66]   --->   Operation 618 'dadd' 'tmp_49' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 619 [2/6] (7.78ns)   --->   "%tmp_51 = fmul double %tmp_40, 1.000000e-02" [scurve.cpp:66]   --->   Operation 619 'dmul' 'tmp_51' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 620 [1/5] (8.23ns)   --->   "%tmp_59 = fadd double %tmp_29, %tmp_58" [scurve.cpp:70]   --->   Operation 620 'dadd' 'tmp_59' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 621 [2/6] (7.78ns)   --->   "%tmp_61 = fmul double %tmp_60, 5.000000e-03" [scurve.cpp:70]   --->   Operation 621 'dmul' 'tmp_61' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 622 [3/6] (7.78ns)   --->   "%sel_tmp1_v_v = fmul double %sel_tmp1_v_v_v, 1.000000e-02" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 622 'dmul' 'sel_tmp1_v_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 159> <Delay = 7.78>
ST_172 : Operation 623 [1/6] (7.78ns)   --->   "%tmp_51 = fmul double %tmp_40, 1.000000e-02" [scurve.cpp:66]   --->   Operation 623 'dmul' 'tmp_51' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 624 [1/6] (7.78ns)   --->   "%tmp_61 = fmul double %tmp_60, 5.000000e-03" [scurve.cpp:70]   --->   Operation 624 'dmul' 'tmp_61' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 625 [2/6] (7.78ns)   --->   "%sel_tmp1_v_v = fmul double %sel_tmp1_v_v_v, 1.000000e-02" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 625 'dmul' 'sel_tmp1_v_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 160> <Delay = 8.23>
ST_173 : Operation 626 [6/6] (7.78ns)   --->   "%tmp_52 = fmul double %tmp_51, 5.000000e-01" [scurve.cpp:66]   --->   Operation 626 'dmul' 'tmp_52' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 627 [5/5] (8.23ns)   --->   "%vo_2 = fsub double %tmp_59, %tmp_61" [scurve.cpp:70]   --->   Operation 627 'dsub' 'vo_2' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 628 [1/6] (7.78ns)   --->   "%sel_tmp1_v_v = fmul double %sel_tmp1_v_v_v, 1.000000e-02" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 628 'dmul' 'sel_tmp1_v_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 161> <Delay = 8.23>
ST_174 : Operation 629 [5/6] (7.78ns)   --->   "%tmp_52 = fmul double %tmp_51, 5.000000e-01" [scurve.cpp:66]   --->   Operation 629 'dmul' 'tmp_52' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 630 [4/5] (8.23ns)   --->   "%vo_2 = fsub double %tmp_59, %tmp_61" [scurve.cpp:70]   --->   Operation 630 'dsub' 'vo_2' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 631 [6/6] (7.78ns)   --->   "%sel_tmp1_v = fmul double %sel_tmp1_v_v, 5.000000e-01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 631 'dmul' 'sel_tmp1_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 162> <Delay = 8.23>
ST_175 : Operation 632 [4/6] (7.78ns)   --->   "%tmp_52 = fmul double %tmp_51, 5.000000e-01" [scurve.cpp:66]   --->   Operation 632 'dmul' 'tmp_52' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 633 [3/5] (8.23ns)   --->   "%vo_2 = fsub double %tmp_59, %tmp_61" [scurve.cpp:70]   --->   Operation 633 'dsub' 'vo_2' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 634 [5/6] (7.78ns)   --->   "%sel_tmp1_v = fmul double %sel_tmp1_v_v, 5.000000e-01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 634 'dmul' 'sel_tmp1_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 163> <Delay = 8.23>
ST_176 : Operation 635 [3/6] (7.78ns)   --->   "%tmp_52 = fmul double %tmp_51, 5.000000e-01" [scurve.cpp:66]   --->   Operation 635 'dmul' 'tmp_52' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 636 [2/5] (8.23ns)   --->   "%vo_2 = fsub double %tmp_59, %tmp_61" [scurve.cpp:70]   --->   Operation 636 'dsub' 'vo_2' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 637 [4/6] (7.78ns)   --->   "%sel_tmp1_v = fmul double %sel_tmp1_v_v, 5.000000e-01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 637 'dmul' 'sel_tmp1_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 164> <Delay = 8.23>
ST_177 : Operation 638 [2/6] (7.78ns)   --->   "%tmp_52 = fmul double %tmp_51, 5.000000e-01" [scurve.cpp:66]   --->   Operation 638 'dmul' 'tmp_52' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 639 [1/5] (8.23ns)   --->   "%vo_2 = fsub double %tmp_59, %tmp_61" [scurve.cpp:70]   --->   Operation 639 'dsub' 'vo_2' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 640 [3/6] (7.78ns)   --->   "%sel_tmp1_v = fmul double %sel_tmp1_v_v, 5.000000e-01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 640 'dmul' 'sel_tmp1_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 165> <Delay = 7.78>
ST_178 : Operation 641 [1/6] (7.78ns)   --->   "%tmp_52 = fmul double %tmp_51, 5.000000e-01" [scurve.cpp:66]   --->   Operation 641 'dmul' 'tmp_52' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 642 [2/6] (7.78ns)   --->   "%sel_tmp1_v = fmul double %sel_tmp1_v_v, 5.000000e-01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 642 'dmul' 'sel_tmp1_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 166> <Delay = 8.23>
ST_179 : Operation 643 [5/5] (8.23ns)   --->   "%vo_1 = fsub double %tmp_49, %tmp_52" [scurve.cpp:66]   --->   Operation 643 'dsub' 'vo_1' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 644 [1/6] (7.78ns)   --->   "%sel_tmp1_v = fmul double %sel_tmp1_v_v, 5.000000e-01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 644 'dmul' 'sel_tmp1_v' <Predicate = (!sel_tmp9)> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 167> <Delay = 8.23>
ST_180 : Operation 645 [4/5] (8.23ns)   --->   "%vo_1 = fsub double %tmp_49, %tmp_52" [scurve.cpp:66]   --->   Operation 645 'dsub' 'vo_1' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 646 [5/5] (8.23ns)   --->   "%vo_3 = fadd double %tmp_25, %sel_tmp1_v" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 646 'dadd' 'vo_3' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 168> <Delay = 8.23>
ST_181 : Operation 647 [3/5] (8.23ns)   --->   "%vo_1 = fsub double %tmp_49, %tmp_52" [scurve.cpp:66]   --->   Operation 647 'dsub' 'vo_1' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 648 [4/5] (8.23ns)   --->   "%vo_3 = fadd double %tmp_25, %sel_tmp1_v" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 648 'dadd' 'vo_3' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 169> <Delay = 8.23>
ST_182 : Operation 649 [2/5] (8.23ns)   --->   "%vo_1 = fsub double %tmp_49, %tmp_52" [scurve.cpp:66]   --->   Operation 649 'dsub' 'vo_1' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 650 [3/5] (8.23ns)   --->   "%vo_3 = fadd double %tmp_25, %sel_tmp1_v" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 650 'dadd' 'vo_3' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 170> <Delay = 8.23>
ST_183 : Operation 651 [1/5] (8.23ns)   --->   "%vo_1 = fsub double %tmp_49, %tmp_52" [scurve.cpp:66]   --->   Operation 651 'dsub' 'vo_1' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 652 [2/5] (8.23ns)   --->   "%vo_3 = fadd double %tmp_25, %sel_tmp1_v" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 652 'dadd' 'vo_3' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 171> <Delay = 8.23>
ST_184 : Operation 653 [1/5] (8.23ns)   --->   "%vo_3 = fadd double %tmp_25, %sel_tmp1_v" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 653 'dadd' 'vo_3' <Predicate = (!sel_tmp9)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 172> <Delay = 4.44>
ST_185 : Operation 654 [1/1] (0.00ns)   --->   "%vo1_load = load double* %vo1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 654 'load' 'vo1_load' <Predicate = (sel_tmp9)> <Delay = 0.00>
ST_185 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node vo_4)   --->   "%sel_tmp3 = and i1 %or_cond9_demorgan, %or_cond" [scurve.cpp:65]   --->   Operation 655 'and' 'sel_tmp3' <Predicate = (!sel_tmp9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 656 [1/1] (1.48ns) (out node of the LUT)   --->   "%vo_4 = select i1 %sel_tmp3, double %vo_1, double %vo_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 656 'select' 'vo_4' <Predicate = (!sel_tmp9)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node vo_5)   --->   "%sel_tmp8 = and i1 %sel_tmp6, %or_cond2_demorgan" [scurve.cpp:65]   --->   Operation 657 'and' 'sel_tmp8' <Predicate = (!sel_tmp9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 658 [1/1] (1.48ns) (out node of the LUT)   --->   "%vo_5 = select i1 %sel_tmp8, double %vo_2, double %vo_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 658 'select' 'vo_5' <Predicate = (!sel_tmp9)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node vo_7)   --->   "%sel_tmp1 = and i1 %sel_tmp5, %or_cond1_demorgan" [scurve.cpp:65]   --->   Operation 659 'and' 'sel_tmp1' <Predicate = (!sel_tmp9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node vo_7)   --->   "%vo_6 = select i1 %sel_tmp1, double %vo, double %vo_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 660 'select' 'vo_6' <Predicate = (!sel_tmp9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 661 [1/1] (1.48ns) (out node of the LUT)   --->   "%vo_7 = select i1 %sel_tmp9, double %vo1_load, double %vo_6" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 661 'select' 'vo_7' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 662 [1/1] (0.00ns)   --->   "store double %vo_7, double* %vo1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 662 'store' <Predicate = true> <Delay = 0.00>

State 186 <SV = 173> <Delay = 7.78>
ST_186 : Operation 663 [6/6] (7.78ns)   --->   "%tmp_67 = fmul double %vo_7, 5.461000e-01" [scurve.cpp:75]   --->   Operation 663 'dmul' 'tmp_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 664 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %vo_7 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 664 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 665 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:439->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 665 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 666 [1/1] (0.00ns)   --->   "%loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 666 'partselect' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 667 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i64 %p_Val2_5 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 667 'trunc' 'loc_V_3' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_i_i_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_3, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 668 'bitconcatenate' 'tmp_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_i_i_i1_cast = zext i54 %tmp_i_i_i1 to i137" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 669 'zext' 'tmp_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast = zext i11 %loc_V_2 to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 670 'zext' 'tmp_i_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 671 [1/1] (1.63ns)   --->   "%sh_assign_2 = add i12 -1023, %tmp_i_i_i_i1_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:465->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 671 'add' 'sh_assign_2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 672 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 672 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 673 [1/1] (1.63ns)   --->   "%tmp_253_i_i_i1 = sub i11 1023, %loc_V_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 673 'sub' 'tmp_253_i_i_i1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_253_i_i_i1_cast = sext i11 %tmp_253_i_i_i1 to i12" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 674 'sext' 'tmp_253_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 675 [1/1] (0.69ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i12 %tmp_253_i_i_i1_cast, i12 %sh_assign_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 675 'select' 'sh_assign_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 676 [1/1] (0.00ns)   --->   "%sh_assign_3_cast = sext i12 %sh_assign_3 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 676 'sext' 'sh_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_254_i_i_i1 = zext i32 %sh_assign_3_cast to i137" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 677 'zext' 'tmp_254_i_i_i1' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_254_i_i_i1_cast = zext i32 %sh_assign_3_cast to i54" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 678 'zext' 'tmp_254_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_255_i_i_i1 = lshr i54 %tmp_i_i_i1, %tmp_254_i_i_i1_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 679 'lshr' 'tmp_255_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_256_i_i_i1 = shl i137 %tmp_i_i_i1_cast, %tmp_254_i_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 680 'shl' 'tmp_256_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_255_i_i_i1, i32 53)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 681 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_82 = zext i1 %tmp_93 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 682 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_256_i_i_i1, i32 53, i32 84)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 683 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 684 [1/1] (4.61ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %isNeg_1, i32 %tmp_82, i32 %tmp_83" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 684 'select' 'p_Val2_7' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 187 <SV = 174> <Delay = 7.78>
ST_187 : Operation 685 [5/6] (7.78ns)   --->   "%tmp_67 = fmul double %vo_7, 5.461000e-01" [scurve.cpp:75]   --->   Operation 685 'dmul' 'tmp_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 686 [1/1] (2.55ns)   --->   "%p_Val2_i_i_i1 = sub i32 0, %p_Val2_7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 686 'sub' 'p_Val2_i_i_i1' <Predicate = (p_Result_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 687 [1/1] (0.69ns)   --->   "%p_Val2_9 = select i1 %p_Result_1, i32 %p_Val2_i_i_i1, i32 %p_Val2_7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76]   --->   Operation 687 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 188 <SV = 175> <Delay = 7.78>
ST_188 : Operation 688 [4/6] (7.78ns)   --->   "%tmp_67 = fmul double %vo_7, 5.461000e-01" [scurve.cpp:75]   --->   Operation 688 'dmul' 'tmp_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 176> <Delay = 7.78>
ST_189 : Operation 689 [3/6] (7.78ns)   --->   "%tmp_67 = fmul double %vo_7, 5.461000e-01" [scurve.cpp:75]   --->   Operation 689 'dmul' 'tmp_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 177> <Delay = 7.78>
ST_190 : Operation 690 [2/6] (7.78ns)   --->   "%tmp_67 = fmul double %vo_7, 5.461000e-01" [scurve.cpp:75]   --->   Operation 690 'dmul' 'tmp_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 178> <Delay = 7.78>
ST_191 : Operation 691 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %e_V, i1 false)" [scurve.cpp:62]   --->   Operation 691 'write' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 692 [1/6] (7.78ns)   --->   "%tmp_67 = fmul double %vo_7, 5.461000e-01" [scurve.cpp:75]   --->   Operation 692 'dmul' 'tmp_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 179> <Delay = 3.63>
ST_192 : Operation 693 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %e_V, i1 false)" [scurve.cpp:62]   --->   Operation 693 'write' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 694 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.doubleP(double* %freq, double %tmp_67)" [scurve.cpp:75]   --->   Operation 694 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_192 : Operation 695 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vout, i32 %p_Val2_9)" [scurve.cpp:76]   --->   Operation 695 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_192 : Operation 696 [1/1] (0.00ns)   --->   "br label %4" [scurve.cpp:60]   --->   Operation 696 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.72ns
The critical path consists of the following:
	s_axi read on port 'v' [18]  (1 ns)
	'icmp' operation ('tmp_1', scurve.cpp:38) [30]  (2.47 ns)
	'select' operation ('v_tmp', scurve.cpp:38) [31]  (0.698 ns)
	'sub' operation ('tmp_2', scurve.cpp:43) [32]  (2.55 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_3', scurve.cpp:43) [33]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_3', scurve.cpp:43) [33]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_3', scurve.cpp:43) [33]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_3', scurve.cpp:43) [33]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_3', scurve.cpp:43) [33]  (6.28 ns)

 <State 7>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_3', scurve.cpp:43) [33]  (6.28 ns)

 <State 8>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 9>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 10>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 11>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 12>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 13>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 14>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 15>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 16>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 17>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 18>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 19>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 20>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 21>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 23>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 25>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 26>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 27>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 28>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 30>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 32>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 34>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 35>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 36>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 37>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 38>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', scurve.cpp:43) [34]  (8.62 ns)

 <State 39>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 40>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 41>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 42>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 43>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 44>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 45>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 46>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 47>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 48>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 49>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 50>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 51>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 52>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 53>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 54>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 55>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 56>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 57>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 58>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 59>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 60>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 61>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 62>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 63>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 64>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 65>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 66>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 67>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 68>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 69>: 8.62ns
The critical path consists of the following:
	'dsqrt' operation ('tm', scurve.cpp:43) [35]  (8.62 ns)

 <State 70>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('sa', scurve.cpp:44) [38]  (7.79 ns)

 <State 71>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('sa', scurve.cpp:44) [38]  (7.79 ns)

 <State 72>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('sa', scurve.cpp:44) [38]  (7.79 ns)

 <State 73>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('sa', scurve.cpp:44) [38]  (7.79 ns)

 <State 74>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('sa', scurve.cpp:44) [38]  (7.79 ns)

 <State 75>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('sa', scurve.cpp:44) [38]  (7.79 ns)

 <State 76>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', scurve.cpp:47) [40]  (7.79 ns)

 <State 77>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', scurve.cpp:47) [40]  (7.79 ns)

 <State 78>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', scurve.cpp:47) [40]  (7.79 ns)

 <State 79>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', scurve.cpp:47) [40]  (7.79 ns)

 <State 80>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', scurve.cpp:47) [40]  (7.79 ns)

 <State 81>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_9', scurve.cpp:47) [40]  (7.79 ns)

 <State 82>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_5', scurve.cpp:48) [85]  (8.23 ns)

 <State 83>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_10', scurve.cpp:52) [58]  (6.28 ns)

 <State 84>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_10', scurve.cpp:52) [58]  (6.28 ns)

 <State 85>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_10', scurve.cpp:52) [58]  (6.28 ns)

 <State 86>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_10', scurve.cpp:52) [58]  (6.28 ns)

 <State 87>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_10', scurve.cpp:52) [58]  (6.28 ns)

 <State 88>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', scurve.cpp:54) [59]  (8.23 ns)

 <State 89>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', scurve.cpp:54) [59]  (8.23 ns)

 <State 90>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', scurve.cpp:54) [59]  (8.23 ns)

 <State 91>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', scurve.cpp:54) [59]  (8.23 ns)

 <State 92>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('x', scurve.cpp:54) [59]  (8.23 ns)

 <State 93>: 6.95ns
The critical path consists of the following:
	'sub' operation ('tmp_253_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [69]  (1.64 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [71]  (0.697 ns)
	'shl' operation ('tmp_256_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [76]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [80]  (4.61 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'sub' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [81]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [82]  (0.698 ns)

 <State 95>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_5', scurve.cpp:48) [85]  (8.23 ns)

 <State 96>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_5', scurve.cpp:48) [85]  (8.23 ns)

 <State 97>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_5', scurve.cpp:48) [85]  (8.23 ns)

 <State 98>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_5', scurve.cpp:48) [85]  (8.23 ns)

 <State 99>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', scurve.cpp:48) [86]  (6.28 ns)

 <State 100>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 101>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 102>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 103>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 104>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 105>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 106>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 107>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 108>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 109>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 110>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 111>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 112>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 113>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 114>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 115>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 116>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 117>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 118>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 119>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 120>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 121>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 122>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 123>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 124>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 125>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 126>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 127>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 128>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 129>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 130>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('t3', scurve.cpp:48) [87]  (8.62 ns)

 <State 131>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('v_tmp', scurve.cpp:38) ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:54) [90]  (1.77 ns)

 <State 132>: 7.79ns
The critical path consists of the following:
	'phi' operation ('tm') with incoming values : ('tm', scurve.cpp:43) [92]  (0 ns)
	'dmul' operation ('tmp_27', scurve.cpp:70) [103]  (7.79 ns)

 <State 133>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', scurve.cpp:70) [103]  (7.79 ns)

 <State 134>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', scurve.cpp:70) [103]  (7.79 ns)

 <State 135>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', scurve.cpp:70) [103]  (7.79 ns)

 <State 136>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_27', scurve.cpp:70) [103]  (7.79 ns)

 <State 137>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_15', scurve.cpp:58) [94]  (7.79 ns)

 <State 138>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_15', scurve.cpp:58) [94]  (7.79 ns)

 <State 139>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_15', scurve.cpp:58) [94]  (7.79 ns)

 <State 140>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_15', scurve.cpp:58) [94]  (7.79 ns)

 <State 141>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_15', scurve.cpp:58) [94]  (7.79 ns)

 <State 142>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_15', scurve.cpp:58) [94]  (7.79 ns)

 <State 143>: 8.23ns
The critical path consists of the following:
	'phi' operation ('t3') with incoming values : ('t3', scurve.cpp:48) [91]  (0 ns)
	'dadd' operation ('total', scurve.cpp:58) [95]  (8.23 ns)

 <State 144>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('total', scurve.cpp:58) [95]  (8.23 ns)

 <State 145>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('total', scurve.cpp:58) [95]  (8.23 ns)

 <State 146>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('total', scurve.cpp:58) [95]  (8.23 ns)

 <State 147>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('total', scurve.cpp:58) [95]  (8.23 ns)

 <State 148>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_29', scurve.cpp:70) [105]  (8.23 ns)

 <State 149>: 7.8ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', scurve.cpp:60) [126]  (0 ns)
	'dcmp' operation ('tmp_37', scurve.cpp:60) [134]  (6.82 ns)
	'and' operation ('tmp_38', scurve.cpp:60) [135]  (0.978 ns)

 <State 150>: 3.91ns
The critical path consists of the following:
	'xor' operation ('or_cond', scurve.cpp:63) [147]  (0.978 ns)
	'and' operation ('sel_tmp5', scurve.cpp:65) [197]  (0.978 ns)
	'and' operation ('sel_tmp6', scurve.cpp:65) [198]  (0.978 ns)
	'and' operation ('sel_tmp9', scurve.cpp:65) [205]  (0.978 ns)

 <State 151>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_62', scurve.cpp:72) [188]  (8.23 ns)

 <State 152>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_62', scurve.cpp:72) [188]  (8.23 ns)

 <State 153>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_62', scurve.cpp:72) [188]  (8.23 ns)

 <State 154>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_62', scurve.cpp:72) [188]  (8.23 ns)

 <State 155>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_62', scurve.cpp:72) [188]  (8.23 ns)

 <State 156>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_57', scurve.cpp:70) [182]  (8.23 ns)

 <State 157>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_57', scurve.cpp:70) [182]  (8.23 ns)

 <State 158>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_57', scurve.cpp:70) [182]  (8.23 ns)

 <State 159>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_57', scurve.cpp:70) [182]  (8.23 ns)

 <State 160>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_57', scurve.cpp:70) [182]  (8.23 ns)

 <State 161>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('t', scurve.cpp:60) [233]  (8.23 ns)

 <State 162>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('t', scurve.cpp:60) [233]  (8.23 ns)

 <State 163>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('t', scurve.cpp:60) [233]  (8.23 ns)

 <State 164>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('t', scurve.cpp:60) [233]  (8.23 ns)

 <State 165>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('t', scurve.cpp:60) [233]  (8.23 ns)

 <State 166>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', scurve.cpp:64) [157]  (7.79 ns)

 <State 167>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', scurve.cpp:66) [168]  (8.23 ns)

 <State 168>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', scurve.cpp:66) [168]  (8.23 ns)

 <State 169>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', scurve.cpp:66) [168]  (8.23 ns)

 <State 170>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', scurve.cpp:66) [168]  (8.23 ns)

 <State 171>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_49', scurve.cpp:66) [168]  (8.23 ns)

 <State 172>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_51', scurve.cpp:66) [169]  (7.79 ns)

 <State 173>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:70) [187]  (8.23 ns)

 <State 174>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:70) [187]  (8.23 ns)

 <State 175>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:70) [187]  (8.23 ns)

 <State 176>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:70) [187]  (8.23 ns)

 <State 177>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:70) [187]  (8.23 ns)

 <State 178>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_52', scurve.cpp:66) [170]  (7.79 ns)

 <State 179>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:66) [171]  (8.23 ns)

 <State 180>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:66) [171]  (8.23 ns)

 <State 181>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:66) [171]  (8.23 ns)

 <State 182>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:66) [171]  (8.23 ns)

 <State 183>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('vo', scurve.cpp:66) [171]  (8.23 ns)

 <State 184>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('vo', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76) [194]  (8.23 ns)

 <State 185>: 4.44ns
The critical path consists of the following:
	'and' operation ('sel_tmp3', scurve.cpp:65) [195]  (0 ns)
	'select' operation ('vo', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76) [196]  (1.48 ns)
	'select' operation ('vo', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76) [200]  (1.48 ns)
	'select' operation ('vo', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76) [202]  (0 ns)
	'select' operation ('vo', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:435->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->scurve.cpp:76) [206]  (1.48 ns)

 <State 186>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_67', scurve.cpp:75) [207]  (7.79 ns)

 <State 187>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_67', scurve.cpp:75) [207]  (7.79 ns)

 <State 188>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_67', scurve.cpp:75) [207]  (7.79 ns)

 <State 189>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_67', scurve.cpp:75) [207]  (7.79 ns)

 <State 190>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_67', scurve.cpp:75) [207]  (7.79 ns)

 <State 191>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_67', scurve.cpp:75) [207]  (7.79 ns)

 <State 192>: 3.63ns
The critical path consists of the following:
	fifo write on port 'vout' (scurve.cpp:76) [232]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
