[cc_idx=%d] NrDcDev undefined isr_type (%d)
[CE] nr_bch_dmrs_dn_start_group01(ff0x%x/mem0x%x), nr_sync_dn_start_group01(ff0x%x/mem0x%x), NR_SSB_Reg_Load_Time(0x%x), WB_CE_Op_Mode(0x%x), NR_CE_Op_Mode(0x%x), NR_CE_CLK_EN(0x%x), NR_WBCE_CLK_EN(0x%x), Demod_WBCE_CLK_EN(0x%x)
[CE] nrbch_cch_dec_state_mon(0x%x) plr_state_mon(0x%x) cc0_nrbch_stack_report(0x%x) cc1_nrbch_stack_report(0x%X) nr_ssb_info0(0x%X) nr_demsym_system_info(0x%X) nr_mib_info(0x%X)
DC (cellId,RxAnt,SCS(SSB,Data),ccIdx):0x%08x Qsleep/ssb(QsFlag/Det_Idx/init/On):0x%x, activebwpid/bw/loc/crb(1/3/3/3):(%d), coreset0/1/2/3:(valid/dur/startsymbmp):(0x%x,0x%x,0x%x,0x%x), iw:0x%x, dop/dse:0x%x,0x%x
[error] DC ISR m_CcIdx:%d aslot_idx_cur:%d
[debug] NrDcCchSinrBufferingCheck() sBufIdx(%d), widebandR(%d,%d,%d,%d)
[debug] NrDcCeCchSinrBuffering() sBufIdx(%d), pdschIdx(%d), widebandR(%d,%d,%d,%d), coresetId(%d), wideR_valid(%d)
[NR IPC] L1C_PHY_RESTORE_PCELL_PHY_CONFIG_CNF(by DC), BM_SrcCcForCnfMsg(%d), BM_StackId(%d), ipc(%d)
[PDSCH][DC] PDSCH TCI configuration is not valid(%d)
[PDSCH][DC] pdschIdx(%d), tciPresentInDCI(%d), k0(%d), dciFormat(%d), transConfigInd(%d), valid(%d), macCeSlotIdx(%d), dciSlotIdx(%d), tciStateId(%d), qclType(%x)
[Dc][UpdateBufReq] (F)Error in SetShmInfo: ShmIndex%d
[Dc][UpdateBufReq] m_CcIdx %d NrGroupCfg.BufUpdateReqShmIndexBitmap %d numCC %d, setCnt %d ShmIndex-1 %d
[Dc][UpdateBufReq] m_CcIdx %d, numCC %d, setCnt %d, ShmIndex-1 %d
[CORESET_ON] Exceed Slot boundary Skip
DC (NR_DC_STATE):%d
