Analysis & Synthesis report for DE2_115_SD_Card_Audio_Player
Sun Jun 26 23:49:52 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state
 12. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM|master_state
 13. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM|slave_state
 14. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM|master_state
 15. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM|slave_state
 16. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM|master_state
 17. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM|slave_state
 18. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state
 19. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|slave_state
 20. State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0
 28. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe
 33. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1
 34. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 35. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 36. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 37. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 38. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe
 39. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2
 40. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 41. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 42. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 43. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 44. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe
 45. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3
 46. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
 47. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe
 51. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll
 52. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3
 53. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio
 54. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3
 55. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component
 56. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated
 57. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p
 58. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p
 59. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram
 60. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 61. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 62. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr
 63. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 64. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 65. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component
 66. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated
 67. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p
 68. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p
 69. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram
 70. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 71. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 72. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr
 73. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 74. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 75. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 76. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated
 77. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p
 78. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p
 79. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram
 80. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp
 81. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12
 82. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp
 83. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15
 84. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 85. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated
 86. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p
 87. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p
 88. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram
 89. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 90. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6
 91. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp
 92. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp
 93. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 94. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10
 95. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master
 96. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 97. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 98. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated
 99. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232
100. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer
101. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave
102. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch
103. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch
104. Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch
105. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
106. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
107. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
108. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
109. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
110. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
111. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
112. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
113. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
114. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
115. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
116. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
117. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
118. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
119. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
120. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
121. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst
122. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance
123. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component
124. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance
125. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component
126. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
127. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
128. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
129. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
130. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram
131. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer
132. Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst
133. dcfifo Parameter Settings by Entity Instance
134. scfifo Parameter Settings by Entity Instance
135. altsyncram Parameter Settings by Entity Instance
136. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch"
137. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch"
138. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch"
139. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid"
140. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1"
141. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
142. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
143. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io"
144. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1"
145. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1"
146. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"
147. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1"
148. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2"
149. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1"
150. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3"
151. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in"
152. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2"
153. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in"
154. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1"
155. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in"
156. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0"
157. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in"
158. Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst"
159. Post-Synthesis Netlist Statistics for Top Partition
160. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
161. Elapsed Time Per Partition
162. Analysis & Synthesis Messages
163. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 26 23:49:52 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; DE2_115_SD_Card_Audio_Player                ;
; Top-level Entity Name              ; DE2_115_SD_Card_Audio_Player                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,684                                       ;
;     Total combinational functions  ; 5,249                                       ;
;     Dedicated logic registers      ; 3,844                                       ;
; Total registers                    ; 3844                                        ;
; Total pins                         ; 281                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,187,776                                   ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                           ; Setting                      ; Default Value                ;
+------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                           ; EP4CE115F29C7                ;                              ;
; Top-level entity name                                            ; DE2_115_SD_Card_Audio_Player ; DE2_115_SD_Card_Audio_Player ;
; Family name                                                      ; Cyclone IV E                 ; Cyclone IV GX                ;
; Use smart compilation                                            ; On                           ; Off                          ;
; Maximum processors allowed for parallel compilation              ; 2                            ;                              ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                           ; On                           ;
; Enable compact report table                                      ; Off                          ; Off                          ;
; Restructure Multiplexers                                         ; Auto                         ; Auto                         ;
; Create Debugging Nodes for IP Cores                              ; Off                          ; Off                          ;
; Preserve fewer node names                                        ; On                           ; On                           ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                       ; Enable                       ;
; Verilog Version                                                  ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                     ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                         ; Auto                         ; Auto                         ;
; Safe State Machine                                               ; Off                          ; Off                          ;
; Extract Verilog State Machines                                   ; On                           ; On                           ;
; Extract VHDL State Machines                                      ; On                           ; On                           ;
; Ignore Verilog initial constructs                                ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                       ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                   ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                        ; On                           ; On                           ;
; Parallel Synthesis                                               ; On                           ; On                           ;
; DSP Block Balancing                                              ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                               ; On                           ; On                           ;
; Power-Up Don't Care                                              ; On                           ; On                           ;
; Remove Redundant Logic Cells                                     ; Off                          ; Off                          ;
; Remove Duplicate Registers                                       ; On                           ; On                           ;
; Ignore CARRY Buffers                                             ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                           ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                            ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                        ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                             ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                              ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                   ; Off                          ; Off                          ;
; Optimization Technique                                           ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                               ; 70                           ; 70                           ;
; Auto Carry Chains                                                ; On                           ; On                           ;
; Auto Open-Drain Pins                                             ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                          ; Off                          ;
; Auto ROM Replacement                                             ; On                           ; On                           ;
; Auto RAM Replacement                                             ; On                           ; On                           ;
; Auto DSP Block Replacement                                       ; On                           ; On                           ;
; Auto Shift Register Replacement                                  ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                    ; On                           ; On                           ;
; Strict RAM Replacement                                           ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                           ; Off                          ; Off                          ;
; Auto RAM Block Balancing                                         ; On                           ; On                           ;
; Auto RAM to Logic Cell Conversion                                ; Off                          ; Off                          ;
; Auto Resource Sharing                                            ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                               ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                               ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                    ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing              ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                          ; On                           ; On                           ;
; Report Parameter Settings                                        ; On                           ; On                           ;
; Report Source Assignments                                        ; On                           ; On                           ;
; Report Connectivity Checks                                       ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                               ; Off                          ; Off                          ;
; Synchronization Register Chain Length                            ; 2                            ; 2                            ;
; Power Optimization During Synthesis                              ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                  ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                          ; 100                          ;
; Clock MUX Protection                                             ; On                           ; On                           ;
; Auto Gated Clock Conversion                                      ; Off                          ; Off                          ;
; Block Design Naming                                              ; Auto                         ; Auto                         ;
; SDC constraint protection                                        ; Off                          ; Off                          ;
; Synthesis Effort                                                 ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                             ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                               ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                      ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                           ; On                           ; On                           ;
+------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ip/TERASIC_IRM/TERASIC_IRM.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v                                       ;             ;
; usb.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/usb.v                                                              ;             ;
; seg7.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/seg7.v                                                             ;             ;
; Terasic_IrDA_0.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v                                                   ;             ;
; ip/TERASIC_IRM/irda_receive_terasic.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v                              ;             ;
; altpll.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v                                                           ;             ;
; ip/TERASIC_AUDIO/AUDIO_IF.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v                                        ;             ;
; altpll_audio.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v                                                     ;             ;
; audio.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/audio.v                                                            ;             ;
; ip/TERASIC_SEG7/SEG7_IF.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v                                          ;             ;
; ip/TERASIC_ISP1362/ISP1362_IF.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v                                    ;             ;
; ip/TERASIC_AUDIO/AUDIO_ADC.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v                                       ;             ;
; ip/TERASIC_AUDIO/AUDIO_DAC.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v                                       ;             ;
; ip/TERASIC_AUDIO/audio_fifo.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v                                      ;             ;
; de2_115_sd_card_audio_player.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v                                     ;             ;
; de2_115_sopc.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v                                                     ;             ;
; de2_115_sopc_clock_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v                                             ;             ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                            ;             ;
; de2_115_sopc_clock_1.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v                                             ;             ;
; de2_115_sopc_clock_2.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v                                             ;             ;
; de2_115_sopc_clock_3.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v                                             ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                    ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                         ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                       ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                          ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                      ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                  ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                       ;             ;
; db/dcfifo_u4i1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf                                                 ;             ;
; db/a_graycounter_t57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf                                           ;             ;
; db/a_graycounter_pjc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf                                           ;             ;
; db/altsyncram_iv61.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_iv61.tdf                                             ;             ;
; db/alt_synch_pipe_0ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_0ol.tdf                                          ;             ;
; db/dffpipe_hd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_hd9.tdf                                                 ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf                                                 ;             ;
; db/alt_synch_pipe_1ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_1ol.tdf                                          ;             ;
; db/dffpipe_id9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_id9.tdf                                                 ;             ;
; db/cmpr_b66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_b66.tdf                                                    ;             ;
; db/cmpr_a66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_a66.tdf                                                    ;             ;
; db/mux_j28.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mux_j28.tdf                                                     ;             ;
; clock_crossing_io.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v                                                ;             ;
; db/dcfifo_mvf1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf                                                 ;             ;
; db/a_graycounter_q57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf                                           ;             ;
; db/a_graycounter_mjc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf                                           ;             ;
; db/altsyncram_gv61.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf                                             ;             ;
; db/alt_synch_pipe_tnl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_tnl.tdf                                          ;             ;
; db/dffpipe_ed9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_ed9.tdf                                                 ;             ;
; db/alt_synch_pipe_unl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_unl.tdf                                          ;             ;
; db/dffpipe_fd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_fd9.tdf                                                 ;             ;
; db/cmpr_966.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_966.tdf                                                    ;             ;
; db/dcfifo_75g1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf                                                 ;             ;
; db/a_gray2bin_ugb.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_gray2bin_ugb.tdf                                              ;             ;
; db/altsyncram_kv61.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kv61.tdf                                             ;             ;
; db/alt_synch_pipe_2ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_2ol.tdf                                          ;             ;
; db/dffpipe_jd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_jd9.tdf                                                 ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_gd9.tdf                                                 ;             ;
; db/alt_synch_pipe_3ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_3ol.tdf                                          ;             ;
; db/dffpipe_kd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_kd9.tdf                                                 ;             ;
; cpu.v                                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v                                                              ;             ;
; cpu_test_bench.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_test_bench.v                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; db/altsyncram_cjd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_cjd1.tdf                                             ;             ;
; db/altsyncram_i5g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_i5g1.tdf                                             ;             ;
; cpu_ic_tag_ram.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_ic_tag_ram.mif                                                 ;             ;
; db/altsyncram_bpf1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_bpf1.tdf                                             ;             ;
; cpu_bht_ram.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_bht_ram.mif                                                    ;             ;
; db/altsyncram_b7f1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_b7f1.tdf                                             ;             ;
; cpu_rf_ram_a.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_rf_ram_a.mif                                                   ;             ;
; db/altsyncram_c7f1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_c7f1.tdf                                             ;             ;
; cpu_rf_ram_b.mif                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_rf_ram_b.mif                                                   ;             ;
; db/altsyncram_7ef1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_7ef1.tdf                                             ;             ;
; cpu_dc_tag_ram.mif                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_dc_tag_ram.mif                                                 ;             ;
; db/altsyncram_kdf1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kdf1.tdf                                             ;             ;
; db/altsyncram_r3d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_r3d1.tdf                                             ;             ;
; cpu_mult_cell.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v                                                    ;             ;
; altmult_add.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf                                                                                      ;             ;
; stratix_mac_mult.inc                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                                                 ;             ;
; stratix_mac_out.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_mac_out.inc                                                                                  ;             ;
; db/mult_add_mgr2.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf                                               ;             ;
; db/ded_mult_ks81.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf                                               ;             ;
; db/dffpipe_93c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_93c.tdf                                                 ;             ;
; db/mult_add_ogr2.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_ogr2.tdf                                               ;             ;
; db/altsyncram_f572.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_f572.tdf                                             ;             ;
; cpu_ociram_default_contents.mif                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_ociram_default_contents.mif                                    ;             ;
; cpu_oci_test_bench.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_oci_test_bench.v                                               ;             ;
; db/altsyncram_0a02.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf                                             ;             ;
; cpu_jtag_debug_module_wrapper.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v                                    ;             ;
; cpu_jtag_debug_module_tck.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_tck.v                                        ;             ;
; cpu_jtag_debug_module_sysclk.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_sysclk.v                                     ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                    ;             ;
; eep_i2c_scl.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/eep_i2c_scl.v                                                      ;             ;
; eep_i2c_sda.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v                                                      ;             ;
; i2c_scl.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/i2c_scl.v                                                          ;             ;
; i2c_sda.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/i2c_sda.v                                                          ;             ;
; jtag_uart.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v                                                        ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                           ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                        ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                         ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                         ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                         ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                         ;             ;
; db/scfifo_jr21.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf                                                 ;             ;
; db/a_dpfifo_l011.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cntr_do7.tdf                                                    ;             ;
; db/altsyncram_nio1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_nio1.tdf                                             ;             ;
; db/cntr_1ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cntr_1ob.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                  ;             ;
; key.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/key.v                                                              ;             ;
; lcd.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/lcd.v                                                              ;             ;
; ledg.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ledg.v                                                             ;             ;
; ledr.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ledr.v                                                             ;             ;
; onchip_memory2.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v                                                   ;             ;
; db/altsyncram_s7c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf                                             ;             ;
; onchip_memory2.hex                                                 ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex                                                 ;             ;
; db/decode_rsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/decode_rsa.tdf                                                  ;             ;
; db/mux_oob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mux_oob.tdf                                                     ;             ;
; rs232.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v                                                            ;             ;
; sd_clk.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_clk.v                                                           ;             ;
; sd_cmd.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_cmd.v                                                           ;             ;
; sd_dat.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_dat.v                                                           ;             ;
; sd_wp_n.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_wp_n.v                                                          ;             ;
; sma_in.v                                                           ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sma_in.v                                                           ;             ;
; sma_out.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sma_out.v                                                          ;             ;
; sw.v                                                               ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sw.v                                                               ;             ;
; sysid.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sysid.v                                                            ;             ;
; timer.v                                                            ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/timer.v                                                            ;             ;
; pzdyqx.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ; altera_sld  ;
; db/ip/slda0ef900c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,684                                                                                    ;
;                                             ;                                                                                          ;
; Total combinational functions               ; 5249                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                          ;
;     -- 4 input functions                    ; 2923                                                                                     ;
;     -- 3 input functions                    ; 1615                                                                                     ;
;     -- <=2 input functions                  ; 711                                                                                      ;
;                                             ;                                                                                          ;
; Logic elements by mode                      ;                                                                                          ;
;     -- normal mode                          ; 4916                                                                                     ;
;     -- arithmetic mode                      ; 333                                                                                      ;
;                                             ;                                                                                          ;
; Total registers                             ; 3844                                                                                     ;
;     -- Dedicated logic registers            ; 3844                                                                                     ;
;     -- I/O registers                        ; 0                                                                                        ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 281                                                                                      ;
; Total memory bits                           ; 2187776                                                                                  ;
;                                             ;                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 2                                                                                        ;
;     -- PLLs                                 ; 2                                                                                        ;
;                                             ;                                                                                          ;
; Maximum fan-out node                        ; DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3417                                                                                     ;
; Total fan-out                               ; 43625                                                                                    ;
; Average fan-out                             ; 4.20                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+
; |DE2_115_SD_Card_Audio_Player                                                                                                                                   ; 5249 (1)            ; 3844 (0)                  ; 2187776     ; 4            ; 0       ; 2         ; 281  ; 0            ; |DE2_115_SD_Card_Audio_Player                                                                                                                                                                                                                                                                                                                                            ; DE2_115_SD_Card_Audio_Player                                                  ; work         ;
;    |DE2_115_SOPC:DE2_115_SOPC_inst|                                                                                                                             ; 4956 (0)            ; 3683 (0)                  ; 2187776     ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst                                                                                                                                                                                                                                                                                                             ; DE2_115_SOPC                                                                  ; work         ;
;       |DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|                                                                                                           ; 21 (0)              ; 92 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0                                                                                                                                                                                                                                                               ; DE2_115_SOPC_clock_0                                                          ; work         ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                    ; DE2_115_SOPC_clock_0_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                 ; DE2_115_SOPC_clock_0_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                   ; DE2_115_SOPC_clock_0_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                ; DE2_115_SOPC_clock_0_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_0_master_FSM:master_FSM|                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                    ; DE2_115_SOPC_clock_0_master_FSM                                               ; work         ;
;          |DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|                                                                                                             ; 15 (15)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                      ; DE2_115_SOPC_clock_0_slave_FSM                                                ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                                                       ; work         ;
;       |DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in                                                                                                                                                                                                                                              ; DE2_115_SOPC_clock_0_in_arbitrator                                            ; work         ;
;       |DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|                                                                                                           ; 18 (0)              ; 34 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1                                                                                                                                                                                                                                                               ; DE2_115_SOPC_clock_1                                                          ; work         ;
;          |DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                    ; DE2_115_SOPC_clock_1_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                 ; DE2_115_SOPC_clock_1_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                   ; DE2_115_SOPC_clock_1_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                ; DE2_115_SOPC_clock_1_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_1_master_FSM:master_FSM|                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                    ; DE2_115_SOPC_clock_1_master_FSM                                               ; work         ;
;          |DE2_115_SOPC_clock_1_slave_FSM:slave_FSM|                                                                                                             ; 12 (12)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                      ; DE2_115_SOPC_clock_1_slave_FSM                                                ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                                                       ; work         ;
;       |DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in                                                                                                                                                                                                                                              ; DE2_115_SOPC_clock_1_in_arbitrator                                            ; work         ;
;       |DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|                                                                                                           ; 18 (0)              ; 34 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2                                                                                                                                                                                                                                                               ; DE2_115_SOPC_clock_2                                                          ; work         ;
;          |DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                    ; DE2_115_SOPC_clock_2_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                 ; DE2_115_SOPC_clock_2_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                   ; DE2_115_SOPC_clock_2_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                ; DE2_115_SOPC_clock_2_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_2_master_FSM:master_FSM|                                                                                                           ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM                                                                                                                                                                                                                    ; DE2_115_SOPC_clock_2_master_FSM                                               ; work         ;
;          |DE2_115_SOPC_clock_2_slave_FSM:slave_FSM|                                                                                                             ; 12 (12)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM                                                                                                                                                                                                                      ; DE2_115_SOPC_clock_2_slave_FSM                                                ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                                                       ; work         ;
;       |DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in                                                                                                                                                                                                                                              ; DE2_115_SOPC_clock_2_in_arbitrator                                            ; work         ;
;       |DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|                                                                                                           ; 21 (1)              ; 87 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3                                                                                                                                                                                                                                                               ; DE2_115_SOPC_clock_3                                                          ; work         ;
;          |DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse|                                                                                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                    ; DE2_115_SOPC_clock_3_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_3_edge_to_pulse:read_request_edge_to_pulse|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                 ; DE2_115_SOPC_clock_3_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_3_edge_to_pulse:write_done_edge_to_pulse|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                   ; DE2_115_SOPC_clock_3_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_3_edge_to_pulse:write_request_edge_to_pulse|                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                ; DE2_115_SOPC_clock_3_edge_to_pulse                                            ; work         ;
;          |DE2_115_SOPC_clock_3_master_FSM:master_FSM|                                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM                                                                                                                                                                                                                    ; DE2_115_SOPC_clock_3_master_FSM                                               ; work         ;
;          |DE2_115_SOPC_clock_3_slave_FSM:slave_FSM|                                                                                                             ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM                                                                                                                                                                                                                      ; DE2_115_SOPC_clock_3_slave_FSM                                                ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                          ; altera_std_synchronizer                                                       ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                                                       ; work         ;
;       |DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in                                                                                                                                                                                                                                              ; DE2_115_SOPC_clock_3_in_arbitrator                                            ; work         ;
;       |DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out                                                                                                                                                                                                                                            ; DE2_115_SOPC_clock_3_out_arbitrator                                           ; work         ;
;       |DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch|                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch                                                                                                                                                                                                            ; DE2_115_SOPC_reset_altpll_audio_domain_synch_module                           ; work         ;
;       |DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|                                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch                                                                                                                                                                                                                ; DE2_115_SOPC_reset_altpll_sys_domain_synch_module                             ; work         ;
;       |DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch                                                                                                                                                                                                                        ; DE2_115_SOPC_reset_clk_50_domain_synch_module                                 ; work         ;
;       |Terasic_IrDA_0:the_Terasic_IrDA_0|                                                                                                                       ; 188 (0)             ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0                                                                                                                                                                                                                                                                           ; Terasic_IrDA_0                                                                ; work         ;
;          |TERASIC_IRM:terasic_irda_0|                                                                                                                           ; 188 (1)             ; 165 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0                                                                                                                                                                                                                                                ; TERASIC_IRM                                                                   ; work         ;
;             |IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|                                                                                                    ; 187 (187)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst                                                                                                                                                                                                 ; IRDA_RECEIVE_Terasic                                                          ; work         ;
;       |Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave|                                                                                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave                                                                                                                                                                                                                                      ; Terasic_IrDA_0_avalon_slave_arbitrator                                        ; work         ;
;       |altpll:the_altpll|                                                                                                                                       ; 6 (5)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll                                                                                                                                                                                                                                                                                           ; altpll                                                                        ; work         ;
;          |altpll_altpll_ktn2:sd1|                                                                                                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1                                                                                                                                                                                                                                                                    ; altpll_altpll_ktn2                                                            ; work         ;
;          |altpll_stdsync_sv6:stdsync2|                                                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                               ; altpll_stdsync_sv6                                                            ; work         ;
;             |altpll_dffpipe_l2c:dffpipe3|                                                                                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                   ; altpll_dffpipe_l2c                                                            ; work         ;
;       |altpll_audio:the_altpll_audio|                                                                                                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio                                                                                                                                                                                                                                                                               ; altpll_audio                                                                  ; work         ;
;          |altpll_audio_altpll_lo32:sd1|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1                                                                                                                                                                                                                                                  ; altpll_audio_altpll_lo32                                                      ; work         ;
;       |audio:the_audio|                                                                                                                                         ; 402 (0)             ; 450 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio                                                                                                                                                                                                                                                                                             ; audio                                                                         ; work         ;
;          |AUDIO_IF:audio|                                                                                                                                       ; 402 (96)            ; 450 (115)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio                                                                                                                                                                                                                                                                              ; AUDIO_IF                                                                      ; work         ;
;             |AUDIO_ADC:ADC_Instance|                                                                                                                            ; 138 (72)            ; 168 (73)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance                                                                                                                                                                                                                                                       ; AUDIO_ADC                                                                     ; work         ;
;                |audio_fifo:adc_fifo|                                                                                                                            ; 66 (0)              ; 95 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo                                                                                                                                                                                                                                   ; audio_fifo                                                                    ; work         ;
;                   |dcfifo:dcfifo_component|                                                                                                                     ; 66 (0)              ; 95 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                           ; dcfifo                                                                        ; work         ;
;                      |dcfifo_u4i1:auto_generated|                                                                                                               ; 66 (7)              ; 95 (31)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated                                                                                                                                                                                ; dcfifo_u4i1                                                                   ; work         ;
;                         |a_graycounter_pjc:wrptr_g1p|                                                                                                           ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                    ; a_graycounter_pjc                                                             ; work         ;
;                         |a_graycounter_t57:rdptr_g1p|                                                                                                           ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                    ; a_graycounter_t57                                                             ; work         ;
;                         |alt_synch_pipe_0ol:rs_dgwp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                     ; alt_synch_pipe_0ol                                                            ; work         ;
;                            |dffpipe_hd9:dffpipe12|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                               ; dffpipe_hd9                                                                   ; work         ;
;                         |alt_synch_pipe_1ol:ws_dgrp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                     ; alt_synch_pipe_1ol                                                            ; work         ;
;                            |dffpipe_id9:dffpipe17|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                               ; dffpipe_id9                                                                   ; work         ;
;                         |altsyncram_iv61:fifo_ram|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram                                                                                                                                                       ; altsyncram_iv61                                                               ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                             ; dffpipe_3dc                                                                   ; work         ;
;                         |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                  ; mux_j28                                                                       ; work         ;
;                         |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                  ; mux_j28                                                                       ; work         ;
;                         |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                 ; mux_j28                                                                       ; work         ;
;                         |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                 ; mux_j28                                                                       ; work         ;
;             |AUDIO_DAC:DAC_Instance|                                                                                                                            ; 168 (101)           ; 167 (72)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance                                                                                                                                                                                                                                                       ; AUDIO_DAC                                                                     ; work         ;
;                |audio_fifo:dac_fifo|                                                                                                                            ; 67 (0)              ; 95 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo                                                                                                                                                                                                                                   ; audio_fifo                                                                    ; work         ;
;                   |dcfifo:dcfifo_component|                                                                                                                     ; 67 (0)              ; 95 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                           ; dcfifo                                                                        ; work         ;
;                      |dcfifo_u4i1:auto_generated|                                                                                                               ; 67 (7)              ; 95 (31)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated                                                                                                                                                                                ; dcfifo_u4i1                                                                   ; work         ;
;                         |a_graycounter_pjc:wrptr_g1p|                                                                                                           ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                    ; a_graycounter_pjc                                                             ; work         ;
;                         |a_graycounter_t57:rdptr_g1p|                                                                                                           ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                    ; a_graycounter_t57                                                             ; work         ;
;                         |alt_synch_pipe_0ol:rs_dgwp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                     ; alt_synch_pipe_0ol                                                            ; work         ;
;                            |dffpipe_hd9:dffpipe12|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                               ; dffpipe_hd9                                                                   ; work         ;
;                         |alt_synch_pipe_1ol:ws_dgrp|                                                                                                            ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                     ; alt_synch_pipe_1ol                                                            ; work         ;
;                            |dffpipe_id9:dffpipe17|                                                                                                              ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                               ; dffpipe_id9                                                                   ; work         ;
;                         |altsyncram_iv61:fifo_ram|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram                                                                                                                                                       ; altsyncram_iv61                                                               ; work         ;
;                         |cmpr_a66:rdempty_eq_comp1_msb|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                                                                                                  ; cmpr_a66                                                                      ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                             ; dffpipe_3dc                                                                   ; work         ;
;                         |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                  ; mux_j28                                                                       ; work         ;
;                         |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                  ; mux_j28                                                                       ; work         ;
;                         |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                 ; mux_j28                                                                       ; work         ;
;                         |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                 ; mux_j28                                                                       ; work         ;
;       |clock_crossing_io:the_clock_crossing_io|                                                                                                                 ; 143 (6)             ; 187 (5)                   ; 9152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io                                                                                                                                                                                                                                                                     ; clock_crossing_io                                                             ; work         ;
;          |clock_crossing_io_downstream_fifo:the_downstream_fifo|                                                                                                ; 47 (0)              ; 64 (0)                    ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo                                                                                                                                                                                                               ; clock_crossing_io_downstream_fifo                                             ; work         ;
;             |dcfifo:downstream_fifo|                                                                                                                            ; 47 (0)              ; 64 (0)                    ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo                                                                                                                                                                                        ; dcfifo                                                                        ; work         ;
;                |dcfifo_mvf1:auto_generated|                                                                                                                     ; 47 (7)              ; 64 (22)                   ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated                                                                                                                                                             ; dcfifo_mvf1                                                                   ; work         ;
;                   |a_graycounter_mjc:wrptr_g1p|                                                                                                                 ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                 ; a_graycounter_mjc                                                             ; work         ;
;                   |a_graycounter_q57:rdptr_g1p|                                                                                                                 ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                                                                                 ; a_graycounter_q57                                                             ; work         ;
;                   |alt_synch_pipe_tnl:rs_dgwp|                                                                                                                  ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp                                                                                                                                  ; alt_synch_pipe_tnl                                                            ; work         ;
;                      |dffpipe_ed9:dffpipe12|                                                                                                                    ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12                                                                                                            ; dffpipe_ed9                                                                   ; work         ;
;                   |alt_synch_pipe_unl:ws_dgrp|                                                                                                                  ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp                                                                                                                                  ; alt_synch_pipe_unl                                                            ; work         ;
;                      |dffpipe_fd9:dffpipe15|                                                                                                                    ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15                                                                                                            ; dffpipe_fd9                                                                   ; work         ;
;                   |altsyncram_gv61:fifo_ram|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 960         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram                                                                                                                                    ; altsyncram_gv61                                                               ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                               ; mux_j28                                                                       ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                               ; mux_j28                                                                       ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                              ; mux_j28                                                                       ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                              ; mux_j28                                                                       ; work         ;
;          |clock_crossing_io_upstream_fifo:the_upstream_fifo|                                                                                                    ; 90 (0)              ; 118 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo                                                                                                                                                                                                                   ; clock_crossing_io_upstream_fifo                                               ; work         ;
;             |dcfifo:upstream_fifo|                                                                                                                              ; 90 (0)              ; 118 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo                                                                                                                                                                                              ; dcfifo                                                                        ; work         ;
;                |dcfifo_75g1:auto_generated|                                                                                                                     ; 90 (14)             ; 118 (40)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated                                                                                                                                                                   ; dcfifo_75g1                                                                   ; work         ;
;                   |a_gray2bin_ugb:wrptr_g_gray2bin|                                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                                                                                                                   ; a_gray2bin_ugb                                                                ; work         ;
;                   |a_gray2bin_ugb:ws_dgrp_gray2bin|                                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                                                                                                                   ; a_gray2bin_ugb                                                                ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                                                                                                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                       ; a_graycounter_pjc                                                             ; work         ;
;                   |a_graycounter_t57:rdptr_g1p|                                                                                                                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                       ; a_graycounter_t57                                                             ; work         ;
;                   |alt_synch_pipe_2ol:rs_dgwp|                                                                                                                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                        ; alt_synch_pipe_2ol                                                            ; work         ;
;                      |dffpipe_jd9:dffpipe6|                                                                                                                     ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6                                                                                                                   ; dffpipe_jd9                                                                   ; work         ;
;                   |alt_synch_pipe_3ol:ws_dgrp|                                                                                                                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                        ; alt_synch_pipe_3ol                                                            ; work         ;
;                      |dffpipe_kd9:dffpipe10|                                                                                                                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10                                                                                                                  ; dffpipe_kd9                                                                   ; work         ;
;                   |altsyncram_kv61:fifo_ram|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram                                                                                                                                          ; altsyncram_kv61                                                               ; work         ;
;                   |cmpr_a66:rdempty_eq_comp1_msb|                                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb                                                                                                                                     ; cmpr_a66                                                                      ; work         ;
;                   |cmpr_a66:wrfull_eq_comp1_msb|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb                                                                                                                                      ; cmpr_a66                                                                      ; work         ;
;                   |dffpipe_gd9:ws_brp|                                                                                                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                ; dffpipe_gd9                                                                   ; work         ;
;                   |dffpipe_gd9:ws_bwp|                                                                                                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                ; dffpipe_gd9                                                                   ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                     ; mux_j28                                                                       ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                     ; mux_j28                                                                       ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                    ; mux_j28                                                                       ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                                                                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                    ; mux_j28                                                                       ; work         ;
;       |clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1|                                                                                                ; 168 (168)           ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1                                                                                                                                                                                                                                                    ; clock_crossing_io_m1_arbitrator                                               ; work         ;
;       |clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|                                                                                                ; 354 (51)            ; 221 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1                                                                                                                                                                                                                                                    ; clock_crossing_io_s1_arbitrator                                               ; work         ;
;          |rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|                                     ; 217 (217)           ; 137 (137)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1                                                                                                                                   ; rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module                   ; work         ;
;          |rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|                       ; 86 (86)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1                                                                                                                     ; rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module            ; work         ;
;       |cpu:the_cpu|                                                                                                                                             ; 2143 (1898)         ; 1636 (1446)               ; 64064       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                 ; cpu                                                                           ; work         ;
;          |cpu_bht_module:cpu_bht|                                                                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                          ; cpu_bht_module                                                                ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ; altsyncram                                                                    ; work         ;
;                |altsyncram_bpf1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated                                                                                                                                                                                                                 ; altsyncram_bpf1                                                               ; work         ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                  ; cpu_dc_data_module                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                        ; altsyncram                                                                    ; work         ;
;                |altsyncram_kdf1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                         ; altsyncram_kdf1                                                               ; work         ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                    ; cpu_dc_tag_module                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                          ; altsyncram                                                                    ; work         ;
;                |altsyncram_7ef1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1088        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7ef1:auto_generated                                                                                                                                                                                                           ; altsyncram_7ef1                                                               ; work         ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                              ; cpu_dc_victim_module                                                          ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ; altsyncram                                                                    ; work         ;
;                |altsyncram_r3d1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                     ; altsyncram_r3d1                                                               ; work         ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                       ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                  ; cpu_ic_data_module                                                            ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                        ; altsyncram                                                                    ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                                                                 ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                         ; altsyncram_cjd1                                                               ; work         ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                    ; cpu_ic_tag_module                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                          ; altsyncram                                                                    ; work         ;
;                |altsyncram_i5g1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i5g1:auto_generated                                                                                                                                                                                                           ; altsyncram_i5g1                                                               ; work         ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                 ; cpu_mult_cell                                                                 ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                              ; altmult_add                                                                   ; work         ;
;                |mult_add_mgr2:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                                                                                                 ; mult_add_mgr2                                                                 ; work         ;
;                   |ded_mult_ks81:ded_mult1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                                         ; ded_mult_ks81                                                                 ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                              ; altmult_add                                                                   ; work         ;
;                |mult_add_ogr2:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                                                                                                 ; mult_add_ogr2                                                                 ; work         ;
;                   |ded_mult_ks81:ded_mult1|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                                                                                                         ; ded_mult_ks81                                                                 ; work         ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                      ; 233 (34)            ; 189 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                 ; cpu_nios2_oci                                                                 ; work         ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                   ; 90 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                 ; cpu_jtag_debug_module_wrapper                                                 ; work         ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                  ; 5 (5)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                   ; cpu_jtag_debug_module_sysclk                                                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                              ; altera_std_synchronizer                                                       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                              ; altera_std_synchronizer                                                       ; work         ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                        ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                         ; cpu_jtag_debug_module_tck                                                     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                    ; altera_std_synchronizer                                                       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                     ; altera_std_synchronizer                                                       ; work         ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                ; sld_virtual_jtag_basic                                                        ; work         ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                     ; 13 (13)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                   ; cpu_nios2_avalon_reg                                                          ; work         ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                       ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                     ; cpu_nios2_oci_break                                                           ; work         ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                       ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                     ; cpu_nios2_oci_debug                                                           ; work         ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                             ; 54 (54)             ; 44 (44)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                           ; cpu_nios2_ocimem                                                              ; work         ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                ; cpu_ociram_lpm_dram_bdp_component_module                                      ; work         ;
;                   |altsyncram:the_altsyncram|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                      ; altsyncram                                                                    ; work         ;
;                      |altsyncram_f572:auto_generated|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                                                                       ; altsyncram_f572                                                               ; work         ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                  ; cpu_register_bank_a_module                                                    ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                                                                    ; work         ;
;                |altsyncram_b7f1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                                                                                                         ; altsyncram_b7f1                                                               ; work         ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                  ; cpu_register_bank_b_module                                                    ; work         ;
;             |altsyncram:the_altsyncram|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                                                                    ; work         ;
;                |altsyncram_c7f1:auto_generated|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated                                                                                                                                                                                         ; altsyncram_c7f1                                                               ; work         ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                               ; cpu_test_bench                                                                ; work         ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                          ; 312 (312)           ; 33 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                              ; cpu_data_master_arbitrator                                                    ; work         ;
;          |Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master| ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master                                                                                                         ; Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module ; work         ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                            ; 123 (123)           ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                ; cpu_instruction_master_arbitrator                                             ; work         ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                              ; 54 (54)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                  ; cpu_jtag_debug_module_arbitrator                                              ; work         ;
;       |eep_i2c_scl:the_eep_i2c_scl|                                                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl:the_eep_i2c_scl                                                                                                                                                                                                                                                                                 ; eep_i2c_scl                                                                   ; work         ;
;       |eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1|                                                                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1                                                                                                                                                                                                                                                                ; eep_i2c_scl_s1_arbitrator                                                     ; work         ;
;       |eep_i2c_sda:the_eep_i2c_sda|                                                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda:the_eep_i2c_sda                                                                                                                                                                                                                                                                                 ; eep_i2c_sda                                                                   ; work         ;
;       |eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1|                                                                                                            ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1                                                                                                                                                                                                                                                                ; eep_i2c_sda_s1_arbitrator                                                     ; work         ;
;       |i2c_scl:the_i2c_scl|                                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl:the_i2c_scl                                                                                                                                                                                                                                                                                         ; i2c_scl                                                                       ; work         ;
;       |i2c_scl_s1_arbitrator:the_i2c_scl_s1|                                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl_s1_arbitrator:the_i2c_scl_s1                                                                                                                                                                                                                                                                        ; i2c_scl_s1_arbitrator                                                         ; work         ;
;       |i2c_sda:the_i2c_sda|                                                                                                                                     ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda:the_i2c_sda                                                                                                                                                                                                                                                                                         ; i2c_sda                                                                       ; work         ;
;       |i2c_sda_s1_arbitrator:the_i2c_sda_s1|                                                                                                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda_s1_arbitrator:the_i2c_sda_s1                                                                                                                                                                                                                                                                        ; i2c_sda_s1_arbitrator                                                         ; work         ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                 ; 146 (43)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                     ; jtag_uart                                                                     ; work         ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                        ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                                             ; work         ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                           ; jtag_uart_scfifo_r                                                            ; work         ;
;             |scfifo:rfifo|                                                                                                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                                                     ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                   ; scfifo_jr21                                                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                              ; a_dpfifo_l011                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                  ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                 ; cntr_do7                                                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                      ; altsyncram_nio1                                                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                        ; cntr_1ob                                                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                              ; cntr_1ob                                                                      ; work         ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                           ; jtag_uart_scfifo_w                                                            ; work         ;
;             |scfifo:wfifo|                                                                                                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                                                     ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                   ; scfifo_jr21                                                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                              ; a_dpfifo_l011                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                  ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                 ; cntr_do7                                                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                      ; altsyncram_nio1                                                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                        ; cntr_1ob                                                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                              ; cntr_1ob                                                                      ; work         ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                      ; jtag_uart_avalon_jtag_slave_arbitrator                                        ; work         ;
;       |key:the_key|                                                                                                                                             ; 14 (14)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|key:the_key                                                                                                                                                                                                                                                                                                 ; key                                                                           ; work         ;
;       |key_s1_arbitrator:the_key_s1|                                                                                                                            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|key_s1_arbitrator:the_key_s1                                                                                                                                                                                                                                                                                ; key_s1_arbitrator                                                             ; work         ;
;       |lcd:the_lcd|                                                                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|lcd:the_lcd                                                                                                                                                                                                                                                                                                 ; lcd                                                                           ; work         ;
;       |lcd_control_slave_arbitrator:the_lcd_control_slave|                                                                                                      ; 23 (23)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave                                                                                                                                                                                                                                                          ; lcd_control_slave_arbitrator                                                  ; work         ;
;       |ledg:the_ledg|                                                                                                                                           ; 1 (1)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|ledg:the_ledg                                                                                                                                                                                                                                                                                               ; ledg                                                                          ; work         ;
;       |ledg_s1_arbitrator:the_ledg_s1|                                                                                                                          ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|ledg_s1_arbitrator:the_ledg_s1                                                                                                                                                                                                                                                                              ; ledg_s1_arbitrator                                                            ; work         ;
;       |ledr:the_ledr|                                                                                                                                           ; 2 (2)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|ledr:the_ledr                                                                                                                                                                                                                                                                                               ; ledr                                                                          ; work         ;
;       |ledr_s1_arbitrator:the_ledr_s1|                                                                                                                          ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|ledr_s1_arbitrator:the_ledr_s1                                                                                                                                                                                                                                                                              ; ledr_s1_arbitrator                                                            ; work         ;
;       |onchip_memory2:the_onchip_memory2|                                                                                                                       ; 138 (0)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2                                                                                                                                                                                                                                                                           ; onchip_memory2                                                                ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                                            ; 138 (0)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                                                    ; work         ;
;             |altsyncram_s7c1:auto_generated|                                                                                                                    ; 138 (0)             ; 3 (3)                     ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated                                                                                                                                                                                                                  ; altsyncram_s7c1                                                               ; work         ;
;                |decode_rsa:decode3|                                                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|decode_rsa:decode3                                                                                                                                                                                               ; decode_rsa                                                                    ; work         ;
;                |mux_oob:mux2|                                                                                                                                   ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|mux_oob:mux2                                                                                                                                                                                                     ; mux_oob                                                                       ; work         ;
;       |onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|                                                                                                      ; 47 (47)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1                                                                                                                                                                                                                                                          ; onchip_memory2_s1_arbitrator                                                  ; work         ;
;       |rs232:the_rs232|                                                                                                                                         ; 123 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232                                                                                                                                                                                                                                                                                             ; rs232                                                                         ; work         ;
;          |rs232_regs:the_rs232_regs|                                                                                                                            ; 39 (39)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_regs:the_rs232_regs                                                                                                                                                                                                                                                                   ; rs232_regs                                                                    ; work         ;
;          |rs232_rx:the_rs232_rx|                                                                                                                                ; 46 (46)             ; 38 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx                                                                                                                                                                                                                                                                       ; rs232_rx                                                                      ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer                                                       ; work         ;
;          |rs232_tx:the_rs232_tx|                                                                                                                                ; 38 (38)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx                                                                                                                                                                                                                                                                       ; rs232_tx                                                                      ; work         ;
;       |rs232_s1_arbitrator:the_rs232_s1|                                                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1                                                                                                                                                                                                                                                                            ; rs232_s1_arbitrator                                                           ; work         ;
;       |sd_clk:the_sd_clk|                                                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk:the_sd_clk                                                                                                                                                                                                                                                                                           ; sd_clk                                                                        ; work         ;
;       |sd_clk_s1_arbitrator:the_sd_clk_s1|                                                                                                                      ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1                                                                                                                                                                                                                                                                          ; sd_clk_s1_arbitrator                                                          ; work         ;
;       |sd_cmd:the_sd_cmd|                                                                                                                                       ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd:the_sd_cmd                                                                                                                                                                                                                                                                                           ; sd_cmd                                                                        ; work         ;
;       |sd_cmd_s1_arbitrator:the_sd_cmd_s1|                                                                                                                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1                                                                                                                                                                                                                                                                          ; sd_cmd_s1_arbitrator                                                          ; work         ;
;       |sd_dat:the_sd_dat|                                                                                                                                       ; 6 (6)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat:the_sd_dat                                                                                                                                                                                                                                                                                           ; sd_dat                                                                        ; work         ;
;       |sd_dat_s1_arbitrator:the_sd_dat_s1|                                                                                                                      ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1                                                                                                                                                                                                                                                                          ; sd_dat_s1_arbitrator                                                          ; work         ;
;       |sd_wp_n:the_sd_wp_n|                                                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n:the_sd_wp_n                                                                                                                                                                                                                                                                                         ; sd_wp_n                                                                       ; work         ;
;       |sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|                                                                                                                    ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1                                                                                                                                                                                                                                                                        ; sd_wp_n_s1_arbitrator                                                         ; work         ;
;       |seg7:the_seg7|                                                                                                                                           ; 64 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7                                                                                                                                                                                                                                                                                               ; seg7                                                                          ; work         ;
;          |SEG7_IF:seg7_inst|                                                                                                                                    ; 64 (64)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst                                                                                                                                                                                                                                                                             ; SEG7_IF                                                                       ; work         ;
;       |seg7_avalon_slave_arbitrator:the_seg7_avalon_slave|                                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave                                                                                                                                                                                                                                                          ; seg7_avalon_slave_arbitrator                                                  ; work         ;
;       |sma_in:the_sma_in|                                                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sma_in:the_sma_in                                                                                                                                                                                                                                                                                           ; sma_in                                                                        ; work         ;
;       |sma_in_s1_arbitrator:the_sma_in_s1|                                                                                                                      ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sma_in_s1_arbitrator:the_sma_in_s1                                                                                                                                                                                                                                                                          ; sma_in_s1_arbitrator                                                          ; work         ;
;       |sma_out:the_sma_out|                                                                                                                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sma_out:the_sma_out                                                                                                                                                                                                                                                                                         ; sma_out                                                                       ; work         ;
;       |sma_out_s1_arbitrator:the_sma_out_s1|                                                                                                                    ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sma_out_s1_arbitrator:the_sma_out_s1                                                                                                                                                                                                                                                                        ; sma_out_s1_arbitrator                                                         ; work         ;
;       |sw:the_sw|                                                                                                                                               ; 67 (67)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sw:the_sw                                                                                                                                                                                                                                                                                                   ; sw                                                                            ; work         ;
;       |sw_s1_arbitrator:the_sw_s1|                                                                                                                              ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sw_s1_arbitrator:the_sw_s1                                                                                                                                                                                                                                                                                  ; sw_s1_arbitrator                                                              ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                      ; sysid_control_slave_arbitrator                                                ; work         ;
;       |timer:the_timer|                                                                                                                                         ; 133 (133)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer                                                                                                                                                                                                                                                                                             ; timer                                                                         ; work         ;
;       |timer_s1_arbitrator:the_timer_s1|                                                                                                                        ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1                                                                                                                                                                                                                                                                            ; timer_s1_arbitrator                                                           ; work         ;
;       |tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|                                                                  ; 85 (85)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave                                                                                                                                                                                                                      ; tri_state_bridge_flash_avalon_slave_arbitrator                                ; work         ;
;       |usb:the_usb|                                                                                                                                             ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb                                                                                                                                                                                                                                                                                                 ; usb                                                                           ; work         ;
;          |ISP1362_IF:usb|                                                                                                                                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb                                                                                                                                                                                                                                                                                  ; ISP1362_IF                                                                    ; work         ;
;       |usb_dc_arbitrator:the_usb_dc|                                                                                                                            ; 19 (19)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|usb_dc_arbitrator:the_usb_dc                                                                                                                                                                                                                                                                                ; usb_dc_arbitrator                                                             ; work         ;
;       |usb_hc_arbitrator:the_usb_hc|                                                                                                                            ; 25 (25)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|usb_hc_arbitrator:the_usb_hc                                                                                                                                                                                                                                                                                ; usb_hc_arbitrator                                                             ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                              ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                                                        ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                            ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                                                   ; work         ;
;          |FLAU0828:TXTL3573|                                                                                                                                    ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                               ; FLAU0828                                                                      ; work         ;
;          |YMSB9588:MMMV8756|                                                                                                                                    ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                               ; YMSB9588                                                                      ; work         ;
;          |YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|                                                                                        ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1                                                                                                                                                                                                                                   ; YPHP7743                                                                      ; work         ;
;             |ZNZS8187:LSFF6823|                                                                                                                                 ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                 ; ZNZS8187                                                                      ; work         ;
;          |ZNZS8187:WGSH7730|                                                                                                                                    ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                               ; ZNZS8187                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                           ; 170 (1)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                         ; 169 (0)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                   ; 169 (0)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                               ; 169 (1)             ; 89 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                    ; 168 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                ; 168 (124)           ; 82 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                  ; 26 (26)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 52           ; 32           ; 52           ; 1664    ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 256          ; 33           ; 256          ; 33           ; 8448    ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; cpu_bht_ram.mif                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7ef1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 17           ; 64           ; 17           ; 1088    ; cpu_dc_tag_ram.mif              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i5g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816    ; cpu_ic_tag_ram.mif              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; cpu_ociram_default_contents.mif ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_a.mif                ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; cpu_rf_ram_b.mif                ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; onchip_memory2.hex              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+-------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu                                                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib                                                                                                                                                  ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                    ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                         ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed      ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed      ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed      ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed      ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                    ; N/A     ; N/A          ; Licensed      ; |DE2_115_SD_Card_Audio_Player|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+-------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state ;
+----------------+------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE                                                                                                                                  ;
+----------------+------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE     ; 0          ; 0              ; 0                                                                                                                                               ;
; state.GUIDANCE ; 1          ; 0              ; 1                                                                                                                                               ;
; state.DATAREAD ; 1          ; 1              ; 0                                                                                                                                               ;
+----------------+------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                          ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                         ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                         ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                         ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                           ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                         ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                         ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                         ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                          ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                         ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                         ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                         ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                           ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                         ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                         ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                         ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                          ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                         ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                         ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                         ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                           ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                         ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                         ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                         ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                          ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                         ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                         ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                         ;
+------------------+------------------+------------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                           ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                         ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                         ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                         ;
+-----------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|data_out                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch|data_out                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch|data_in_d1                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[2]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[0]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[1]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[5]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[3]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe14a[4]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[0]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[1]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[2]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[3]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[4]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[5]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[6]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[8]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|ws_dgrp_reg[7]                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[2]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[0]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[1]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[5]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[3]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe17a[4]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch|data_in_d1                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_nativeaddress[2]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_nativeaddress[1]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_nativeaddress[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|master_writedata[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|master_address[3]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|master_address[2]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|data_out                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|master_writedata[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|master_address[3]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|master_address[2]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_msb_aeb                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[2]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[0]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[1]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[5]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[3]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12|dffe13a[4]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[0]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[1]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[2]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[3]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[4]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[5]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[6]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[8]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe12a[7]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[2]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[0]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[1]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[5]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[3]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15|dffe16a[4]                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_nativeaddress_d1[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_nativeaddress_d1[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_nativeaddress_d1[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_writedata_d1[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_address_d1[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_address_d1[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch|data_in_d1                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_writedata_d1[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_address_d1[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_address_d1[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[4]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[2]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[3]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[0]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[1]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[7]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[8]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[5]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe8a[6]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[0]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[1]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[2]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[3]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[4]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[5]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[6]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[8]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10|dffe11a[7]                                  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[9]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[8]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[7]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[10]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[4]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[5]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[6]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[15]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[12]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[13]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[11]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|master_writedata[14]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[4]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[2]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[3]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[0]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[1]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[7]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[8]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[5]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6|dffe7a[6]                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master|data_out                           ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[9]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[8]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[7]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[10]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[4]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[5]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[3]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[6]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[15]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[2]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[12]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[13]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[11]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|slave_writedata_d1[14]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master|data_in_d1                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                     ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|master_writedata[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|master_writedata[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_writedata_d1[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_writedata_d1[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                               ; yes                                                              ; yes                                        ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 286                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_regs:the_rs232_regs|readdata[13..15]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_regs:the_rs232_regs|cts_status_bit                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|d1_reasons_to_wait                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[2..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[2..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[2..31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[2..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[8..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[8..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                                            ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp|dffe9a[8]                          ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp|dffe9a[8]                          ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1|clock_crossing_io_m1_latency_counter                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                          ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|usb_hc_arbitrator:the_usb_hc|d1_usb_hc_end_xfer                                                                                                                                                 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|usb_hc_arbitrator:the_usb_hc|d1_reasons_to_wait                                                                                                                                   ;
; DE2_115_SOPC:DE2_115_SOPC_inst|usb_dc_arbitrator:the_usb_dc|d1_usb_dc_end_xfer                                                                                                                                                 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|usb_dc_arbitrator:the_usb_dc|d1_reasons_to_wait                                                                                                                                   ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|d1_tri_state_bridge_flash_avalon_slave_end_xfer                                                          ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|d1_reasons_to_wait                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_timer_s1_end_xfer                                                                                                                                           ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1|d1_reasons_to_wait                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                                                                          ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sw_s1_arbitrator:the_sw_s1|d1_sw_s1_end_xfer                                                                                                                                                    ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sw_s1_arbitrator:the_sw_s1|d1_reasons_to_wait                                                                                                                                     ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sma_out_s1_arbitrator:the_sma_out_s1|d1_sma_out_s1_end_xfer                                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sma_out_s1_arbitrator:the_sma_out_s1|d1_reasons_to_wait                                                                                                                           ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sma_in_s1_arbitrator:the_sma_in_s1|d1_sma_in_s1_end_xfer                                                                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sma_in_s1_arbitrator:the_sma_in_s1|d1_reasons_to_wait                                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|d1_sd_wp_n_s1_end_xfer                                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1|d1_reasons_to_wait                                                                                                                           ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_sd_dat_s1_end_xfer                                                                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1|d1_reasons_to_wait                                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_sd_cmd_s1_end_xfer                                                                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1|d1_reasons_to_wait                                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_sd_clk_s1_end_xfer                                                                                                                                        ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1|d1_reasons_to_wait                                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|delayed_unxsync_rxdxx2                                                                                                                                    ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|delayed_unxsync_rxdxx1                                                                                                                      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1|d1_rs232_s1_end_xfer                                                                                                                                           ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1|d1_reasons_to_wait                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_addend[0]                                                                                                              ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_addend[1]                                                                                                ;
; DE2_115_SOPC:DE2_115_SOPC_inst|ledr_s1_arbitrator:the_ledr_s1|d1_ledr_s1_end_xfer                                                                                                                                              ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|ledr_s1_arbitrator:the_ledr_s1|d1_reasons_to_wait                                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|ledg_s1_arbitrator:the_ledg_s1|d1_ledg_s1_end_xfer                                                                                                                                              ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|ledg_s1_arbitrator:the_ledg_s1|d1_reasons_to_wait                                                                                                                                 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_lcd_control_slave_end_xfer                                                                                                                ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|key_s1_arbitrator:the_key_s1|d1_key_s1_end_xfer                                                                                                                                                 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|key_s1_arbitrator:the_key_s1|d1_reasons_to_wait                                                                                                                                   ;
; DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda_s1_arbitrator:the_i2c_sda_s1|d1_i2c_sda_s1_end_xfer                                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda_s1_arbitrator:the_i2c_sda_s1|d1_reasons_to_wait                                                                                                                           ;
; DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl_s1_arbitrator:the_i2c_scl_s1|d1_i2c_scl_s1_end_xfer                                                                                                                                     ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl_s1_arbitrator:the_i2c_scl_s1|d1_reasons_to_wait                                                                                                                           ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1|d1_eep_i2c_sda_s1_end_xfer                                                                                                                         ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1|d1_reasons_to_wait                                                                                                                   ;
; DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1|d1_eep_i2c_scl_s1_end_xfer                                                                                                                         ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1|d1_reasons_to_wait                                                                                                                   ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                                    ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                     ;
; DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave|d1_Terasic_IrDA_0_avalon_slave_end_xfer                                                                                  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave|d1_reasons_to_wait                                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_1  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_1  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_0  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_0  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                                   ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                                    ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_2  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_2  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_3  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_3  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_4  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_4  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_5  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_5  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_6  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_6  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_7  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_7  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_8  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_8  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_9  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_9  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_55 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_55 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_56 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_56 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_57 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_57 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_58 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_58 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_59 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_59 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_60 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_60 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_61 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_61 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_62 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_62 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_63 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_63 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_10 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_10 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_54 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_54 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_11 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_11 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_53 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_53 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_12 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_12 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_52 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_52 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_13 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_13 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_51 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_51 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_14 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_14 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_50 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_50 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_15 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_15 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_49 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_49 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_16 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_16 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_48 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_48 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_17 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_17 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_47 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_47 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_18 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_18 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_46 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_46 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_19 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_19 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_45 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_45 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_20 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_20 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_44 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_44 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_21 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_21 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_43 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_43 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_22 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_22 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_42 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_42 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_23 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_23 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_41 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_41 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_24 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_24 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_40 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_40 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_25 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_25 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_39 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_39 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_26 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_26 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_38 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_38 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_27 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_27 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_37 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_37 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_28 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_28 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_36 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_36 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_29 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_29 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_35 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_35 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_30 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_30 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_34 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_34 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_31 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_31 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_33 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_33 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|full_32 ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|full_32 ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_arb_share_counter[2]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[2]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_share_counter[2]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3                    ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4                    ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5                    ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101                  ; Lost fanout                                                                                                                                                                                                                  ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_write                                                                                           ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state.100                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM|master_write                                                                                           ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM|master_state.100                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM|master_write                                                                                           ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM|master_state.100                                                                         ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_state.010                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM|master_read                                                                              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM|master_state.010                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM|master_read                                                                              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM|master_state.010                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM|master_read                                                                              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011                  ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001    ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM|master_state.010                                                                                       ; Merged with DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM|master_read                                                                              ;
; Total Number of Removed Registers = 383                                                                                                                                                                                        ;                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[6]                                                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0],                                                                              ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[1],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[2],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[3],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[4],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[5],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[6],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[7],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[8],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[9],                                                                              ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[10],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[11],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[12],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[13],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[14],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[15],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[16],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[17],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[18],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[19],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[20],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[21],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[22],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[23],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[24],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[25],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[26],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[27],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[28],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[29],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[30],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[31],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[32],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[33],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[34],                                                                             ;
;                                                                                                                                                                                                             ;                           ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[35]                                                                              ;
; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                  ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3|dffe5a[0],                                                                   ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                    ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break,                                                                              ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                            ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0,                                                                            ;
;                                                                                                                                                                                                             ; due to stuck port data_in ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[29]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[29]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[28]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[28]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[27]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[27]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[26]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[26]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[25]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[25]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[24]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[24]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[23]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[23]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[22]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[22]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[21]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[21]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[20]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[20]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[19]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[19]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[18]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[18]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[17]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[17]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[16]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[16]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[15]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[15]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[14]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[14]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[13]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[13]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[12]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[12]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[11]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[11]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[10]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[10]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[9]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[9]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[8]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[8]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[7]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[7]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[6]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[6]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[5]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[5]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[4]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[4]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[3]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[3]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[2]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[2]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[31]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[31]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[30]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[30]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[29]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[29]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[28]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[28]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[27]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[27]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[26]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[26]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[25]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[25]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[24]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[24]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[23]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[23]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[22]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[22]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[21]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[21]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[20]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[20]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[19]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[19]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[18]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[18]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[17]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[17]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[16]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[16]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[15]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[15]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[14]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[14]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[13]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[13]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[12]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[12]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[11]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[11]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[10]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[10]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[9]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[9]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[8]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[8]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[7]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[7]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[6]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[6]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[5]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[5]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[4]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[4]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[3]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[3]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata_p1[2]                                                                                                           ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|slave_readdata[2]                                                                                                                ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[31]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[31]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[30]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[30]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[29]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[29]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[28]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[28]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[27]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[27]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[26]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[26]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[25]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[25]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[24]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[24]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[23]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[23]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[22]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[22]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[21]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[21]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[20]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[20]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[19]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[19]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[18]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[18]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[17]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[17]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[16]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[16]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[15]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[15]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[14]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[14]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[13]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[13]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[12]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[12]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[11]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[11]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[10]                                                                                                                                         ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[10]                                                                                                                                           ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[9]                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[9]                                                                                                                                            ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[8]                                                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_control_reg_rddata[8]                                                                                                                                            ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                      ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                        ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|d1_reasons_to_wait                                                                                                        ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_share_counter[2]                                                                                      ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                          ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[31]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[31]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata_p1[30]                                                                                                          ; Stuck at GND              ; DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|slave_readdata[30]                                                                                                               ;
;                                                                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                                                               ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3844  ;
; Number of registers using Synchronous Clear  ; 179   ;
; Number of registers using Synchronous Load   ; 294   ;
; Number of registers using Asynchronous Clear ; 3186  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2322  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[0]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[1]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[2]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[3]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[4]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[7]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[9]                                                                                                                                                                                                                                                              ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[10]                                                                                                                                                                                                                                                             ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[15]                                                                                                                                                                                                                                                             ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|internal_counter[16]                                                                                                                                                                                                                                                             ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx|txd                                                                                                                                                                                                                                                        ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|select_n_to_the_cfi_flash                                                                                                                                                                                 ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|read_n_to_the_cfi_flash                                                                                                                                                                                   ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|write_n_to_the_cfi_flash                                                                                                                                                                                  ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|fifo_contains_ones_n                                                                                                   ; 32      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_arb_addend[0]                                                                                                                                                                                                      ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                            ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                            ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                                                                                                           ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx|pre_txd                                                                                                                                                                                                                                                    ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|fifo_contains_ones_n                                                                                     ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_arb_addend[0]                                                                                                                                                         ; 6       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                   ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                                                                                                                           ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_reg_firsttransfer                                                                                                                                                                                                  ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                         ; 52      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                                                                                                           ; 7       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                                                                                              ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                               ; 36      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                               ; 36      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_reg_firsttransfer                                                                                                                                                     ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                   ; 11      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                               ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_reg_firsttransfer                                                                                                                                                                                                           ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                                                                                       ; 40      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                  ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                  ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                                                                                              ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                 ; 7       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                              ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                                                                                                                                                    ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                 ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                                                                                                                                               ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                                    ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx|tx_ready                                                                                                                                                                                                                                                   ; 6       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                              ; 7       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                 ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                       ; 3       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                  ; 66      ;
; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                    ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                                                                       ; 5       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                                                 ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                       ; 1       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx|tx_shift_empty                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[1]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[2]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[3]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[4]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[7]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[9]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[10]                                                                                                                                                                                                                                                            ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_l_register[15]                                                                                                                                                                                                                                                            ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer|period_h_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|pfdena_reg                                                                                                                                                                                                                                                                     ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|pfdena_reg                                                                                                                                                                                                                                                         ; 2       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                               ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                               ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                                                                                                              ; 8       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                                                                                                                 ; 4       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                                                                                                              ; 7       ;
; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 85                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[2]                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[15]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[21]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[31]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[38]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[47]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[54]                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|reg_file[56]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_latency_counter[1]                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter[1]                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index[3]                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|bitcount[2]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_byteenable[3]~reg0                                                                                                                                                                          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_address_tag_field[11]                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_slow_inst_result[5]                                                                                                                                                                         ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_iw[9]                                                                                                                                                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_inst_result[13]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_inst_result[5]                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx7_out[6]                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo[23]                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|data32_from_adcfifo_2[3]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index[1]                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_src2[12]                                                                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst|read_data[1]                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[27]~reg0                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|ic_tag_wraddress[5]                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx6_out[2]                                                                                                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[20]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[31]                                                                                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_control_reg_rddata[6]                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_src2[16]                                                                                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|reg_readdata[8]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|reg_readdata[0]                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave|lcd_control_slave_wait_counter[3]                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|cfi_flash_s1_wait_counter[3]                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|usb_dc_arbitrator:the_usb_dc|usb_dc_wait_counter[0]                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|usb_hc_arbitrator:the_usb_hc|usb_hc_wait_counter[0]                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[4]                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33]                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[6]                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21]                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_address_offset_field[1]                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_src1[22]                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[9]                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_mem_byte_en[2]                                                                                                                                                                              ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|F_pc[20]                                                                                                                                                                                      ;
; 6:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[1]                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|d1_outgoing_tri_state_bridge_flash_data[5]                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|d_writedata[6]~reg0                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|M_pipe_flush_waddr[22]                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1|updated_one_count               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|clock_crossing_io_s1_arb_share_counter_next_value[0]                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_arb_share_counter_next_value[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1|updated_one_count ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_logic_result[1]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[2]                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1|onchip_memory2_s1_arb_share_counter_next_value[0]                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|F_iw[2]                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_rd_port_addr[3]                                                                                                                                                                       ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_wr_port_data[28]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave|tri_state_bridge_flash_avalon_slave_arb_share_set_values[0]                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_alu_result[28]                                                                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|E_alu_result[22]                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_dst_regnum[1]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|dc_data_wr_port_byte_en[3]                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[5]                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[3]                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM|Selector0                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM|Selector0                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM|Selector3                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM|Selector0                                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|D_src2_reg[0]                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_data_unfiltered[11]                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_data_unfiltered[24]                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst|state                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|A_wr_data_unfiltered[6]                                                                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE2_115_SD_Card_Audio_Player|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll ;
+----------------+-------+------+-----------------------------------------+
; Assignment     ; Value ; From ; To                                      ;
+----------------+-------+------+-----------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                              ;
+----------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio ;
+----------------+-------+------+-----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                  ;
+----------------+-------+------+-----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                          ;
+----------------+-------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                         ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                 ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                                                ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                         ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                                                      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                 ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                 ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                                                ;
+---------------------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                        ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                            ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                         ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                                                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                    ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                    ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                                                                   ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                      ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                   ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                                                                   ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                              ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                              ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                                                                             ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232 ;
+-----------------------------+-------+------+--------------------------+
; Assignment                  ; Value ; From ; To                       ;
+-----------------------------+-------+------+--------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                        ;
+-----------------------------+-------+------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                              ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[22]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[7]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[6]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[5]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[4]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[3]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[2]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[1]                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[0]                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash~reg0                                                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[7]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[6]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[5]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[4]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[3]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[2]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[1]~reg0                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_flash_data[0]~reg0                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[7]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[6]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[5]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[4]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[3]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[2]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[1]                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_flash_data[0]                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_cfi_flash~reg0                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash~reg0                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[22]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[21]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[20]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[19]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[18]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[17]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[16]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[15]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[14]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[13]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[12]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[11]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[10]~reg0                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[9]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[8]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[7]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[6]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[5]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[4]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[3]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[2]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[1]~reg0                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; address_to_the_cfi_flash[0]~reg0                                                                ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst ;
+-------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                       ;
+-------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE              ; 00     ; Unsigned Binary                                                                                                                                            ;
; GUIDANCE          ; 01     ; Unsigned Binary                                                                                                                                            ;
; DATAREAD          ; 10     ; Unsigned Binary                                                                                                                                            ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                                                                                                                                             ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                                                                                                                                             ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                                                                                                                                             ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                                                                                                                                             ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                                                                                                                                             ;
+-------------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                                                       ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                              ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                       ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                              ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_u4i1  ; Untyped                                                                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                 ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                       ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                                                                       ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                       ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                              ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                              ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                       ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                              ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_u4i1  ; Untyped                                                                                                                              ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                          ;
; LPM_WIDTH               ; 52           ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                          ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_mvf1  ; Untyped                                                                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                              ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                    ;
; LPM_WIDTH               ; 33           ; Signed Integer                                                                                                                                    ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                                                    ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                           ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                           ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                           ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                           ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                    ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                           ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                           ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                           ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER          ; dcfifo_75g1  ; Untyped                                                                                                                                           ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                              ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                           ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; onchip_memory2.hex   ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 65536                ; Signed Integer                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s7c1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; SEG7_NUM       ; 8     ; Signed Integer                                                                     ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                     ;
; DEFAULT_ACTIVE ; 1     ; Signed Integer                                                                     ;
; LOW_ACTIVE     ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                   ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component                    ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                          ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component                    ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                          ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                          ;
;     -- LPM_WIDTH           ; 52                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo       ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                          ;
;     -- LPM_WIDTH           ; 33                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                             ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
; Entity Instance            ; DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                            ;
+----------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                          ;
; Entity Instance                           ; DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                         ;
;     -- NUMWORDS_A                         ; 65536                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                                    ;
+-------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1"                                              ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; rs232_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rs232_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                           ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io" ;
+--------------------+-------+----------+------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                    ;
+--------------------+-------+----------+------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                               ;
+--------------------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1"                                ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_crossing_io_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                               ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at GND                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1"                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3"                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE2_115_SOPC_clock_3_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2"                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE2_115_SOPC_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1"                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE2_115_SOPC_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0" ;
+--------------------+-------+----------+------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                          ;
+--------------------+-------+----------+------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                     ;
+--------------------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; DE2_115_SOPC_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_115_SOPC:DE2_115_SOPC_inst"                                                                                                                                         ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n                         ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; altpll_25                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; altpll_io                       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; altpll_sys                      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rts_n_from_the_rs232            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[63]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[55]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[47]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[39]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[31]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[23]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[15]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SEG7_from_the_seg7[7]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; altpll_audio                    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; locked_from_the_altpll          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phasedone_from_the_altpll       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; locked_from_the_altpll_audio    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phasedone_from_the_altpll_audio ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; USB_ADDR_from_the_usb           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; USB_CS_N_from_the_usb           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; USB_DATA_to_and_from_the_usb    ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; USB_INT0_to_the_usb             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; USB_INT1_to_the_usb             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; USB_RD_N_from_the_usb           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; USB_RST_N_from_the_usb          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; USB_WR_N_from_the_usb           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 321                         ;
; cycloneiii_ff         ; 3683                        ;
;     CLR               ; 1170                        ;
;     CLR SCLR          ; 91                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 97                          ;
;     ENA               ; 442                         ;
;     ENA CLR           ; 1585                        ;
;     ENA CLR SCLR      ; 36                          ;
;     ENA CLR SLD       ; 152                         ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 5                           ;
;     plain             ; 62                          ;
; cycloneiii_io_obuf    ; 74                          ;
; cycloneiii_lcell_comb ; 5018                        ;
;     arith             ; 320                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 135                         ;
;     normal            ; 4698                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 140                         ;
;         2 data inputs ; 348                         ;
;         3 data inputs ; 1413                        ;
;         4 data inputs ; 2793                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 631                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.81                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Jun 26 23:49:06 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v
    Info (12023): Found entity 1: TERASIC_IRM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file usb.v
    Info (12023): Found entity 1: usb File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/usb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/seg7.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file terasic_irda_0.v
    Info (12023): Found entity 1: Terasic_IrDA_0 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v
    Info (12023): Found entity 1: IRDA_RECEIVE_Terasic File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v Line: 46
Warning (12090): Entity "altpll" obtained from "altpll.v" instead of from Quartus Prime megafunction library File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file altpll.v
    Info (12023): Found entity 1: altpll_dffpipe_l2c File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 37
    Info (12023): Found entity 2: altpll_stdsync_sv6 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 98
    Info (12023): Found entity 3: altpll_altpll_ktn2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 130
    Info (12023): Found entity 4: altpll File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v
    Info (12023): Found entity 1: AUDIO_ADC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v Line: 1
    Info (12023): Found entity 2: AUDIO_DAC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v Line: 1
    Info (12023): Found entity 3: audio_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v Line: 39
    Info (12023): Found entity 4: AUDIO_IF File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v Line: 58
Info (12021): Found 4 design units, including 4 entities, in source file altpll_audio.v
    Info (12023): Found entity 1: altpll_audio_dffpipe_l2c File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 37
    Info (12023): Found entity 2: altpll_audio_stdsync_sv6 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 98
    Info (12023): Found entity 3: altpll_audio_altpll_lo32 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 129
    Info (12023): Found entity 4: altpll_audio File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file audio.v
    Info (12023): Found entity 1: audio File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/audio.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v
    Info (12023): Found entity 1: SEG7_IF File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v
    Info (12023): Found entity 1: ISP1362_IF File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 1
Warning (10238): Verilog Module Declaration warning at de2_115_sd_card_audio_player.v(149): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE2_115_SD_Card_Audio_Player" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 149
Warning (12125): Using design file de2_115_sd_card_audio_player.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115_SD_Card_Audio_Player File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at de2_115_sd_card_audio_player.v(280): created implicit net for "VGA_CLK" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 280
Info (12127): Elaborating entity "DE2_115_SD_Card_Audio_Player" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de2_115_sd_card_audio_player.v(369): object "io_dir" assigned a value but never read File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 369
Warning (10858): Verilog HDL warning at de2_115_sd_card_audio_player.v(370): object action used but never assigned File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 370
Warning (10034): Output port "DRAM_ADDR" at de2_115_sd_card_audio_player.v(225) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
Warning (10034): Output port "DRAM_BA" at de2_115_sd_card_audio_player.v(226) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 226
Warning (10034): Output port "DRAM_DQM" at de2_115_sd_card_audio_player.v(232) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 232
Warning (10034): Output port "SRAM_ADDR" at de2_115_sd_card_audio_player.v(237) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
Warning (10034): Output port "DRAM_CAS_N" at de2_115_sd_card_audio_player.v(227) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 227
Warning (10034): Output port "DRAM_CKE" at de2_115_sd_card_audio_player.v(228) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 228
Warning (10034): Output port "DRAM_CS_N" at de2_115_sd_card_audio_player.v(230) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 230
Warning (10034): Output port "DRAM_RAS_N" at de2_115_sd_card_audio_player.v(233) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 233
Warning (10034): Output port "DRAM_WE_N" at de2_115_sd_card_audio_player.v(234) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 234
Warning (10034): Output port "SRAM_CE_N" at de2_115_sd_card_audio_player.v(238) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 238
Warning (10034): Output port "SRAM_LB_N" at de2_115_sd_card_audio_player.v(240) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 240
Warning (10034): Output port "SRAM_OE_N" at de2_115_sd_card_audio_player.v(241) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 241
Warning (10034): Output port "SRAM_UB_N" at de2_115_sd_card_audio_player.v(242) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 242
Warning (10034): Output port "SRAM_WE_N" at de2_115_sd_card_audio_player.v(243) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 243
Warning (12125): Using design file de2_115_sopc.v, which is not specified as a design file for the current project, but contains definitions for 52 design units and 52 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_0_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 26
    Info (12023): Found entity 2: DE2_115_SOPC_clock_0_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 332
    Info (12023): Found entity 3: DE2_115_SOPC_clock_1_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 535
    Info (12023): Found entity 4: DE2_115_SOPC_clock_1_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 839
    Info (12023): Found entity 5: DE2_115_SOPC_clock_2_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 1042
    Info (12023): Found entity 6: DE2_115_SOPC_clock_2_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 1346
    Info (12023): Found entity 7: DE2_115_SOPC_clock_3_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 1549
    Info (12023): Found entity 8: DE2_115_SOPC_clock_3_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 1855
    Info (12023): Found entity 9: Terasic_IrDA_0_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 2060
    Info (12023): Found entity 10: altpll_pll_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 2351
    Info (12023): Found entity 11: altpll_audio_pll_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 2619
    Info (12023): Found entity 12: audio_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 2887
    Info (12023): Found entity 13: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 3155
    Info (12023): Found entity 14: rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 5669
    Info (12023): Found entity 15: clock_crossing_io_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 8183
    Info (12023): Found entity 16: clock_crossing_io_m1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 8680
    Info (12023): Found entity 17: clock_crossing_io_bridge_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 9219
    Info (12023): Found entity 18: cpu_jtag_debug_module_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 9232
    Info (12023): Found entity 19: Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 9675
    Info (12023): Found entity 20: cpu_data_master_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 9720
    Info (12023): Found entity 21: cpu_instruction_master_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 10396
    Info (12023): Found entity 22: eep_i2c_scl_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 10749
    Info (12023): Found entity 23: eep_i2c_sda_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 11020
    Info (12023): Found entity 24: i2c_scl_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 11291
    Info (12023): Found entity 25: i2c_sda_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 11562
    Info (12023): Found entity 26: jtag_uart_avalon_jtag_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 11833
    Info (12023): Found entity 27: key_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 12144
    Info (12023): Found entity 28: lcd_control_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 12423
    Info (12023): Found entity 29: ledg_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 12721
    Info (12023): Found entity 30: ledr_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 12992
    Info (12023): Found entity 31: onchip_memory2_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 13263
    Info (12023): Found entity 32: rs232_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 13723
    Info (12023): Found entity 33: sd_clk_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 14028
    Info (12023): Found entity 34: sd_cmd_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 14299
    Info (12023): Found entity 35: sd_dat_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 14570
    Info (12023): Found entity 36: sd_wp_n_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 14841
    Info (12023): Found entity 37: seg7_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 15094
    Info (12023): Found entity 38: sma_in_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 15374
    Info (12023): Found entity 39: sma_out_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 15629
    Info (12023): Found entity 40: sw_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 15902
    Info (12023): Found entity 41: sysid_control_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 16181
    Info (12023): Found entity 42: timer_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 16434
    Info (12023): Found entity 43: tri_state_bridge_flash_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 16713
    Info (12023): Found entity 44: tri_state_bridge_flash_bridge_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 17367
    Info (12023): Found entity 45: usb_dc_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 17380
    Info (12023): Found entity 46: usb_hc_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 17687
    Info (12023): Found entity 47: DE2_115_SOPC_reset_altpll_sys_domain_synch_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 17994
    Info (12023): Found entity 48: DE2_115_SOPC_reset_clk_50_domain_synch_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 18039
    Info (12023): Found entity 49: DE2_115_SOPC_reset_altpll_audio_domain_synch_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 18084
    Info (12023): Found entity 50: DE2_115_SOPC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 18129
    Info (12023): Found entity 51: cfi_flash_lane0_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20771
    Info (12023): Found entity 52: cfi_flash File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20860
Info (12128): Elaborating entity "DE2_115_SOPC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 358
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 18932
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 18953
Warning (12125): Using design file de2_115_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_0_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_0_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_0_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_0_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_0 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 18979
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 503
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 503
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 503
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_0.v Line: 610
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19010
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19031
Warning (12125): Using design file de2_115_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_1_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_1_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_1_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_1_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19057
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_1.v Line: 610
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19088
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19109
Warning (12125): Using design file de2_115_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_2_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_2_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_2_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_2_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19135
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_2.v Line: 610
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19166
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19188
Warning (12125): Using design file de2_115_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_3_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_3_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_3_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_3_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_3 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19214
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc_clock_3.v Line: 610
Info (12128): Elaborating entity "Terasic_IrDA_0_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19239
Info (12128): Elaborating entity "Terasic_IrDA_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19252
Info (12128): Elaborating entity "TERASIC_IRM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/Terasic_IrDA_0.v Line: 28
Info (12128): Elaborating entity "IRDA_RECEIVE_Terasic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/TERASIC_IRM.v Line: 63
Info (12128): Elaborating entity "altpll_pll_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_pll_slave_arbitrator:the_altpll_pll_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19274
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19303
Info (12128): Elaborating entity "altpll_stdsync_sv6" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 274
Info (12128): Elaborating entity "altpll_dffpipe_l2c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 116
Info (12128): Elaborating entity "altpll_altpll_ktn2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 280
Info (12128): Elaborating entity "altpll_audio_pll_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19325
Info (12128): Elaborating entity "altpll_audio" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19342
Info (12128): Elaborating entity "altpll_audio_stdsync_sv6" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 242
Info (12128): Elaborating entity "altpll_audio_dffpipe_l2c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 116
Info (12128): Elaborating entity "altpll_audio_altpll_lo32" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v Line: 247
Info (12128): Elaborating entity "audio_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio_avalon_slave_arbitrator:the_audio_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19365
Info (12128): Elaborating entity "audio" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19382
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/audio.v Line: 36
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v Line: 226
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v Line: 99
Info (12128): Elaborating entity "audio_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v Line: 141
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v Line: 91
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/audio_fifo.v Line: 91
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf
    Info (12023): Found entity 1: dcfifo_u4i1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_u4i1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf
    Info (12023): Found entity 1: altsyncram_iv61 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_iv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iv61" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf Line: 88
Info (12128): Elaborating entity "AUDIO_ADC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v Line: 241
Warning (10230): Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v Line: 73
Warning (10230): Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v Line: 89
Info (12128): Elaborating entity "clock_crossing_io_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19422
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 8457
Info (12128): Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 8498
Info (12128): Elaborating entity "clock_crossing_io_m1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19542
Warning (12125): Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: clock_crossing_io_downstream_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 21
    Info (12023): Found entity 2: clock_crossing_io_upstream_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 84
    Info (12023): Found entity 3: clock_crossing_io File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 147
Info (12128): Elaborating entity "clock_crossing_io" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19570
Info (12128): Elaborating entity "clock_crossing_io_downstream_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 261
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 61
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 61
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 61
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "52"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mvf1.tdf
    Info (12023): Found entity 1: dcfifo_mvf1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_mvf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info (12023): Found entity 1: a_graycounter_q57 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_q57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_q57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info (12023): Found entity 1: a_graycounter_mjc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_graycounter_mjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv61.tdf
    Info (12023): Found entity 1: altsyncram_gv61 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gv61" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cmpr_966.tdf Line: 23
Info (12128): Elaborating entity "cmpr_966" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_mvf1.tdf Line: 75
Info (12128): Elaborating entity "clock_crossing_io_upstream_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 328
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 124
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 124
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/clock_crossing_io.v Line: 124
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf
    Info (12023): Found entity 1: dcfifo_75g1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_75g1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kv61.tdf
    Info (12023): Found entity 1: altsyncram_kv61 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kv61" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_2ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_2ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_3ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_75g1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_kd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/alt_synch_pipe_3ol.tdf Line: 35
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19609
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19727
Info (12128): Elaborating entity "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 10134
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19768
Info (12021): Found 28 design units, including 28 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_ic_data_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 21
    Info (12023): Found entity 2: cpu_ic_tag_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 83
    Info (12023): Found entity 3: cpu_bht_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 146
    Info (12023): Found entity 4: cpu_register_bank_a_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 209
    Info (12023): Found entity 5: cpu_register_bank_b_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 269
    Info (12023): Found entity 6: cpu_dc_tag_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 329
    Info (12023): Found entity 7: cpu_dc_data_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 389
    Info (12023): Found entity 8: cpu_dc_victim_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 452
    Info (12023): Found entity 9: cpu_nios2_oci_debug File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 514
    Info (12023): Found entity 10: cpu_ociram_lpm_dram_bdp_component_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 639
    Info (12023): Found entity 11: cpu_nios2_ocimem File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 729
    Info (12023): Found entity 12: cpu_nios2_avalon_reg File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 872
    Info (12023): Found entity 13: cpu_nios2_oci_break File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 963
    Info (12023): Found entity 14: cpu_nios2_oci_xbrk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 1254
    Info (12023): Found entity 15: cpu_nios2_oci_dbrk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 1511
    Info (12023): Found entity 16: cpu_nios2_oci_itrace File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 1696
    Info (12023): Found entity 17: cpu_nios2_oci_td_mode File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 1992
    Info (12023): Found entity 18: cpu_nios2_oci_dtrace File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2056
    Info (12023): Found entity 19: cpu_nios2_oci_compute_tm_count File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2147
    Info (12023): Found entity 20: cpu_nios2_oci_fifowp_inc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2215
    Info (12023): Found entity 21: cpu_nios2_oci_fifocount_inc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2254
    Info (12023): Found entity 22: cpu_nios2_oci_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2297
    Info (12023): Found entity 23: cpu_nios2_oci_pib File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2799
    Info (12023): Found entity 24: cpu_traceram_lpm_dram_bdp_component_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2864
    Info (12023): Found entity 25: cpu_nios2_oci_im File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2950
    Info (12023): Found entity 26: cpu_nios2_performance_monitors File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3084
    Info (12023): Found entity 27: cpu_nios2_oci File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3097
    Info (12023): Found entity 28: cpu File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3597
Info (12128): Elaborating entity "cpu" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19798
Warning (12125): Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_test_bench File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_test_bench.v Line: 18
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 5932
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 6957
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7023
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf
    Info (12023): Found entity 1: altsyncram_i5g1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_i5g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i5g1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i5g1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_bht_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7227
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 183
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info (12023): Found entity 1: altsyncram_bpf1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_bpf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bpf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7373
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 243
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info (12023): Found entity 1: altsyncram_b7f1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_b7f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b7f1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7394
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 303
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info (12023): Found entity 1: altsyncram_c7f1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_c7f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c7f1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_dc_tag_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7827
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 363
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ef1.tdf
    Info (12023): Found entity 1: altsyncram_7ef1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_7ef1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7ef1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7ef1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_dc_data_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7881
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 426
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kdf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_dc_victim_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 7897
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 489
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_mult_cell File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v Line: 18
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 9825
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info (12023): Found entity 1: mult_add_mgr2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf Line: 25
Info (12128): Elaborating entity "mult_add_mgr2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info (12023): Found entity 1: ded_mult_ks81 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_ks81" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_mgr2.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_93c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ded_mult_ks81.tdf Line: 51
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_mult_cell.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info (12023): Found entity 1: mult_add_ogr2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mult_add_ogr2.tdf Line: 25
Info (12128): Elaborating entity "mult_add_ogr2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 10063
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3308
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3328
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 842
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 693
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_f572.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3348
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3379
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3402
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3429
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3470
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3485
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2104
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3504
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2424
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2434
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2444
Warning (12125): Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_oci_test_bench File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_oci_test_bench.v Line: 18
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2453
Warning (12158): Entity "cpu_oci_test_bench" contains only dangling pins File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2453
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3514
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3535
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3073
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 2915
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v Line: 18
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3578
Warning (12125): Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_tck.v Line: 18
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v Line: 158
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_sysclk.v Line: 18
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v Line: 181
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu_jtag_debug_module_wrapper.v Line: 211
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "eep_i2c_scl_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19822
Warning (12125): Using design file eep_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: eep_i2c_scl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/eep_i2c_scl.v Line: 21
Info (12128): Elaborating entity "eep_i2c_scl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl:the_eep_i2c_scl" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19834
Info (12128): Elaborating entity "eep_i2c_sda_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19858
Warning (12125): Using design file eep_i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: eep_i2c_sda File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/eep_i2c_sda.v Line: 21
Info (12128): Elaborating entity "eep_i2c_sda" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda:the_eep_i2c_sda" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19870
Info (12128): Elaborating entity "i2c_scl_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl_s1_arbitrator:the_i2c_scl_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19894
Warning (12125): Using design file i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_scl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/i2c_scl.v Line: 21
Info (12128): Elaborating entity "i2c_scl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl:the_i2c_scl" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19906
Info (12128): Elaborating entity "i2c_sda_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda_s1_arbitrator:the_i2c_sda_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19930
Warning (12125): Using design file i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_sda File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/i2c_sda.v Line: 21
Info (12128): Elaborating entity "i2c_sda" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda:the_i2c_sda" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19942
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19975
Warning (12125): Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_log_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 21
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 65
    Info (12023): Found entity 3: jtag_uart_scfifo_w File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 120
    Info (12023): Found entity 4: jtag_uart_drom_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 202
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 351
    Info (12023): Found entity 6: jtag_uart_scfifo_r File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 436
    Info (12023): Found entity 7: jtag_uart File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 520
Info (12128): Elaborating entity "jtag_uart" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 19991
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 608
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 180
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 180
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 180
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 622
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 757
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 757
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/jtag_uart.v Line: 757
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "key_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|key_s1_arbitrator:the_key_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20017
Warning (12125): Using design file key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: key File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/key.v Line: 21
Info (12128): Elaborating entity "key" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|key:the_key" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20030
Info (12128): Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20056
Warning (12125): Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/lcd.v Line: 21
Info (12128): Elaborating entity "lcd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|lcd:the_lcd" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20070
Info (12128): Elaborating entity "ledg_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledg_s1_arbitrator:the_ledg_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20094
Warning (12125): Using design file ledg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ledg File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ledg.v Line: 21
Info (12128): Elaborating entity "ledg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledg:the_ledg" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20106
Info (12128): Elaborating entity "ledr_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledr_s1_arbitrator:the_ledr_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20130
Warning (12125): Using design file ledr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ledr File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ledr.v Line: 21
Info (12128): Elaborating entity "ledr" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledr:the_ledr" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20142
Info (12128): Elaborating entity "onchip_memory2_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20176
Warning (12125): Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: onchip_memory2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v Line: 21
Info (12128): Elaborating entity "onchip_memory2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20188
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v Line: 90
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v Line: 90
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.v Line: 90
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7c1.tdf
    Info (12023): Found entity 1: altsyncram_s7c1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s7c1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "onchip_memory2.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8192 warnings, reporting 10 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/onchip_memory2.hex Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|decode_rsa:decode3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/mux_oob.tdf Line: 23
Info (12128): Elaborating entity "mux_oob" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|mux_oob:mux2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_s7c1.tdf Line: 45
Info (12128): Elaborating entity "rs232_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20220
Warning (12125): Using design file rs232.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: rs232_log_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 21
    Info (12023): Found entity 2: rs232_tx File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 63
    Info (12023): Found entity 3: rs232_rx_stimulus_source_character_source_rom_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 232
    Info (12023): Found entity 4: rs232_rx_stimulus_source File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 376
    Info (12023): Found entity 5: rs232_rx File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 478
    Info (12023): Found entity 6: rs232_regs File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 733
    Info (12023): Found entity 7: rs232 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 1018
Info (12128): Elaborating entity "rs232" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20240
Info (12128): Elaborating entity "rs232_tx" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 1096
Info (12128): Elaborating entity "rs232_rx" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 1114
Info (12128): Elaborating entity "rs232_rx_stimulus_source" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 555
Info (12128): Elaborating entity "rs232_regs" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_regs:the_rs232_regs" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 1147
Info (12128): Elaborating entity "sd_clk_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20264
Warning (12125): Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_clk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_clk.v Line: 21
Info (12128): Elaborating entity "sd_clk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk:the_sd_clk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20276
Info (12128): Elaborating entity "sd_cmd_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20300
Warning (12125): Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_cmd File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_cmd.v Line: 21
Info (12128): Elaborating entity "sd_cmd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd:the_sd_cmd" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20312
Info (12128): Elaborating entity "sd_dat_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20336
Warning (12125): Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_dat File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_dat.v Line: 21
Info (12128): Elaborating entity "sd_dat" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat:the_sd_dat" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20348
Info (12128): Elaborating entity "sd_wp_n_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20368
Warning (12125): Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_wp_n File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sd_wp_n.v Line: 21
Info (12128): Elaborating entity "sd_wp_n" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n:the_sd_wp_n" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20377
Info (12128): Elaborating entity "seg7_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20402
Info (12128): Elaborating entity "seg7" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20414
Info (12128): Elaborating entity "SEG7_IF" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/seg7.v Line: 31
Info (12128): Elaborating entity "sma_in_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_in_s1_arbitrator:the_sma_in_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20434
Warning (12125): Using design file sma_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sma_in File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sma_in.v Line: 21
Info (12128): Elaborating entity "sma_in" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_in:the_sma_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20443
Info (12128): Elaborating entity "sma_out_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_out_s1_arbitrator:the_sma_out_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20467
Warning (12125): Using design file sma_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sma_out File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sma_out.v Line: 21
Info (12128): Elaborating entity "sma_out" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_out:the_sma_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20479
Info (12128): Elaborating entity "sw_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sw_s1_arbitrator:the_sw_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20505
Warning (12125): Using design file sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sw File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sw.v Line: 21
Info (12128): Elaborating entity "sw" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sw:the_sw" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20518
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20538
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/sysid.v Line: 21
Info (12128): Elaborating entity "sysid" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20546
Info (12128): Elaborating entity "timer_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20572
Warning (12125): Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timer File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/timer.v Line: 21
Info (12128): Elaborating entity "timer" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20584
Info (12128): Elaborating entity "tri_state_bridge_flash_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20621
Info (12128): Elaborating entity "usb_dc_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb_dc_arbitrator:the_usb_dc" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20649
Info (12128): Elaborating entity "usb_hc_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb_hc_arbitrator:the_usb_hc" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20677
Info (12128): Elaborating entity "usb" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20707
Info (12128): Elaborating entity "ISP1362_IF" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/usb.v Line: 62
Info (12128): Elaborating entity "DE2_115_SOPC_reset_altpll_sys_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20716
Info (12128): Elaborating entity "DE2_115_SOPC_reset_clk_50_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20733
Info (12128): Elaborating entity "DE2_115_SOPC_reset_altpll_audio_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v Line: 20742
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3073
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v Line: 3470
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.26.23:49:28 Progress: Loading slda0ef900c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/ip/slda0ef900c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram|q_b[0]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_kv61.tdf Line: 42
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[1]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 74
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[2]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 106
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[3]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 138
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[7]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 266
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[8]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 298
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[9]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 330
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[10]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 362
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[13]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 458
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[38]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1258
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[39]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1290
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[40]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1322
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[41]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1354
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[42]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1386
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[43]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1418
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[44]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1450
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[45]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1482
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[46]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1514
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[47]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1546
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[48]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1578
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[49]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1610
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[50]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1642
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram|q_b[51]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_gv61.tdf Line: 1674
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 44
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 78
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 112
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 146
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 180
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 214
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 248
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 282
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 316
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 350
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 384
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 418
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 452
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 486
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 520
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 554
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 588
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 622
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 656
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 690
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 724
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 758
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 792
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 826
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 860
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 894
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 928
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 962
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 996
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1030
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1064
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1098
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1132
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1166
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1200
        Warning (14320): Synthesized away node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/altsyncram_0a02.tdf Line: 1234
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 207
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 208
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 210
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 231
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 239
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[2]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[2]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[10]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[10]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[1]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[1]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[9]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[9]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[0]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[0]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[8]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[8]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[3]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[3]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[11]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[11]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[4]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[4]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[12]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[12]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[5]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[5]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[13]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[13]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[6]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[6]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[14]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[14]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[7]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[7]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[15]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 51
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_hc_readdata_oDATA[15]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[2]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[2]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[10]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[10]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[1]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[1]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[9]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[9]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[0]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[0]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[8]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[8]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[3]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[3]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[11]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[11]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[4]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[4]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[12]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[12]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[5]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[5]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[13]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[13]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[6]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[6]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[14]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[14]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[7]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[7]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
    Warning (13047): Converted the fan-out from the tri-state buffer "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|USB_DATA[15]" to the node "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb|avs_dc_readdata_oDATA[15]" into an OR gate File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 57
Info (13000): Registers with preset signals will power-up high File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/rs232.v Line: 86
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 186
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 189
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 194
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 225
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 226
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 226
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 227
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 228
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 230
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 232
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 232
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 232
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 232
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 233
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 234
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 237
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 238
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 240
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 241
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 242
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 243
    Warning (13410): Pin "FL_RST_N" is stuck at VCC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 250
    Warning (13410): Pin "FL_WP_N" is stuck at VCC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 253
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 59 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1|pll7" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v Line: 150
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 157
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 158
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 159
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 195
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v Line: 251
Info (21057): Implemented 7984 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 175 output pins
    Info (21060): Implemented 74 bidirectional pins
    Info (21061): Implemented 7061 logic cells
    Info (21064): Implemented 631 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 4953 megabytes
    Info: Processing ended: Sun Jun 26 23:49:52 2022
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.map.smsg.


