Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Fri Dec 20 18:26:00 2024
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: ram_dataout[4]
              (input port clocked by clk)
  Endpoint: Csel (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_8bit_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.40       0.40 r
  ram_dataout[4] (in)                      0.00       0.40 r
  U1612/ZN (ND3D8BWP)                      0.03       0.43 f
  U1142/ZN (NR2XD4BWP)                     0.02       0.45 r
  U1230/Z (AN4D1BWP)                       0.10       0.56 r
  U1228/ZN (CKND0BWP)                      0.08       0.63 f
  U1229/ZN (CKND12BWP)                     0.10       0.73 r
  Csel (out)                               0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    0.75       0.75
  clock network delay (ideal)              0.00       0.75
  clock uncertainty                       -0.15       0.60
  output external delay                   -0.40       0.20
  data required time                                  0.20
  -----------------------------------------------------------
  data required time                                  0.20
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.53


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Fri Dec 20 18:26:00 2024
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iControl/REG/registers_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iControl/REG/registers_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CPU_8bit_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iControl/REG/registers_reg[0][3]/CP (DFCND2BWP)         0.00       0.00 r
  iControl/REG/registers_reg[0][3]/Q (DFCND2BWP)          0.13       0.13 f
  U932/ZN (ND2D2BWP)                                      0.02       0.15 r
  U1253/ZN (ND3D2BWP)                                     0.03       0.18 f
  iControl/REG/registers_reg[0][3]/D (DFCND2BWP)          0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  iControl/REG/registers_reg[0][3]/CP (DFCND2BWP)         0.00       0.15 r
  library hold time                                       0.03       0.18
  data required time                                                 0.18
  --------------------------------------------------------------------------
  data required time                                                 0.18
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
