/*
 * Copyright 2025 NXP
 * SPDX-License-Identifier: Apache-2.0
 */

#include <nxp/mcx/MCXE31BMPB-pinctrl.h>

&pinctrl {
	eirq0_default: eirq0_default {
		group1 {
			pinmux = <PTD5_EIRQ13>;
			input-enable;
		};
	};

	pinmux_lpuart_2: pinmux_lpuart_2 {
		group1 {
			pinmux = <PTA9_LPUART2_TX_O>;
			output-enable;
		};

		group2 {
			pinmux = <PTA8_LPUART2_RX>;
			input-enable;
		};
	};

	pinmux_lpuart_5: pinmux_lpuart_5 {
		group1 {
			pinmux = <PTE14_LPUART5_TX_O>;
			output-enable;
		};

		group2 {
			pinmux = <PTE3_LPUART5_RX>;
			input-enable;
		};
	};

	pinmux_flexcan_0: pinmux_flexcan_0 {
		group1 {
			pinmux = <PTA6_CAN0_RX>;
			input-enable;
		};

		group2 {
			pinmux = <PTA7_CAN0_TX>;
			output-enable;
		};
	};
};
