
dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003780  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039e4  080039e4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080039e4  080039e4  000139e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080039ec  080039ec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039ec  080039ec  000139ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039f0  080039f0  000139f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080039f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000070  08003a64  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  08003a64  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d84b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e31  00000000  00000000  0002d8eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  0002f720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd0  00000000  00000000  000303b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174bd  00000000  00000000  00030f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e500  00000000  00000000  00048445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f320  00000000  00000000  00056945  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5c65  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c38  00000000  00000000  000e5cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003908 	.word	0x08003908

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003908 	.word	0x08003908

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <DelayUs>:
#include "dht11.h"

extern TIM_HandleTypeDef htim1;

// us단위의 지연시간
void DelayUs(uint32_t us) {
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	// 타이머 1번을 0으로 초기화
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800058c:	4b08      	ldr	r3, [pc, #32]	; (80005b0 <DelayUs+0x2c>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2200      	movs	r2, #0
 8000592:	625a      	str	r2, [r3, #36]	; 0x24
	// 타이머 1번이 1MHz의 클럭을 입력 받아 증가할때 us보다 커지면 루프 중단
	while(__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000594:	bf00      	nop
 8000596:	4b06      	ldr	r3, [pc, #24]	; (80005b0 <DelayUs+0x2c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	429a      	cmp	r2, r3
 80005a0:	d8f9      	bhi.n	8000596 <DelayUs+0x12>
}
 80005a2:	bf00      	nop
 80005a4:	bf00      	nop
 80005a6:	370c      	adds	r7, #12
 80005a8:	46bd      	mov	sp, r7
 80005aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ae:	4770      	bx	lr
 80005b0:	2000008c 	.word	0x2000008c

080005b4 <DHT11_Start>:
	//__HAL_TIM_SET_COUNTER(&htim1, 0);
	//while((__HAL_TIM_GET_COUNTER(&htim1) < us) && value);
	while(value);
}

void DHT11_Start() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
	// output mode
  GPIO_InitStruct.Pin = dht11_Pin;
 80005c8:	2301      	movs	r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005cc:	2301      	movs	r3, #1
 80005ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d0:	2300      	movs	r3, #0
 80005d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d4:	2300      	movs	r3, #0
 80005d6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(dht11_GPIO_Port, &GPIO_InitStruct);
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	4619      	mov	r1, r3
 80005dc:	480d      	ldr	r0, [pc, #52]	; (8000614 <DHT11_Start+0x60>)
 80005de:	f000 fd09 	bl	8000ff4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(dht11_GPIO_Port, dht11_Pin, 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2101      	movs	r1, #1
 80005e6:	480b      	ldr	r0, [pc, #44]	; (8000614 <DHT11_Start+0x60>)
 80005e8:	f000 fea0 	bl	800132c <HAL_GPIO_WritePin>
  DelayUs(18000);
 80005ec:	f244 6050 	movw	r0, #18000	; 0x4650
 80005f0:	f7ff ffc8 	bl	8000584 <DelayUs>
  // input mode
  GPIO_InitStruct.Pin = dht11_Pin;
 80005f4:	2301      	movs	r3, #1
 80005f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(dht11_GPIO_Port, &GPIO_InitStruct);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	4619      	mov	r1, r3
 8000604:	4803      	ldr	r0, [pc, #12]	; (8000614 <DHT11_Start+0x60>)
 8000606:	f000 fcf5 	bl	8000ff4 <HAL_GPIO_Init>
}
 800060a:	bf00      	nop
 800060c:	3718      	adds	r7, #24
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	40020800 	.word	0x40020800

08000618 <DHT11_CheckResponse>:

uint8_t DHT11_CheckResponse() {
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
	uint8_t	Response = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	71fb      	strb	r3, [r7, #7]
	DelayUs(40);
 8000622:	2028      	movs	r0, #40	; 0x28
 8000624:	f7ff ffae 	bl	8000584 <DelayUs>
	if(!HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin)) {
 8000628:	2101      	movs	r1, #1
 800062a:	4811      	ldr	r0, [pc, #68]	; (8000670 <DHT11_CheckResponse+0x58>)
 800062c:	f000 fe66 	bl	80012fc <HAL_GPIO_ReadPin>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d10e      	bne.n	8000654 <DHT11_CheckResponse+0x3c>
		DelayUs(80);
 8000636:	2050      	movs	r0, #80	; 0x50
 8000638:	f7ff ffa4 	bl	8000584 <DelayUs>

		if(HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin)) Response = 1;
 800063c:	2101      	movs	r1, #1
 800063e:	480c      	ldr	r0, [pc, #48]	; (8000670 <DHT11_CheckResponse+0x58>)
 8000640:	f000 fe5c 	bl	80012fc <HAL_GPIO_ReadPin>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d002      	beq.n	8000650 <DHT11_CheckResponse+0x38>
 800064a:	2301      	movs	r3, #1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	e001      	b.n	8000654 <DHT11_CheckResponse+0x3c>
		else Response = 0;
 8000650:	2300      	movs	r3, #0
 8000652:	71fb      	strb	r3, [r7, #7]
	}
	while(HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin));
 8000654:	bf00      	nop
 8000656:	2101      	movs	r1, #1
 8000658:	4805      	ldr	r0, [pc, #20]	; (8000670 <DHT11_CheckResponse+0x58>)
 800065a:	f000 fe4f 	bl	80012fc <HAL_GPIO_ReadPin>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1f8      	bne.n	8000656 <DHT11_CheckResponse+0x3e>
	return Response;
 8000664:	79fb      	ldrb	r3, [r7, #7]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40020800 	.word	0x40020800

08000674 <DHT11_Read>:

uint8_t DHT11_Read() {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for(j = 0; j < 8; j++) {
 800067a:	2300      	movs	r3, #0
 800067c:	71bb      	strb	r3, [r7, #6]
 800067e:	e037      	b.n	80006f0 <DHT11_Read+0x7c>
		while(!HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin));
 8000680:	bf00      	nop
 8000682:	2101      	movs	r1, #1
 8000684:	481e      	ldr	r0, [pc, #120]	; (8000700 <DHT11_Read+0x8c>)
 8000686:	f000 fe39 	bl	80012fc <HAL_GPIO_ReadPin>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d0f8      	beq.n	8000682 <DHT11_Read+0xe>
		DelayUs(40);
 8000690:	2028      	movs	r0, #40	; 0x28
 8000692:	f7ff ff77 	bl	8000584 <DelayUs>
		if(!HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin)) {
 8000696:	2101      	movs	r1, #1
 8000698:	4819      	ldr	r0, [pc, #100]	; (8000700 <DHT11_Read+0x8c>)
 800069a:	f000 fe2f 	bl	80012fc <HAL_GPIO_ReadPin>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d10e      	bne.n	80006c2 <DHT11_Read+0x4e>
			i &= ~(1 << (7 - j));
 80006a4:	79bb      	ldrb	r3, [r7, #6]
 80006a6:	f1c3 0307 	rsb	r3, r3, #7
 80006aa:	2201      	movs	r2, #1
 80006ac:	fa02 f303 	lsl.w	r3, r2, r3
 80006b0:	b25b      	sxtb	r3, r3
 80006b2:	43db      	mvns	r3, r3
 80006b4:	b25a      	sxtb	r2, r3
 80006b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ba:	4013      	ands	r3, r2
 80006bc:	b25b      	sxtb	r3, r3
 80006be:	71fb      	strb	r3, [r7, #7]
 80006c0:	e00b      	b.n	80006da <DHT11_Read+0x66>
		}
		else
			i |= (1 << (7 - j));
 80006c2:	79bb      	ldrb	r3, [r7, #6]
 80006c4:	f1c3 0307 	rsb	r3, r3, #7
 80006c8:	2201      	movs	r2, #1
 80006ca:	fa02 f303 	lsl.w	r3, r2, r3
 80006ce:	b25a      	sxtb	r2, r3
 80006d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	b25b      	sxtb	r3, r3
 80006d8:	71fb      	strb	r3, [r7, #7]
		while(HAL_GPIO_ReadPin(dht11_GPIO_Port, dht11_Pin));
 80006da:	bf00      	nop
 80006dc:	2101      	movs	r1, #1
 80006de:	4808      	ldr	r0, [pc, #32]	; (8000700 <DHT11_Read+0x8c>)
 80006e0:	f000 fe0c 	bl	80012fc <HAL_GPIO_ReadPin>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d1f8      	bne.n	80006dc <DHT11_Read+0x68>
	for(j = 0; j < 8; j++) {
 80006ea:	79bb      	ldrb	r3, [r7, #6]
 80006ec:	3301      	adds	r3, #1
 80006ee:	71bb      	strb	r3, [r7, #6]
 80006f0:	79bb      	ldrb	r3, [r7, #6]
 80006f2:	2b07      	cmp	r3, #7
 80006f4:	d9c4      	bls.n	8000680 <DHT11_Read+0xc>
	}
	return i;
 80006f6:	79fb      	ldrb	r3, [r7, #7]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40020800 	.word	0x40020800

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800070a:	f000 faf7 	bl	8000cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800070e:	f000 f835 	bl	800077c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000712:	f000 f90b 	bl	800092c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000716:	f000 f88f 	bl	8000838 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800071a:	f000 f8dd 	bl	80008d8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800071e:	4815      	ldr	r0, [pc, #84]	; (8000774 <main+0x70>)
 8000720:	f001 fac6 	bl	8001cb0 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	DHT11_Start();
 8000724:	f7ff ff46 	bl	80005b4 <DHT11_Start>
  	DHT11_CheckResponse();
 8000728:	f7ff ff76 	bl	8000618 <DHT11_CheckResponse>
  	uint8_t data[5];
  	for(int i=0;i<5;i++)
 800072c:	2300      	movs	r3, #0
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	e00b      	b.n	800074a <main+0x46>
  	 data[i]=DHT11_Read();
 8000732:	f7ff ff9f 	bl	8000674 <DHT11_Read>
 8000736:	4603      	mov	r3, r0
 8000738:	4619      	mov	r1, r3
 800073a:	1d3a      	adds	r2, r7, #4
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	4413      	add	r3, r2
 8000740:	460a      	mov	r2, r1
 8000742:	701a      	strb	r2, [r3, #0]
  	for(int i=0;i<5;i++)
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3301      	adds	r3, #1
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2b04      	cmp	r3, #4
 800074e:	ddf0      	ble.n	8000732 <main+0x2e>



  	printf("T= %d.%d H = %d.%d\n",data[2],data[3],data[0],data[1]);
 8000750:	79bb      	ldrb	r3, [r7, #6]
 8000752:	4619      	mov	r1, r3
 8000754:	79fb      	ldrb	r3, [r7, #7]
 8000756:	461a      	mov	r2, r3
 8000758:	793b      	ldrb	r3, [r7, #4]
 800075a:	4618      	mov	r0, r3
 800075c:	797b      	ldrb	r3, [r7, #5]
 800075e:	9300      	str	r3, [sp, #0]
 8000760:	4603      	mov	r3, r0
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <main+0x74>)
 8000764:	f002 f942 	bl	80029ec <iprintf>
  	HAL_Delay(3000);
 8000768:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800076c:	f000 fb38 	bl	8000de0 <HAL_Delay>
  {
 8000770:	e7d8      	b.n	8000724 <main+0x20>
 8000772:	bf00      	nop
 8000774:	2000008c 	.word	0x2000008c
 8000778:	08003920 	.word	0x08003920

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	; 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	2230      	movs	r2, #48	; 0x30
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f002 f926 	bl	80029dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 030c 	add.w	r3, r7, #12
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	4b22      	ldr	r3, [pc, #136]	; (8000830 <SystemClock_Config+0xb4>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a8:	4a21      	ldr	r2, [pc, #132]	; (8000830 <SystemClock_Config+0xb4>)
 80007aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ae:	6413      	str	r3, [r2, #64]	; 0x40
 80007b0:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <SystemClock_Config+0xb4>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	4b1c      	ldr	r3, [pc, #112]	; (8000834 <SystemClock_Config+0xb8>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a1b      	ldr	r2, [pc, #108]	; (8000834 <SystemClock_Config+0xb8>)
 80007c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007ca:	6013      	str	r3, [r2, #0]
 80007cc:	4b19      	ldr	r3, [pc, #100]	; (8000834 <SystemClock_Config+0xb8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007d8:	2302      	movs	r3, #2
 80007da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007dc:	2301      	movs	r3, #1
 80007de:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e0:	2310      	movs	r3, #16
 80007e2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e8:	f107 0320 	add.w	r3, r7, #32
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 fdb7 	bl	8001360 <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80007f8:	f000 f8e6 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007fc:	230f      	movs	r3, #15
 80007fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000800:	2300      	movs	r3, #0
 8000802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800080c:	2300      	movs	r3, #0
 800080e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f001 f81a 	bl	8001850 <HAL_RCC_ClockConfig>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000822:	f000 f8d1 	bl	80009c8 <Error_Handler>
  }
}
 8000826:	bf00      	nop
 8000828:	3750      	adds	r7, #80	; 0x50
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800
 8000834:	40007000 	.word	0x40007000

08000838 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b086      	sub	sp, #24
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800083e:	f107 0308 	add.w	r3, r7, #8
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
 800084a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800084c:	463b      	mov	r3, r7
 800084e:	2200      	movs	r2, #0
 8000850:	601a      	str	r2, [r3, #0]
 8000852:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000854:	4b1e      	ldr	r3, [pc, #120]	; (80008d0 <MX_TIM1_Init+0x98>)
 8000856:	4a1f      	ldr	r2, [pc, #124]	; (80008d4 <MX_TIM1_Init+0x9c>)
 8000858:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 800085a:	4b1d      	ldr	r3, [pc, #116]	; (80008d0 <MX_TIM1_Init+0x98>)
 800085c:	220f      	movs	r2, #15
 800085e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000860:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <MX_TIM1_Init+0x98>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000866:	4b1a      	ldr	r3, [pc, #104]	; (80008d0 <MX_TIM1_Init+0x98>)
 8000868:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800086c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800086e:	4b18      	ldr	r3, [pc, #96]	; (80008d0 <MX_TIM1_Init+0x98>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000874:	4b16      	ldr	r3, [pc, #88]	; (80008d0 <MX_TIM1_Init+0x98>)
 8000876:	2200      	movs	r2, #0
 8000878:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800087a:	4b15      	ldr	r3, [pc, #84]	; (80008d0 <MX_TIM1_Init+0x98>)
 800087c:	2200      	movs	r2, #0
 800087e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000880:	4813      	ldr	r0, [pc, #76]	; (80008d0 <MX_TIM1_Init+0x98>)
 8000882:	f001 f9c5 	bl	8001c10 <HAL_TIM_Base_Init>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800088c:	f000 f89c 	bl	80009c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000890:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000894:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000896:	f107 0308 	add.w	r3, r7, #8
 800089a:	4619      	mov	r1, r3
 800089c:	480c      	ldr	r0, [pc, #48]	; (80008d0 <MX_TIM1_Init+0x98>)
 800089e:	f001 fa61 	bl	8001d64 <HAL_TIM_ConfigClockSource>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80008a8:	f000 f88e 	bl	80009c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008ac:	2300      	movs	r3, #0
 80008ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008b0:	2300      	movs	r3, #0
 80008b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008b4:	463b      	mov	r3, r7
 80008b6:	4619      	mov	r1, r3
 80008b8:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_TIM1_Init+0x98>)
 80008ba:	f001 fc35 	bl	8002128 <HAL_TIMEx_MasterConfigSynchronization>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80008c4:	f000 f880 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008c8:	bf00      	nop
 80008ca:	3718      	adds	r7, #24
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	2000008c 	.word	0x2000008c
 80008d4:	40010000 	.word	0x40010000

080008d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 80008de:	4a12      	ldr	r2, [pc, #72]	; (8000928 <MX_USART1_UART_Init+0x50>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008e2:	4b10      	ldr	r3, [pc, #64]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800090e:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_USART1_UART_Init+0x4c>)
 8000910:	f001 fc78 	bl	8002204 <HAL_UART_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800091a:	f000 f855 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200000d4 	.word	0x200000d4
 8000928:	40011000 	.word	0x40011000

0800092c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b088      	sub	sp, #32
 8000930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
 800093e:	60da      	str	r2, [r3, #12]
 8000940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	4b1e      	ldr	r3, [pc, #120]	; (80009c0 <MX_GPIO_Init+0x94>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a1d      	ldr	r2, [pc, #116]	; (80009c0 <MX_GPIO_Init+0x94>)
 800094c:	f043 0304 	orr.w	r3, r3, #4
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <MX_GPIO_Init+0x94>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0304 	and.w	r3, r3, #4
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <MX_GPIO_Init+0x94>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <MX_GPIO_Init+0x94>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <MX_GPIO_Init+0x94>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(dht11_GPIO_Port, dht11_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	2101      	movs	r1, #1
 800097e:	4811      	ldr	r0, [pc, #68]	; (80009c4 <MX_GPIO_Init+0x98>)
 8000980:	f000 fcd4 	bl	800132c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : dht11_Pin */
  GPIO_InitStruct.Pin = dht11_Pin;
 8000984:	2301      	movs	r3, #1
 8000986:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(dht11_GPIO_Port, &GPIO_InitStruct);
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	4619      	mov	r1, r3
 800099a:	480a      	ldr	r0, [pc, #40]	; (80009c4 <MX_GPIO_Init+0x98>)
 800099c:	f000 fb2a 	bl	8000ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80009a0:	2302      	movs	r3, #2
 80009a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a4:	2300      	movs	r3, #0
 80009a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ac:	f107 030c 	add.w	r3, r7, #12
 80009b0:	4619      	mov	r1, r3
 80009b2:	4804      	ldr	r0, [pc, #16]	; (80009c4 <MX_GPIO_Init+0x98>)
 80009b4:	f000 fb1e 	bl	8000ff4 <HAL_GPIO_Init>

}
 80009b8:	bf00      	nop
 80009ba:	3720      	adds	r7, #32
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40020800 	.word	0x40020800

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <Error_Handler+0x8>
	...

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
 80009de:	4b10      	ldr	r3, [pc, #64]	; (8000a20 <HAL_MspInit+0x4c>)
 80009e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e2:	4a0f      	ldr	r2, [pc, #60]	; (8000a20 <HAL_MspInit+0x4c>)
 80009e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e8:	6453      	str	r3, [r2, #68]	; 0x44
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <HAL_MspInit+0x4c>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	4b09      	ldr	r3, [pc, #36]	; (8000a20 <HAL_MspInit+0x4c>)
 80009fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fe:	4a08      	ldr	r2, [pc, #32]	; (8000a20 <HAL_MspInit+0x4c>)
 8000a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a04:	6413      	str	r3, [r2, #64]	; 0x40
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_MspInit+0x4c>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40023800 	.word	0x40023800

08000a24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a0b      	ldr	r2, [pc, #44]	; (8000a60 <HAL_TIM_Base_MspInit+0x3c>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d10d      	bne.n	8000a52 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	60fb      	str	r3, [r7, #12]
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <HAL_TIM_Base_MspInit+0x40>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3e:	4a09      	ldr	r2, [pc, #36]	; (8000a64 <HAL_TIM_Base_MspInit+0x40>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6453      	str	r3, [r2, #68]	; 0x44
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <HAL_TIM_Base_MspInit+0x40>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000a52:	bf00      	nop
 8000a54:	3714      	adds	r7, #20
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	40010000 	.word	0x40010000
 8000a64:	40023800 	.word	0x40023800

08000a68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	; 0x28
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a19      	ldr	r2, [pc, #100]	; (8000aec <HAL_UART_MspInit+0x84>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d12c      	bne.n	8000ae4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	613b      	str	r3, [r7, #16]
 8000a8e:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	4a17      	ldr	r2, [pc, #92]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000a94:	f043 0310 	orr.w	r3, r3, #16
 8000a98:	6453      	str	r3, [r2, #68]	; 0x44
 8000a9a:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	f003 0310 	and.w	r3, r3, #16
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60fb      	str	r3, [r7, #12]
 8000aaa:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a10      	ldr	r2, [pc, #64]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000ab0:	f043 0301 	orr.w	r3, r3, #1
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000ac2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ad4:	2307      	movs	r3, #7
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	4805      	ldr	r0, [pc, #20]	; (8000af4 <HAL_UART_MspInit+0x8c>)
 8000ae0:	f000 fa88 	bl	8000ff4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ae4:	bf00      	nop
 8000ae6:	3728      	adds	r7, #40	; 0x28
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40011000 	.word	0x40011000
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40020000 	.word	0x40020000

08000af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000afc:	e7fe      	b.n	8000afc <NMI_Handler+0x4>

08000afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afe:	b480      	push	{r7}
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b02:	e7fe      	b.n	8000b02 <HardFault_Handler+0x4>

08000b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <MemManage_Handler+0x4>

08000b0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b0e:	e7fe      	b.n	8000b0e <BusFault_Handler+0x4>

08000b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b14:	e7fe      	b.n	8000b14 <UsageFault_Handler+0x4>

08000b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b16:	b480      	push	{r7}
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b44:	f000 f92c 	bl	8000da0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]
 8000b5c:	e00a      	b.n	8000b74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b5e:	f3af 8000 	nop.w
 8000b62:	4601      	mov	r1, r0
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	1c5a      	adds	r2, r3, #1
 8000b68:	60ba      	str	r2, [r7, #8]
 8000b6a:	b2ca      	uxtb	r2, r1
 8000b6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	3301      	adds	r3, #1
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	697a      	ldr	r2, [r7, #20]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	dbf0      	blt.n	8000b5e <_read+0x12>
  }

  return len;
 8000b7c:	687b      	ldr	r3, [r7, #4]
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3718      	adds	r7, #24
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b86:	b480      	push	{r7}
 8000b88:	b083      	sub	sp, #12
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
 8000ba6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bae:	605a      	str	r2, [r3, #4]
  return 0;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <_isatty>:

int _isatty(int file)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b083      	sub	sp, #12
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bc6:	2301      	movs	r3, #1
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000be0:	2300      	movs	r3, #0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3714      	adds	r7, #20
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
	...

08000bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bf8:	4a14      	ldr	r2, [pc, #80]	; (8000c4c <_sbrk+0x5c>)
 8000bfa:	4b15      	ldr	r3, [pc, #84]	; (8000c50 <_sbrk+0x60>)
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c04:	4b13      	ldr	r3, [pc, #76]	; (8000c54 <_sbrk+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d102      	bne.n	8000c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c0c:	4b11      	ldr	r3, [pc, #68]	; (8000c54 <_sbrk+0x64>)
 8000c0e:	4a12      	ldr	r2, [pc, #72]	; (8000c58 <_sbrk+0x68>)
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c12:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <_sbrk+0x64>)
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4413      	add	r3, r2
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d207      	bcs.n	8000c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c20:	f001 feb2 	bl	8002988 <__errno>
 8000c24:	4603      	mov	r3, r0
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2e:	e009      	b.n	8000c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c30:	4b08      	ldr	r3, [pc, #32]	; (8000c54 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c36:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <_sbrk+0x64>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <_sbrk+0x64>)
 8000c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c42:	68fb      	ldr	r3, [r7, #12]
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20020000 	.word	0x20020000
 8000c50:	00000400 	.word	0x00000400
 8000c54:	20000118 	.word	0x20000118
 8000c58:	20000130 	.word	0x20000130

08000c5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <SystemInit+0x20>)
 8000c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <SystemInit+0x20>)
 8000c68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <_write>:
	result = rxBuffer[rxBufferGp++];
	rxBufferGp %= rxBufferMax;
	return result;
}

int _write(int file, char *p, int len) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, p, len, 1);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	b29a      	uxth	r2, r3
 8000c90:	2301      	movs	r3, #1
 8000c92:	68b9      	ldr	r1, [r7, #8]
 8000c94:	4803      	ldr	r0, [pc, #12]	; (8000ca4 <_write+0x24>)
 8000c96:	f001 fb02 	bl	800229e <HAL_UART_Transmit>
	return len;
 8000c9a:	687b      	ldr	r3, [r7, #4]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	200000d4 	.word	0x200000d4

08000ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ce0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cac:	480d      	ldr	r0, [pc, #52]	; (8000ce4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cae:	490e      	ldr	r1, [pc, #56]	; (8000ce8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cb0:	4a0e      	ldr	r2, [pc, #56]	; (8000cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cb4:	e002      	b.n	8000cbc <LoopCopyDataInit>

08000cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cba:	3304      	adds	r3, #4

08000cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cc0:	d3f9      	bcc.n	8000cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cc2:	4a0b      	ldr	r2, [pc, #44]	; (8000cf0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000cc4:	4c0b      	ldr	r4, [pc, #44]	; (8000cf4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cc8:	e001      	b.n	8000cce <LoopFillZerobss>

08000cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ccc:	3204      	adds	r2, #4

08000cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cd0:	d3fb      	bcc.n	8000cca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000cd2:	f7ff ffc3 	bl	8000c5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000cd6:	f001 fe5d 	bl	8002994 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cda:	f7ff fd13 	bl	8000704 <main>
  bx  lr    
 8000cde:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ce0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ce8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cec:	080039f4 	.word	0x080039f4
  ldr r2, =_sbss
 8000cf0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000cf4:	20000130 	.word	0x20000130

08000cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cf8:	e7fe      	b.n	8000cf8 <ADC_IRQHandler>
	...

08000cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d00:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_Init+0x40>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a0d      	ldr	r2, [pc, #52]	; (8000d3c <HAL_Init+0x40>)
 8000d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_Init+0x40>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <HAL_Init+0x40>)
 8000d12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_Init+0x40>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <HAL_Init+0x40>)
 8000d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d24:	2003      	movs	r0, #3
 8000d26:	f000 f931 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d2a:	200f      	movs	r0, #15
 8000d2c:	f000 f808 	bl	8000d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d30:	f7ff fe50 	bl	80009d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d34:	2300      	movs	r3, #0
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40023c00 	.word	0x40023c00

08000d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d48:	4b12      	ldr	r3, [pc, #72]	; (8000d94 <HAL_InitTick+0x54>)
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	4b12      	ldr	r3, [pc, #72]	; (8000d98 <HAL_InitTick+0x58>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	4619      	mov	r1, r3
 8000d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 f93b 	bl	8000fda <HAL_SYSTICK_Config>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e00e      	b.n	8000d8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b0f      	cmp	r3, #15
 8000d72:	d80a      	bhi.n	8000d8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d74:	2200      	movs	r2, #0
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7c:	f000 f911 	bl	8000fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d80:	4a06      	ldr	r2, [pc, #24]	; (8000d9c <HAL_InitTick+0x5c>)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d86:	2300      	movs	r3, #0
 8000d88:	e000      	b.n	8000d8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000000 	.word	0x20000000
 8000d98:	20000008 	.word	0x20000008
 8000d9c:	20000004 	.word	0x20000004

08000da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_IncTick+0x20>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b06      	ldr	r3, [pc, #24]	; (8000dc4 <HAL_IncTick+0x24>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	4a04      	ldr	r2, [pc, #16]	; (8000dc4 <HAL_IncTick+0x24>)
 8000db2:	6013      	str	r3, [r2, #0]
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000008 	.word	0x20000008
 8000dc4:	2000011c 	.word	0x2000011c

08000dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return uwTick;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	; (8000ddc <HAL_GetTick+0x14>)
 8000dce:	681b      	ldr	r3, [r3, #0]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	2000011c 	.word	0x2000011c

08000de0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000de8:	f7ff ffee 	bl	8000dc8 <HAL_GetTick>
 8000dec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df8:	d005      	beq.n	8000e06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dfa:	4b0a      	ldr	r3, [pc, #40]	; (8000e24 <HAL_Delay+0x44>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	461a      	mov	r2, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	4413      	add	r3, r2
 8000e04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e06:	bf00      	nop
 8000e08:	f7ff ffde 	bl	8000dc8 <HAL_GetTick>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d8f7      	bhi.n	8000e08 <HAL_Delay+0x28>
  {
  }
}
 8000e18:	bf00      	nop
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000008 	.word	0x20000008

08000e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e38:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e44:	4013      	ands	r3, r2
 8000e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5a:	4a04      	ldr	r2, [pc, #16]	; (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	60d3      	str	r3, [r2, #12]
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <__NVIC_GetPriorityGrouping+0x18>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	0a1b      	lsrs	r3, r3, #8
 8000e7a:	f003 0307 	and.w	r3, r3, #7
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	db0a      	blt.n	8000eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	490c      	ldr	r1, [pc, #48]	; (8000ed8 <__NVIC_SetPriority+0x4c>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	0112      	lsls	r2, r2, #4
 8000eac:	b2d2      	uxtb	r2, r2
 8000eae:	440b      	add	r3, r1
 8000eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb4:	e00a      	b.n	8000ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4908      	ldr	r1, [pc, #32]	; (8000edc <__NVIC_SetPriority+0x50>)
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f003 030f 	and.w	r3, r3, #15
 8000ec2:	3b04      	subs	r3, #4
 8000ec4:	0112      	lsls	r2, r2, #4
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	440b      	add	r3, r1
 8000eca:	761a      	strb	r2, [r3, #24]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000e100 	.word	0xe000e100
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b089      	sub	sp, #36	; 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f1c3 0307 	rsb	r3, r3, #7
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	bf28      	it	cs
 8000efe:	2304      	movcs	r3, #4
 8000f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3304      	adds	r3, #4
 8000f06:	2b06      	cmp	r3, #6
 8000f08:	d902      	bls.n	8000f10 <NVIC_EncodePriority+0x30>
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3b03      	subs	r3, #3
 8000f0e:	e000      	b.n	8000f12 <NVIC_EncodePriority+0x32>
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	f04f 32ff 	mov.w	r2, #4294967295
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	401a      	ands	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	43d9      	mvns	r1, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	4313      	orrs	r3, r2
         );
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3724      	adds	r7, #36	; 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f58:	d301      	bcc.n	8000f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00f      	b.n	8000f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <SysTick_Config+0x40>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3b01      	subs	r3, #1
 8000f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f66:	210f      	movs	r1, #15
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6c:	f7ff ff8e 	bl	8000e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <SysTick_Config+0x40>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <SysTick_Config+0x40>)
 8000f78:	2207      	movs	r2, #7
 8000f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	e000e010 	.word	0xe000e010

08000f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ff47 	bl	8000e28 <__NVIC_SetPriorityGrouping>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb4:	f7ff ff5c 	bl	8000e70 <__NVIC_GetPriorityGrouping>
 8000fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff8e 	bl	8000ee0 <NVIC_EncodePriority>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff5d 	bl	8000e8c <__NVIC_SetPriority>
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ffb0 	bl	8000f48 <SysTick_Config>
 8000fe8:	4603      	mov	r3, r0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b089      	sub	sp, #36	; 0x24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
 800100e:	e159      	b.n	80012c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001010:	2201      	movs	r2, #1
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	697a      	ldr	r2, [r7, #20]
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	429a      	cmp	r2, r3
 800102a:	f040 8148 	bne.w	80012be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 0303 	and.w	r3, r3, #3
 8001036:	2b01      	cmp	r3, #1
 8001038:	d005      	beq.n	8001046 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001042:	2b02      	cmp	r3, #2
 8001044:	d130      	bne.n	80010a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	2203      	movs	r2, #3
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43db      	mvns	r3, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	68da      	ldr	r2, [r3, #12]
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4313      	orrs	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800107c:	2201      	movs	r2, #1
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4013      	ands	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	091b      	lsrs	r3, r3, #4
 8001092:	f003 0201 	and.w	r2, r3, #1
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4313      	orrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d017      	beq.n	80010e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	2203      	movs	r2, #3
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d123      	bne.n	8001138 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	08da      	lsrs	r2, r3, #3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3208      	adds	r2, #8
 80010f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	f003 0307 	and.w	r3, r3, #7
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	220f      	movs	r2, #15
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4013      	ands	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	691a      	ldr	r2, [r3, #16]
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	f003 0307 	and.w	r3, r3, #7
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	08da      	lsrs	r2, r3, #3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3208      	adds	r2, #8
 8001132:	69b9      	ldr	r1, [r7, #24]
 8001134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	2203      	movs	r2, #3
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0203 	and.w	r2, r3, #3
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001174:	2b00      	cmp	r3, #0
 8001176:	f000 80a2 	beq.w	80012be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	4b57      	ldr	r3, [pc, #348]	; (80012dc <HAL_GPIO_Init+0x2e8>)
 8001180:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001182:	4a56      	ldr	r2, [pc, #344]	; (80012dc <HAL_GPIO_Init+0x2e8>)
 8001184:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001188:	6453      	str	r3, [r2, #68]	; 0x44
 800118a:	4b54      	ldr	r3, [pc, #336]	; (80012dc <HAL_GPIO_Init+0x2e8>)
 800118c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001196:	4a52      	ldr	r2, [pc, #328]	; (80012e0 <HAL_GPIO_Init+0x2ec>)
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	089b      	lsrs	r3, r3, #2
 800119c:	3302      	adds	r3, #2
 800119e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f003 0303 	and.w	r3, r3, #3
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	220f      	movs	r2, #15
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a49      	ldr	r2, [pc, #292]	; (80012e4 <HAL_GPIO_Init+0x2f0>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d019      	beq.n	80011f6 <HAL_GPIO_Init+0x202>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a48      	ldr	r2, [pc, #288]	; (80012e8 <HAL_GPIO_Init+0x2f4>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d013      	beq.n	80011f2 <HAL_GPIO_Init+0x1fe>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a47      	ldr	r2, [pc, #284]	; (80012ec <HAL_GPIO_Init+0x2f8>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d00d      	beq.n	80011ee <HAL_GPIO_Init+0x1fa>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a46      	ldr	r2, [pc, #280]	; (80012f0 <HAL_GPIO_Init+0x2fc>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d007      	beq.n	80011ea <HAL_GPIO_Init+0x1f6>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a45      	ldr	r2, [pc, #276]	; (80012f4 <HAL_GPIO_Init+0x300>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d101      	bne.n	80011e6 <HAL_GPIO_Init+0x1f2>
 80011e2:	2304      	movs	r3, #4
 80011e4:	e008      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011e6:	2307      	movs	r3, #7
 80011e8:	e006      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011ea:	2303      	movs	r3, #3
 80011ec:	e004      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011ee:	2302      	movs	r3, #2
 80011f0:	e002      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011f6:	2300      	movs	r3, #0
 80011f8:	69fa      	ldr	r2, [r7, #28]
 80011fa:	f002 0203 	and.w	r2, r2, #3
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	4093      	lsls	r3, r2
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001208:	4935      	ldr	r1, [pc, #212]	; (80012e0 <HAL_GPIO_Init+0x2ec>)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	3302      	adds	r3, #2
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001216:	4b38      	ldr	r3, [pc, #224]	; (80012f8 <HAL_GPIO_Init+0x304>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4313      	orrs	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800123a:	4a2f      	ldr	r2, [pc, #188]	; (80012f8 <HAL_GPIO_Init+0x304>)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001240:	4b2d      	ldr	r3, [pc, #180]	; (80012f8 <HAL_GPIO_Init+0x304>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	43db      	mvns	r3, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4013      	ands	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d003      	beq.n	8001264 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001264:	4a24      	ldr	r2, [pc, #144]	; (80012f8 <HAL_GPIO_Init+0x304>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800126a:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <HAL_GPIO_Init+0x304>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	43db      	mvns	r3, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4013      	ands	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800128e:	4a1a      	ldr	r2, [pc, #104]	; (80012f8 <HAL_GPIO_Init+0x304>)
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001294:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <HAL_GPIO_Init+0x304>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012b8:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <HAL_GPIO_Init+0x304>)
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3301      	adds	r3, #1
 80012c2:	61fb      	str	r3, [r7, #28]
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	2b0f      	cmp	r3, #15
 80012c8:	f67f aea2 	bls.w	8001010 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	3724      	adds	r7, #36	; 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40013800 	.word	0x40013800
 80012e4:	40020000 	.word	0x40020000
 80012e8:	40020400 	.word	0x40020400
 80012ec:	40020800 	.word	0x40020800
 80012f0:	40020c00 	.word	0x40020c00
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40013c00 	.word	0x40013c00

080012fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691a      	ldr	r2, [r3, #16]
 800130c:	887b      	ldrh	r3, [r7, #2]
 800130e:	4013      	ands	r3, r2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001314:	2301      	movs	r3, #1
 8001316:	73fb      	strb	r3, [r7, #15]
 8001318:	e001      	b.n	800131e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800131a:	2300      	movs	r3, #0
 800131c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800131e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	807b      	strh	r3, [r7, #2]
 8001338:	4613      	mov	r3, r2
 800133a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800133c:	787b      	ldrb	r3, [r7, #1]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d003      	beq.n	800134a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001342:	887a      	ldrh	r2, [r7, #2]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001348:	e003      	b.n	8001352 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800134a:	887b      	ldrh	r3, [r7, #2]
 800134c:	041a      	lsls	r2, r3, #16
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	619a      	str	r2, [r3, #24]
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
	...

08001360 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e267      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	2b00      	cmp	r3, #0
 800137c:	d075      	beq.n	800146a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800137e:	4b88      	ldr	r3, [pc, #544]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 030c 	and.w	r3, r3, #12
 8001386:	2b04      	cmp	r3, #4
 8001388:	d00c      	beq.n	80013a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800138a:	4b85      	ldr	r3, [pc, #532]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001392:	2b08      	cmp	r3, #8
 8001394:	d112      	bne.n	80013bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001396:	4b82      	ldr	r3, [pc, #520]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800139e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013a2:	d10b      	bne.n	80013bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a4:	4b7e      	ldr	r3, [pc, #504]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d05b      	beq.n	8001468 <HAL_RCC_OscConfig+0x108>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d157      	bne.n	8001468 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e242      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013c4:	d106      	bne.n	80013d4 <HAL_RCC_OscConfig+0x74>
 80013c6:	4b76      	ldr	r3, [pc, #472]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a75      	ldr	r2, [pc, #468]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013d0:	6013      	str	r3, [r2, #0]
 80013d2:	e01d      	b.n	8001410 <HAL_RCC_OscConfig+0xb0>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013dc:	d10c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x98>
 80013de:	4b70      	ldr	r3, [pc, #448]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a6f      	ldr	r2, [pc, #444]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013e8:	6013      	str	r3, [r2, #0]
 80013ea:	4b6d      	ldr	r3, [pc, #436]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a6c      	ldr	r2, [pc, #432]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	e00b      	b.n	8001410 <HAL_RCC_OscConfig+0xb0>
 80013f8:	4b69      	ldr	r3, [pc, #420]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a68      	ldr	r2, [pc, #416]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80013fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	4b66      	ldr	r3, [pc, #408]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a65      	ldr	r2, [pc, #404]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 800140a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800140e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d013      	beq.n	8001440 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001418:	f7ff fcd6 	bl	8000dc8 <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001420:	f7ff fcd2 	bl	8000dc8 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	; 0x64
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e207      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001432:	4b5b      	ldr	r3, [pc, #364]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d0f0      	beq.n	8001420 <HAL_RCC_OscConfig+0xc0>
 800143e:	e014      	b.n	800146a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001440:	f7ff fcc2 	bl	8000dc8 <HAL_GetTick>
 8001444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001446:	e008      	b.n	800145a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001448:	f7ff fcbe 	bl	8000dc8 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	2b64      	cmp	r3, #100	; 0x64
 8001454:	d901      	bls.n	800145a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e1f3      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800145a:	4b51      	ldr	r3, [pc, #324]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1f0      	bne.n	8001448 <HAL_RCC_OscConfig+0xe8>
 8001466:	e000      	b.n	800146a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d063      	beq.n	800153e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001476:	4b4a      	ldr	r3, [pc, #296]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f003 030c 	and.w	r3, r3, #12
 800147e:	2b00      	cmp	r3, #0
 8001480:	d00b      	beq.n	800149a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001482:	4b47      	ldr	r3, [pc, #284]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800148a:	2b08      	cmp	r3, #8
 800148c:	d11c      	bne.n	80014c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800148e:	4b44      	ldr	r3, [pc, #272]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d116      	bne.n	80014c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149a:	4b41      	ldr	r3, [pc, #260]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0302 	and.w	r3, r3, #2
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d005      	beq.n	80014b2 <HAL_RCC_OscConfig+0x152>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d001      	beq.n	80014b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e1c7      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b2:	4b3b      	ldr	r3, [pc, #236]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4937      	ldr	r1, [pc, #220]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80014c2:	4313      	orrs	r3, r2
 80014c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014c6:	e03a      	b.n	800153e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d020      	beq.n	8001512 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014d0:	4b34      	ldr	r3, [pc, #208]	; (80015a4 <HAL_RCC_OscConfig+0x244>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d6:	f7ff fc77 	bl	8000dc8 <HAL_GetTick>
 80014da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014dc:	e008      	b.n	80014f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014de:	f7ff fc73 	bl	8000dc8 <HAL_GetTick>
 80014e2:	4602      	mov	r2, r0
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e1a8      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f0:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0f0      	beq.n	80014de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014fc:	4b28      	ldr	r3, [pc, #160]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	4925      	ldr	r1, [pc, #148]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 800150c:	4313      	orrs	r3, r2
 800150e:	600b      	str	r3, [r1, #0]
 8001510:	e015      	b.n	800153e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001512:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <HAL_RCC_OscConfig+0x244>)
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001518:	f7ff fc56 	bl	8000dc8 <HAL_GetTick>
 800151c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151e:	e008      	b.n	8001532 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001520:	f7ff fc52 	bl	8000dc8 <HAL_GetTick>
 8001524:	4602      	mov	r2, r0
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b02      	cmp	r3, #2
 800152c:	d901      	bls.n	8001532 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e187      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001532:	4b1b      	ldr	r3, [pc, #108]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0302 	and.w	r3, r3, #2
 800153a:	2b00      	cmp	r3, #0
 800153c:	d1f0      	bne.n	8001520 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0308 	and.w	r3, r3, #8
 8001546:	2b00      	cmp	r3, #0
 8001548:	d036      	beq.n	80015b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d016      	beq.n	8001580 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <HAL_RCC_OscConfig+0x248>)
 8001554:	2201      	movs	r2, #1
 8001556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001558:	f7ff fc36 	bl	8000dc8 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001560:	f7ff fc32 	bl	8000dc8 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e167      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001572:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <HAL_RCC_OscConfig+0x240>)
 8001574:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001576:	f003 0302 	and.w	r3, r3, #2
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0f0      	beq.n	8001560 <HAL_RCC_OscConfig+0x200>
 800157e:	e01b      	b.n	80015b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <HAL_RCC_OscConfig+0x248>)
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001586:	f7ff fc1f 	bl	8000dc8 <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800158c:	e00e      	b.n	80015ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800158e:	f7ff fc1b 	bl	8000dc8 <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d907      	bls.n	80015ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e150      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
 80015a0:	40023800 	.word	0x40023800
 80015a4:	42470000 	.word	0x42470000
 80015a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ac:	4b88      	ldr	r3, [pc, #544]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80015ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ea      	bne.n	800158e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	f000 8097 	beq.w	80016f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c6:	2300      	movs	r3, #0
 80015c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ca:	4b81      	ldr	r3, [pc, #516]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d10f      	bne.n	80015f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	60bb      	str	r3, [r7, #8]
 80015da:	4b7d      	ldr	r3, [pc, #500]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80015dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015de:	4a7c      	ldr	r2, [pc, #496]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80015e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e4:	6413      	str	r3, [r2, #64]	; 0x40
 80015e6:	4b7a      	ldr	r3, [pc, #488]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015f2:	2301      	movs	r3, #1
 80015f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f6:	4b77      	ldr	r3, [pc, #476]	; (80017d4 <HAL_RCC_OscConfig+0x474>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d118      	bne.n	8001634 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001602:	4b74      	ldr	r3, [pc, #464]	; (80017d4 <HAL_RCC_OscConfig+0x474>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a73      	ldr	r2, [pc, #460]	; (80017d4 <HAL_RCC_OscConfig+0x474>)
 8001608:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800160c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160e:	f7ff fbdb 	bl	8000dc8 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001616:	f7ff fbd7 	bl	8000dc8 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e10c      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001628:	4b6a      	ldr	r3, [pc, #424]	; (80017d4 <HAL_RCC_OscConfig+0x474>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001630:	2b00      	cmp	r3, #0
 8001632:	d0f0      	beq.n	8001616 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d106      	bne.n	800164a <HAL_RCC_OscConfig+0x2ea>
 800163c:	4b64      	ldr	r3, [pc, #400]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001640:	4a63      	ldr	r2, [pc, #396]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6713      	str	r3, [r2, #112]	; 0x70
 8001648:	e01c      	b.n	8001684 <HAL_RCC_OscConfig+0x324>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b05      	cmp	r3, #5
 8001650:	d10c      	bne.n	800166c <HAL_RCC_OscConfig+0x30c>
 8001652:	4b5f      	ldr	r3, [pc, #380]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001656:	4a5e      	ldr	r2, [pc, #376]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001658:	f043 0304 	orr.w	r3, r3, #4
 800165c:	6713      	str	r3, [r2, #112]	; 0x70
 800165e:	4b5c      	ldr	r3, [pc, #368]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001662:	4a5b      	ldr	r2, [pc, #364]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6713      	str	r3, [r2, #112]	; 0x70
 800166a:	e00b      	b.n	8001684 <HAL_RCC_OscConfig+0x324>
 800166c:	4b58      	ldr	r3, [pc, #352]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 800166e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001670:	4a57      	ldr	r2, [pc, #348]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001672:	f023 0301 	bic.w	r3, r3, #1
 8001676:	6713      	str	r3, [r2, #112]	; 0x70
 8001678:	4b55      	ldr	r3, [pc, #340]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 800167a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800167c:	4a54      	ldr	r2, [pc, #336]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 800167e:	f023 0304 	bic.w	r3, r3, #4
 8001682:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d015      	beq.n	80016b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168c:	f7ff fb9c 	bl	8000dc8 <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001692:	e00a      	b.n	80016aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001694:	f7ff fb98 	bl	8000dc8 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	f241 3288 	movw	r2, #5000	; 0x1388
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e0cb      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016aa:	4b49      	ldr	r3, [pc, #292]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80016ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0ee      	beq.n	8001694 <HAL_RCC_OscConfig+0x334>
 80016b6:	e014      	b.n	80016e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b8:	f7ff fb86 	bl	8000dc8 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016be:	e00a      	b.n	80016d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c0:	f7ff fb82 	bl	8000dc8 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e0b5      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016d6:	4b3e      	ldr	r3, [pc, #248]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80016d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1ee      	bne.n	80016c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016e2:	7dfb      	ldrb	r3, [r7, #23]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d105      	bne.n	80016f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e8:	4b39      	ldr	r3, [pc, #228]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	4a38      	ldr	r2, [pc, #224]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80016ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f000 80a1 	beq.w	8001840 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016fe:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f003 030c 	and.w	r3, r3, #12
 8001706:	2b08      	cmp	r3, #8
 8001708:	d05c      	beq.n	80017c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	2b02      	cmp	r3, #2
 8001710:	d141      	bne.n	8001796 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001712:	4b31      	ldr	r3, [pc, #196]	; (80017d8 <HAL_RCC_OscConfig+0x478>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001718:	f7ff fb56 	bl	8000dc8 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001720:	f7ff fb52 	bl	8000dc8 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e087      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001732:	4b27      	ldr	r3, [pc, #156]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1f0      	bne.n	8001720 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	69da      	ldr	r2, [r3, #28]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	431a      	orrs	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174c:	019b      	lsls	r3, r3, #6
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001754:	085b      	lsrs	r3, r3, #1
 8001756:	3b01      	subs	r3, #1
 8001758:	041b      	lsls	r3, r3, #16
 800175a:	431a      	orrs	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001760:	061b      	lsls	r3, r3, #24
 8001762:	491b      	ldr	r1, [pc, #108]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 8001764:	4313      	orrs	r3, r2
 8001766:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_RCC_OscConfig+0x478>)
 800176a:	2201      	movs	r2, #1
 800176c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176e:	f7ff fb2b 	bl	8000dc8 <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001776:	f7ff fb27 	bl	8000dc8 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e05c      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d0f0      	beq.n	8001776 <HAL_RCC_OscConfig+0x416>
 8001794:	e054      	b.n	8001840 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <HAL_RCC_OscConfig+0x478>)
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179c:	f7ff fb14 	bl	8000dc8 <HAL_GetTick>
 80017a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a4:	f7ff fb10 	bl	8000dc8 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e045      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_RCC_OscConfig+0x470>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f0      	bne.n	80017a4 <HAL_RCC_OscConfig+0x444>
 80017c2:	e03d      	b.n	8001840 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d107      	bne.n	80017dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e038      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
 80017d0:	40023800 	.word	0x40023800
 80017d4:	40007000 	.word	0x40007000
 80017d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017dc:	4b1b      	ldr	r3, [pc, #108]	; (800184c <HAL_RCC_OscConfig+0x4ec>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d028      	beq.n	800183c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d121      	bne.n	800183c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001802:	429a      	cmp	r2, r3
 8001804:	d11a      	bne.n	800183c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800180c:	4013      	ands	r3, r2
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001812:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001814:	4293      	cmp	r3, r2
 8001816:	d111      	bne.n	800183c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001822:	085b      	lsrs	r3, r3, #1
 8001824:	3b01      	subs	r3, #1
 8001826:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001828:	429a      	cmp	r2, r3
 800182a:	d107      	bne.n	800183c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001836:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001838:	429a      	cmp	r2, r3
 800183a:	d001      	beq.n	8001840 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e000      	b.n	8001842 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	40023800 	.word	0x40023800

08001850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e0cc      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001864:	4b68      	ldr	r3, [pc, #416]	; (8001a08 <HAL_RCC_ClockConfig+0x1b8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d90c      	bls.n	800188c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001872:	4b65      	ldr	r3, [pc, #404]	; (8001a08 <HAL_RCC_ClockConfig+0x1b8>)
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800187a:	4b63      	ldr	r3, [pc, #396]	; (8001a08 <HAL_RCC_ClockConfig+0x1b8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d001      	beq.n	800188c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e0b8      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d020      	beq.n	80018da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d005      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a4:	4b59      	ldr	r3, [pc, #356]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	4a58      	ldr	r2, [pc, #352]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0308 	and.w	r3, r3, #8
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d005      	beq.n	80018c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018bc:	4b53      	ldr	r3, [pc, #332]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	4a52      	ldr	r2, [pc, #328]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c8:	4b50      	ldr	r3, [pc, #320]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	494d      	ldr	r1, [pc, #308]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d044      	beq.n	8001970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d107      	bne.n	80018fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b47      	ldr	r3, [pc, #284]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d119      	bne.n	800192e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e07f      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	2b02      	cmp	r3, #2
 8001904:	d003      	beq.n	800190e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800190a:	2b03      	cmp	r3, #3
 800190c:	d107      	bne.n	800191e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800190e:	4b3f      	ldr	r3, [pc, #252]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d109      	bne.n	800192e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e06f      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191e:	4b3b      	ldr	r3, [pc, #236]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e067      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800192e:	4b37      	ldr	r3, [pc, #220]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f023 0203 	bic.w	r2, r3, #3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	4934      	ldr	r1, [pc, #208]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 800193c:	4313      	orrs	r3, r2
 800193e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001940:	f7ff fa42 	bl	8000dc8 <HAL_GetTick>
 8001944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001946:	e00a      	b.n	800195e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001948:	f7ff fa3e 	bl	8000dc8 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	; 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e04f      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800195e:	4b2b      	ldr	r3, [pc, #172]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 020c 	and.w	r2, r3, #12
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	429a      	cmp	r2, r3
 800196e:	d1eb      	bne.n	8001948 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001970:	4b25      	ldr	r3, [pc, #148]	; (8001a08 <HAL_RCC_ClockConfig+0x1b8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0307 	and.w	r3, r3, #7
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d20c      	bcs.n	8001998 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197e:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <HAL_RCC_ClockConfig+0x1b8>)
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	b2d2      	uxtb	r2, r2
 8001984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001986:	4b20      	ldr	r3, [pc, #128]	; (8001a08 <HAL_RCC_ClockConfig+0x1b8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d001      	beq.n	8001998 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e032      	b.n	80019fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d008      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a4:	4b19      	ldr	r3, [pc, #100]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	4916      	ldr	r1, [pc, #88]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0308 	and.w	r3, r3, #8
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d009      	beq.n	80019d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	691b      	ldr	r3, [r3, #16]
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	490e      	ldr	r1, [pc, #56]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019d6:	f000 f821 	bl	8001a1c <HAL_RCC_GetSysClockFreq>
 80019da:	4602      	mov	r2, r0
 80019dc:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <HAL_RCC_ClockConfig+0x1bc>)
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	091b      	lsrs	r3, r3, #4
 80019e2:	f003 030f 	and.w	r3, r3, #15
 80019e6:	490a      	ldr	r1, [pc, #40]	; (8001a10 <HAL_RCC_ClockConfig+0x1c0>)
 80019e8:	5ccb      	ldrb	r3, [r1, r3]
 80019ea:	fa22 f303 	lsr.w	r3, r2, r3
 80019ee:	4a09      	ldr	r2, [pc, #36]	; (8001a14 <HAL_RCC_ClockConfig+0x1c4>)
 80019f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019f2:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <HAL_RCC_ClockConfig+0x1c8>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff f9a2 	bl	8000d40 <HAL_InitTick>

  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023c00 	.word	0x40023c00
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	08003934 	.word	0x08003934
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000004 	.word	0x20000004

08001a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a20:	b090      	sub	sp, #64	; 0x40
 8001a22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a24:	2300      	movs	r3, #0
 8001a26:	637b      	str	r3, [r7, #52]	; 0x34
 8001a28:	2300      	movs	r3, #0
 8001a2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a34:	4b59      	ldr	r3, [pc, #356]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 030c 	and.w	r3, r3, #12
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d00d      	beq.n	8001a5c <HAL_RCC_GetSysClockFreq+0x40>
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	f200 80a1 	bhi.w	8001b88 <HAL_RCC_GetSysClockFreq+0x16c>
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d002      	beq.n	8001a50 <HAL_RCC_GetSysClockFreq+0x34>
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	d003      	beq.n	8001a56 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a4e:	e09b      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a50:	4b53      	ldr	r3, [pc, #332]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a52:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001a54:	e09b      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a56:	4b53      	ldr	r3, [pc, #332]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a58:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a5a:	e098      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a5c:	4b4f      	ldr	r3, [pc, #316]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a66:	4b4d      	ldr	r3, [pc, #308]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d028      	beq.n	8001ac4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a72:	4b4a      	ldr	r3, [pc, #296]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	099b      	lsrs	r3, r3, #6
 8001a78:	2200      	movs	r2, #0
 8001a7a:	623b      	str	r3, [r7, #32]
 8001a7c:	627a      	str	r2, [r7, #36]	; 0x24
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a84:	2100      	movs	r1, #0
 8001a86:	4b47      	ldr	r3, [pc, #284]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a88:	fb03 f201 	mul.w	r2, r3, r1
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	fb00 f303 	mul.w	r3, r0, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	4a43      	ldr	r2, [pc, #268]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a96:	fba0 1202 	umull	r1, r2, r0, r2
 8001a9a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a9c:	460a      	mov	r2, r1
 8001a9e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001aa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001aa2:	4413      	add	r3, r2
 8001aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	61bb      	str	r3, [r7, #24]
 8001aac:	61fa      	str	r2, [r7, #28]
 8001aae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ab2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ab6:	f7fe fbe3 	bl	8000280 <__aeabi_uldivmod>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4613      	mov	r3, r2
 8001ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ac2:	e053      	b.n	8001b6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac4:	4b35      	ldr	r3, [pc, #212]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	099b      	lsrs	r3, r3, #6
 8001aca:	2200      	movs	r2, #0
 8001acc:	613b      	str	r3, [r7, #16]
 8001ace:	617a      	str	r2, [r7, #20]
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001ad6:	f04f 0b00 	mov.w	fp, #0
 8001ada:	4652      	mov	r2, sl
 8001adc:	465b      	mov	r3, fp
 8001ade:	f04f 0000 	mov.w	r0, #0
 8001ae2:	f04f 0100 	mov.w	r1, #0
 8001ae6:	0159      	lsls	r1, r3, #5
 8001ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aec:	0150      	lsls	r0, r2, #5
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	ebb2 080a 	subs.w	r8, r2, sl
 8001af6:	eb63 090b 	sbc.w	r9, r3, fp
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	f04f 0300 	mov.w	r3, #0
 8001b02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b0e:	ebb2 0408 	subs.w	r4, r2, r8
 8001b12:	eb63 0509 	sbc.w	r5, r3, r9
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	f04f 0300 	mov.w	r3, #0
 8001b1e:	00eb      	lsls	r3, r5, #3
 8001b20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b24:	00e2      	lsls	r2, r4, #3
 8001b26:	4614      	mov	r4, r2
 8001b28:	461d      	mov	r5, r3
 8001b2a:	eb14 030a 	adds.w	r3, r4, sl
 8001b2e:	603b      	str	r3, [r7, #0]
 8001b30:	eb45 030b 	adc.w	r3, r5, fp
 8001b34:	607b      	str	r3, [r7, #4]
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b42:	4629      	mov	r1, r5
 8001b44:	028b      	lsls	r3, r1, #10
 8001b46:	4621      	mov	r1, r4
 8001b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	028a      	lsls	r2, r1, #10
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b56:	2200      	movs	r2, #0
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	60fa      	str	r2, [r7, #12]
 8001b5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b60:	f7fe fb8e 	bl	8000280 <__aeabi_uldivmod>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4613      	mov	r3, r2
 8001b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b6c:	4b0b      	ldr	r3, [pc, #44]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	0c1b      	lsrs	r3, r3, #16
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	3301      	adds	r3, #1
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001b7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b84:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b86:	e002      	b.n	8001b8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b8a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3740      	adds	r7, #64	; 0x40
 8001b94:	46bd      	mov	sp, r7
 8001b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	00f42400 	.word	0x00f42400
 8001ba4:	017d7840 	.word	0x017d7840

08001ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bac:	4b03      	ldr	r3, [pc, #12]	; (8001bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bae:	681b      	ldr	r3, [r3, #0]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	20000000 	.word	0x20000000

08001bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bc4:	f7ff fff0 	bl	8001ba8 <HAL_RCC_GetHCLKFreq>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	0a9b      	lsrs	r3, r3, #10
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	4903      	ldr	r1, [pc, #12]	; (8001be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd6:	5ccb      	ldrb	r3, [r1, r3]
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	08003944 	.word	0x08003944

08001be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001bec:	f7ff ffdc 	bl	8001ba8 <HAL_RCC_GetHCLKFreq>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	0b5b      	lsrs	r3, r3, #13
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	4903      	ldr	r1, [pc, #12]	; (8001c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfe:	5ccb      	ldrb	r3, [r1, r3]
 8001c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	08003944 	.word	0x08003944

08001c10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e041      	b.n	8001ca6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d106      	bne.n	8001c3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f7fe fef4 	bl	8000a24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2202      	movs	r2, #2
 8001c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3304      	adds	r3, #4
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4610      	mov	r0, r2
 8001c50:	f000 f950 	bl	8001ef4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2201      	movs	r2, #1
 8001c68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2201      	movs	r2, #1
 8001c88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d001      	beq.n	8001cc8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e03c      	b.n	8001d42 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2202      	movs	r2, #2
 8001ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a1e      	ldr	r2, [pc, #120]	; (8001d50 <HAL_TIM_Base_Start+0xa0>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d018      	beq.n	8001d0c <HAL_TIM_Base_Start+0x5c>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ce2:	d013      	beq.n	8001d0c <HAL_TIM_Base_Start+0x5c>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a1a      	ldr	r2, [pc, #104]	; (8001d54 <HAL_TIM_Base_Start+0xa4>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d00e      	beq.n	8001d0c <HAL_TIM_Base_Start+0x5c>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a19      	ldr	r2, [pc, #100]	; (8001d58 <HAL_TIM_Base_Start+0xa8>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d009      	beq.n	8001d0c <HAL_TIM_Base_Start+0x5c>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a17      	ldr	r2, [pc, #92]	; (8001d5c <HAL_TIM_Base_Start+0xac>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d004      	beq.n	8001d0c <HAL_TIM_Base_Start+0x5c>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a16      	ldr	r2, [pc, #88]	; (8001d60 <HAL_TIM_Base_Start+0xb0>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d111      	bne.n	8001d30 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2b06      	cmp	r3, #6
 8001d1c:	d010      	beq.n	8001d40 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f042 0201 	orr.w	r2, r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d2e:	e007      	b.n	8001d40 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40010000 	.word	0x40010000
 8001d54:	40000400 	.word	0x40000400
 8001d58:	40000800 	.word	0x40000800
 8001d5c:	40000c00 	.word	0x40000c00
 8001d60:	40014000 	.word	0x40014000

08001d64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d101      	bne.n	8001d80 <HAL_TIM_ConfigClockSource+0x1c>
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	e0b4      	b.n	8001eea <HAL_TIM_ConfigClockSource+0x186>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001d9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001da6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68ba      	ldr	r2, [r7, #8]
 8001dae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001db8:	d03e      	beq.n	8001e38 <HAL_TIM_ConfigClockSource+0xd4>
 8001dba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001dbe:	f200 8087 	bhi.w	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001dc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dc6:	f000 8086 	beq.w	8001ed6 <HAL_TIM_ConfigClockSource+0x172>
 8001dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001dce:	d87f      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001dd0:	2b70      	cmp	r3, #112	; 0x70
 8001dd2:	d01a      	beq.n	8001e0a <HAL_TIM_ConfigClockSource+0xa6>
 8001dd4:	2b70      	cmp	r3, #112	; 0x70
 8001dd6:	d87b      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001dd8:	2b60      	cmp	r3, #96	; 0x60
 8001dda:	d050      	beq.n	8001e7e <HAL_TIM_ConfigClockSource+0x11a>
 8001ddc:	2b60      	cmp	r3, #96	; 0x60
 8001dde:	d877      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001de0:	2b50      	cmp	r3, #80	; 0x50
 8001de2:	d03c      	beq.n	8001e5e <HAL_TIM_ConfigClockSource+0xfa>
 8001de4:	2b50      	cmp	r3, #80	; 0x50
 8001de6:	d873      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001de8:	2b40      	cmp	r3, #64	; 0x40
 8001dea:	d058      	beq.n	8001e9e <HAL_TIM_ConfigClockSource+0x13a>
 8001dec:	2b40      	cmp	r3, #64	; 0x40
 8001dee:	d86f      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001df0:	2b30      	cmp	r3, #48	; 0x30
 8001df2:	d064      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001df4:	2b30      	cmp	r3, #48	; 0x30
 8001df6:	d86b      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001df8:	2b20      	cmp	r3, #32
 8001dfa:	d060      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001dfc:	2b20      	cmp	r3, #32
 8001dfe:	d867      	bhi.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d05c      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001e04:	2b10      	cmp	r3, #16
 8001e06:	d05a      	beq.n	8001ebe <HAL_TIM_ConfigClockSource+0x15a>
 8001e08:	e062      	b.n	8001ed0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	6899      	ldr	r1, [r3, #8]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	f000 f965 	bl	80020e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001e2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	609a      	str	r2, [r3, #8]
      break;
 8001e36:	e04f      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6818      	ldr	r0, [r3, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	6899      	ldr	r1, [r3, #8]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f000 f94e 	bl	80020e8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e5a:	609a      	str	r2, [r3, #8]
      break;
 8001e5c:	e03c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6818      	ldr	r0, [r3, #0]
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	6859      	ldr	r1, [r3, #4]
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	f000 f8c2 	bl	8001ff4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2150      	movs	r1, #80	; 0x50
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 f91b 	bl	80020b2 <TIM_ITRx_SetConfig>
      break;
 8001e7c:	e02c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	6859      	ldr	r1, [r3, #4]
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	f000 f8e1 	bl	8002052 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2160      	movs	r1, #96	; 0x60
 8001e96:	4618      	mov	r0, r3
 8001e98:	f000 f90b 	bl	80020b2 <TIM_ITRx_SetConfig>
      break;
 8001e9c:	e01c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	6859      	ldr	r1, [r3, #4]
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	f000 f8a2 	bl	8001ff4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2140      	movs	r1, #64	; 0x40
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 f8fb 	bl	80020b2 <TIM_ITRx_SetConfig>
      break;
 8001ebc:	e00c      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4610      	mov	r0, r2
 8001eca:	f000 f8f2 	bl	80020b2 <TIM_ITRx_SetConfig>
      break;
 8001ece:	e003      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ed4:	e000      	b.n	8001ed8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001ed6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a34      	ldr	r2, [pc, #208]	; (8001fd8 <TIM_Base_SetConfig+0xe4>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d00f      	beq.n	8001f2c <TIM_Base_SetConfig+0x38>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f12:	d00b      	beq.n	8001f2c <TIM_Base_SetConfig+0x38>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a31      	ldr	r2, [pc, #196]	; (8001fdc <TIM_Base_SetConfig+0xe8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d007      	beq.n	8001f2c <TIM_Base_SetConfig+0x38>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a30      	ldr	r2, [pc, #192]	; (8001fe0 <TIM_Base_SetConfig+0xec>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d003      	beq.n	8001f2c <TIM_Base_SetConfig+0x38>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a2f      	ldr	r2, [pc, #188]	; (8001fe4 <TIM_Base_SetConfig+0xf0>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d108      	bne.n	8001f3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a25      	ldr	r2, [pc, #148]	; (8001fd8 <TIM_Base_SetConfig+0xe4>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d01b      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4c:	d017      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a22      	ldr	r2, [pc, #136]	; (8001fdc <TIM_Base_SetConfig+0xe8>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d013      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a21      	ldr	r2, [pc, #132]	; (8001fe0 <TIM_Base_SetConfig+0xec>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00f      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a20      	ldr	r2, [pc, #128]	; (8001fe4 <TIM_Base_SetConfig+0xf0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d00b      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a1f      	ldr	r2, [pc, #124]	; (8001fe8 <TIM_Base_SetConfig+0xf4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d007      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a1e      	ldr	r2, [pc, #120]	; (8001fec <TIM_Base_SetConfig+0xf8>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d003      	beq.n	8001f7e <TIM_Base_SetConfig+0x8a>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a1d      	ldr	r2, [pc, #116]	; (8001ff0 <TIM_Base_SetConfig+0xfc>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d108      	bne.n	8001f90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a08      	ldr	r2, [pc, #32]	; (8001fd8 <TIM_Base_SetConfig+0xe4>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d103      	bne.n	8001fc4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	691a      	ldr	r2, [r3, #16]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	615a      	str	r2, [r3, #20]
}
 8001fca:	bf00      	nop
 8001fcc:	3714      	adds	r7, #20
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40010000 	.word	0x40010000
 8001fdc:	40000400 	.word	0x40000400
 8001fe0:	40000800 	.word	0x40000800
 8001fe4:	40000c00 	.word	0x40000c00
 8001fe8:	40014000 	.word	0x40014000
 8001fec:	40014400 	.word	0x40014400
 8001ff0:	40014800 	.word	0x40014800

08001ff4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b087      	sub	sp, #28
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	6a1b      	ldr	r3, [r3, #32]
 800200a:	f023 0201 	bic.w	r2, r3, #1
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800201e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	011b      	lsls	r3, r3, #4
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4313      	orrs	r3, r2
 8002028:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	f023 030a 	bic.w	r3, r3, #10
 8002030:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	4313      	orrs	r3, r2
 8002038:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	693a      	ldr	r2, [r7, #16]
 800203e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	621a      	str	r2, [r3, #32]
}
 8002046:	bf00      	nop
 8002048:	371c      	adds	r7, #28
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002052:	b480      	push	{r7}
 8002054:	b087      	sub	sp, #28
 8002056:	af00      	add	r7, sp, #0
 8002058:	60f8      	str	r0, [r7, #12]
 800205a:	60b9      	str	r1, [r7, #8]
 800205c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	f023 0210 	bic.w	r2, r3, #16
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	699b      	ldr	r3, [r3, #24]
 800206e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800207c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	031b      	lsls	r3, r3, #12
 8002082:	697a      	ldr	r2, [r7, #20]
 8002084:	4313      	orrs	r3, r2
 8002086:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800208e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	4313      	orrs	r3, r2
 8002098:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	621a      	str	r2, [r3, #32]
}
 80020a6:	bf00      	nop
 80020a8:	371c      	adds	r7, #28
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b085      	sub	sp, #20
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
 80020ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	f043 0307 	orr.w	r3, r3, #7
 80020d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68fa      	ldr	r2, [r7, #12]
 80020da:	609a      	str	r2, [r3, #8]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002102:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	021a      	lsls	r2, r3, #8
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	431a      	orrs	r2, r3
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	4313      	orrs	r3, r2
 8002110:	697a      	ldr	r2, [r7, #20]
 8002112:	4313      	orrs	r3, r2
 8002114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	697a      	ldr	r2, [r7, #20]
 800211a:	609a      	str	r2, [r3, #8]
}
 800211c:	bf00      	nop
 800211e:	371c      	adds	r7, #28
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002138:	2b01      	cmp	r3, #1
 800213a:	d101      	bne.n	8002140 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800213c:	2302      	movs	r3, #2
 800213e:	e050      	b.n	80021e2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2201      	movs	r2, #1
 8002144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2202      	movs	r2, #2
 800214c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002166:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4313      	orrs	r3, r2
 8002170:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1c      	ldr	r2, [pc, #112]	; (80021f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d018      	beq.n	80021b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800218c:	d013      	beq.n	80021b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a18      	ldr	r2, [pc, #96]	; (80021f4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d00e      	beq.n	80021b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a16      	ldr	r2, [pc, #88]	; (80021f8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d009      	beq.n	80021b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a15      	ldr	r2, [pc, #84]	; (80021fc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d004      	beq.n	80021b6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a13      	ldr	r2, [pc, #76]	; (8002200 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d10c      	bne.n	80021d0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68ba      	ldr	r2, [r7, #8]
 80021ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40000400 	.word	0x40000400
 80021f8:	40000800 	.word	0x40000800
 80021fc:	40000c00 	.word	0x40000c00
 8002200:	40014000 	.word	0x40014000

08002204 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e03f      	b.n	8002296 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d106      	bne.n	8002230 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7fe fc1c 	bl	8000a68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2224      	movs	r2, #36	; 0x24
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002246:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002248:	6878      	ldr	r0, [r7, #4]
 800224a:	f000 f929 	bl	80024a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	691a      	ldr	r2, [r3, #16]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800225c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	695a      	ldr	r2, [r3, #20]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800226c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800227c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2220      	movs	r2, #32
 8002288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b08a      	sub	sp, #40	; 0x28
 80022a2:	af02      	add	r7, sp, #8
 80022a4:	60f8      	str	r0, [r7, #12]
 80022a6:	60b9      	str	r1, [r7, #8]
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	4613      	mov	r3, r2
 80022ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	2b20      	cmp	r3, #32
 80022bc:	d17c      	bne.n	80023b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d002      	beq.n	80022ca <HAL_UART_Transmit+0x2c>
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e075      	b.n	80023ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_UART_Transmit+0x3e>
 80022d8:	2302      	movs	r3, #2
 80022da:	e06e      	b.n	80023ba <HAL_UART_Transmit+0x11c>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2221      	movs	r2, #33	; 0x21
 80022ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022f2:	f7fe fd69 	bl	8000dc8 <HAL_GetTick>
 80022f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	88fa      	ldrh	r2, [r7, #6]
 80022fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	88fa      	ldrh	r2, [r7, #6]
 8002302:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800230c:	d108      	bne.n	8002320 <HAL_UART_Transmit+0x82>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d104      	bne.n	8002320 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	61bb      	str	r3, [r7, #24]
 800231e:	e003      	b.n	8002328 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002324:	2300      	movs	r3, #0
 8002326:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002330:	e02a      	b.n	8002388 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	2200      	movs	r2, #0
 800233a:	2180      	movs	r1, #128	; 0x80
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 f840 	bl	80023c2 <UART_WaitOnFlagUntilTimeout>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e036      	b.n	80023ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10b      	bne.n	800236a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002360:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	3302      	adds	r3, #2
 8002366:	61bb      	str	r3, [r7, #24]
 8002368:	e007      	b.n	800237a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	781a      	ldrb	r2, [r3, #0]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	3301      	adds	r3, #1
 8002378:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800237e:	b29b      	uxth	r3, r3
 8002380:	3b01      	subs	r3, #1
 8002382:	b29a      	uxth	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800238c:	b29b      	uxth	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1cf      	bne.n	8002332 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	2200      	movs	r2, #0
 800239a:	2140      	movs	r1, #64	; 0x40
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f000 f810 	bl	80023c2 <UART_WaitOnFlagUntilTimeout>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e006      	b.n	80023ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	e000      	b.n	80023ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80023b8:	2302      	movs	r3, #2
  }
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3720      	adds	r7, #32
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b090      	sub	sp, #64	; 0x40
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	603b      	str	r3, [r7, #0]
 80023ce:	4613      	mov	r3, r2
 80023d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023d2:	e050      	b.n	8002476 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023da:	d04c      	beq.n	8002476 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80023dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d007      	beq.n	80023f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80023e2:	f7fe fcf1 	bl	8000dc8 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d241      	bcs.n	8002476 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	330c      	adds	r3, #12
 80023f8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023fc:	e853 3f00 	ldrex	r3, [r3]
 8002400:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002408:	63fb      	str	r3, [r7, #60]	; 0x3c
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	330c      	adds	r3, #12
 8002410:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002412:	637a      	str	r2, [r7, #52]	; 0x34
 8002414:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002416:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002418:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800241a:	e841 2300 	strex	r3, r2, [r1]
 800241e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1e5      	bne.n	80023f2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	3314      	adds	r3, #20
 800242c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	e853 3f00 	ldrex	r3, [r3]
 8002434:	613b      	str	r3, [r7, #16]
   return(result);
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	f023 0301 	bic.w	r3, r3, #1
 800243c:	63bb      	str	r3, [r7, #56]	; 0x38
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	3314      	adds	r3, #20
 8002444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002446:	623a      	str	r2, [r7, #32]
 8002448:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244a:	69f9      	ldr	r1, [r7, #28]
 800244c:	6a3a      	ldr	r2, [r7, #32]
 800244e:	e841 2300 	strex	r3, r2, [r1]
 8002452:	61bb      	str	r3, [r7, #24]
   return(result);
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1e5      	bne.n	8002426 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2220      	movs	r2, #32
 800245e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2220      	movs	r2, #32
 8002466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e00f      	b.n	8002496 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	4013      	ands	r3, r2
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	429a      	cmp	r2, r3
 8002484:	bf0c      	ite	eq
 8002486:	2301      	moveq	r3, #1
 8002488:	2300      	movne	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	429a      	cmp	r2, r3
 8002492:	d09f      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3740      	adds	r7, #64	; 0x40
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024a4:	b0c0      	sub	sp, #256	; 0x100
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80024b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024bc:	68d9      	ldr	r1, [r3, #12]
 80024be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	ea40 0301 	orr.w	r3, r0, r1
 80024c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	431a      	orrs	r2, r3
 80024d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	431a      	orrs	r2, r3
 80024e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80024ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80024f8:	f021 010c 	bic.w	r1, r1, #12
 80024fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002506:	430b      	orrs	r3, r1
 8002508:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800250a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800251a:	6999      	ldr	r1, [r3, #24]
 800251c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	ea40 0301 	orr.w	r3, r0, r1
 8002526:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	4b8f      	ldr	r3, [pc, #572]	; (800276c <UART_SetConfig+0x2cc>)
 8002530:	429a      	cmp	r2, r3
 8002532:	d005      	beq.n	8002540 <UART_SetConfig+0xa0>
 8002534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	4b8d      	ldr	r3, [pc, #564]	; (8002770 <UART_SetConfig+0x2d0>)
 800253c:	429a      	cmp	r2, r3
 800253e:	d104      	bne.n	800254a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002540:	f7ff fb52 	bl	8001be8 <HAL_RCC_GetPCLK2Freq>
 8002544:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002548:	e003      	b.n	8002552 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800254a:	f7ff fb39 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 800254e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800255c:	f040 810c 	bne.w	8002778 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002560:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002564:	2200      	movs	r2, #0
 8002566:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800256a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800256e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002572:	4622      	mov	r2, r4
 8002574:	462b      	mov	r3, r5
 8002576:	1891      	adds	r1, r2, r2
 8002578:	65b9      	str	r1, [r7, #88]	; 0x58
 800257a:	415b      	adcs	r3, r3
 800257c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800257e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002582:	4621      	mov	r1, r4
 8002584:	eb12 0801 	adds.w	r8, r2, r1
 8002588:	4629      	mov	r1, r5
 800258a:	eb43 0901 	adc.w	r9, r3, r1
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800259a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800259e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025a2:	4690      	mov	r8, r2
 80025a4:	4699      	mov	r9, r3
 80025a6:	4623      	mov	r3, r4
 80025a8:	eb18 0303 	adds.w	r3, r8, r3
 80025ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80025b0:	462b      	mov	r3, r5
 80025b2:	eb49 0303 	adc.w	r3, r9, r3
 80025b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80025ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80025c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80025ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80025ce:	460b      	mov	r3, r1
 80025d0:	18db      	adds	r3, r3, r3
 80025d2:	653b      	str	r3, [r7, #80]	; 0x50
 80025d4:	4613      	mov	r3, r2
 80025d6:	eb42 0303 	adc.w	r3, r2, r3
 80025da:	657b      	str	r3, [r7, #84]	; 0x54
 80025dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80025e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80025e4:	f7fd fe4c 	bl	8000280 <__aeabi_uldivmod>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4b61      	ldr	r3, [pc, #388]	; (8002774 <UART_SetConfig+0x2d4>)
 80025ee:	fba3 2302 	umull	r2, r3, r3, r2
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	011c      	lsls	r4, r3, #4
 80025f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025fa:	2200      	movs	r2, #0
 80025fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002600:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002604:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002608:	4642      	mov	r2, r8
 800260a:	464b      	mov	r3, r9
 800260c:	1891      	adds	r1, r2, r2
 800260e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002610:	415b      	adcs	r3, r3
 8002612:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002614:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002618:	4641      	mov	r1, r8
 800261a:	eb12 0a01 	adds.w	sl, r2, r1
 800261e:	4649      	mov	r1, r9
 8002620:	eb43 0b01 	adc.w	fp, r3, r1
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002630:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002634:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002638:	4692      	mov	sl, r2
 800263a:	469b      	mov	fp, r3
 800263c:	4643      	mov	r3, r8
 800263e:	eb1a 0303 	adds.w	r3, sl, r3
 8002642:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002646:	464b      	mov	r3, r9
 8002648:	eb4b 0303 	adc.w	r3, fp, r3
 800264c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800265c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002660:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002664:	460b      	mov	r3, r1
 8002666:	18db      	adds	r3, r3, r3
 8002668:	643b      	str	r3, [r7, #64]	; 0x40
 800266a:	4613      	mov	r3, r2
 800266c:	eb42 0303 	adc.w	r3, r2, r3
 8002670:	647b      	str	r3, [r7, #68]	; 0x44
 8002672:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002676:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800267a:	f7fd fe01 	bl	8000280 <__aeabi_uldivmod>
 800267e:	4602      	mov	r2, r0
 8002680:	460b      	mov	r3, r1
 8002682:	4611      	mov	r1, r2
 8002684:	4b3b      	ldr	r3, [pc, #236]	; (8002774 <UART_SetConfig+0x2d4>)
 8002686:	fba3 2301 	umull	r2, r3, r3, r1
 800268a:	095b      	lsrs	r3, r3, #5
 800268c:	2264      	movs	r2, #100	; 0x64
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	1acb      	subs	r3, r1, r3
 8002694:	00db      	lsls	r3, r3, #3
 8002696:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800269a:	4b36      	ldr	r3, [pc, #216]	; (8002774 <UART_SetConfig+0x2d4>)
 800269c:	fba3 2302 	umull	r2, r3, r3, r2
 80026a0:	095b      	lsrs	r3, r3, #5
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80026a8:	441c      	add	r4, r3
 80026aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026ae:	2200      	movs	r2, #0
 80026b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80026b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80026b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80026bc:	4642      	mov	r2, r8
 80026be:	464b      	mov	r3, r9
 80026c0:	1891      	adds	r1, r2, r2
 80026c2:	63b9      	str	r1, [r7, #56]	; 0x38
 80026c4:	415b      	adcs	r3, r3
 80026c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80026cc:	4641      	mov	r1, r8
 80026ce:	1851      	adds	r1, r2, r1
 80026d0:	6339      	str	r1, [r7, #48]	; 0x30
 80026d2:	4649      	mov	r1, r9
 80026d4:	414b      	adcs	r3, r1
 80026d6:	637b      	str	r3, [r7, #52]	; 0x34
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	f04f 0300 	mov.w	r3, #0
 80026e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80026e4:	4659      	mov	r1, fp
 80026e6:	00cb      	lsls	r3, r1, #3
 80026e8:	4651      	mov	r1, sl
 80026ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026ee:	4651      	mov	r1, sl
 80026f0:	00ca      	lsls	r2, r1, #3
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	4603      	mov	r3, r0
 80026f8:	4642      	mov	r2, r8
 80026fa:	189b      	adds	r3, r3, r2
 80026fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002700:	464b      	mov	r3, r9
 8002702:	460a      	mov	r2, r1
 8002704:	eb42 0303 	adc.w	r3, r2, r3
 8002708:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800270c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002718:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800271c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002720:	460b      	mov	r3, r1
 8002722:	18db      	adds	r3, r3, r3
 8002724:	62bb      	str	r3, [r7, #40]	; 0x28
 8002726:	4613      	mov	r3, r2
 8002728:	eb42 0303 	adc.w	r3, r2, r3
 800272c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800272e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002732:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002736:	f7fd fda3 	bl	8000280 <__aeabi_uldivmod>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4b0d      	ldr	r3, [pc, #52]	; (8002774 <UART_SetConfig+0x2d4>)
 8002740:	fba3 1302 	umull	r1, r3, r3, r2
 8002744:	095b      	lsrs	r3, r3, #5
 8002746:	2164      	movs	r1, #100	; 0x64
 8002748:	fb01 f303 	mul.w	r3, r1, r3
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	3332      	adds	r3, #50	; 0x32
 8002752:	4a08      	ldr	r2, [pc, #32]	; (8002774 <UART_SetConfig+0x2d4>)
 8002754:	fba2 2303 	umull	r2, r3, r2, r3
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	f003 0207 	and.w	r2, r3, #7
 800275e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4422      	add	r2, r4
 8002766:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002768:	e105      	b.n	8002976 <UART_SetConfig+0x4d6>
 800276a:	bf00      	nop
 800276c:	40011000 	.word	0x40011000
 8002770:	40011400 	.word	0x40011400
 8002774:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002778:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800277c:	2200      	movs	r2, #0
 800277e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002782:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002786:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800278a:	4642      	mov	r2, r8
 800278c:	464b      	mov	r3, r9
 800278e:	1891      	adds	r1, r2, r2
 8002790:	6239      	str	r1, [r7, #32]
 8002792:	415b      	adcs	r3, r3
 8002794:	627b      	str	r3, [r7, #36]	; 0x24
 8002796:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800279a:	4641      	mov	r1, r8
 800279c:	1854      	adds	r4, r2, r1
 800279e:	4649      	mov	r1, r9
 80027a0:	eb43 0501 	adc.w	r5, r3, r1
 80027a4:	f04f 0200 	mov.w	r2, #0
 80027a8:	f04f 0300 	mov.w	r3, #0
 80027ac:	00eb      	lsls	r3, r5, #3
 80027ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027b2:	00e2      	lsls	r2, r4, #3
 80027b4:	4614      	mov	r4, r2
 80027b6:	461d      	mov	r5, r3
 80027b8:	4643      	mov	r3, r8
 80027ba:	18e3      	adds	r3, r4, r3
 80027bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80027c0:	464b      	mov	r3, r9
 80027c2:	eb45 0303 	adc.w	r3, r5, r3
 80027c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80027ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80027d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80027e6:	4629      	mov	r1, r5
 80027e8:	008b      	lsls	r3, r1, #2
 80027ea:	4621      	mov	r1, r4
 80027ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027f0:	4621      	mov	r1, r4
 80027f2:	008a      	lsls	r2, r1, #2
 80027f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80027f8:	f7fd fd42 	bl	8000280 <__aeabi_uldivmod>
 80027fc:	4602      	mov	r2, r0
 80027fe:	460b      	mov	r3, r1
 8002800:	4b60      	ldr	r3, [pc, #384]	; (8002984 <UART_SetConfig+0x4e4>)
 8002802:	fba3 2302 	umull	r2, r3, r3, r2
 8002806:	095b      	lsrs	r3, r3, #5
 8002808:	011c      	lsls	r4, r3, #4
 800280a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800280e:	2200      	movs	r2, #0
 8002810:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002814:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002818:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800281c:	4642      	mov	r2, r8
 800281e:	464b      	mov	r3, r9
 8002820:	1891      	adds	r1, r2, r2
 8002822:	61b9      	str	r1, [r7, #24]
 8002824:	415b      	adcs	r3, r3
 8002826:	61fb      	str	r3, [r7, #28]
 8002828:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800282c:	4641      	mov	r1, r8
 800282e:	1851      	adds	r1, r2, r1
 8002830:	6139      	str	r1, [r7, #16]
 8002832:	4649      	mov	r1, r9
 8002834:	414b      	adcs	r3, r1
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002844:	4659      	mov	r1, fp
 8002846:	00cb      	lsls	r3, r1, #3
 8002848:	4651      	mov	r1, sl
 800284a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800284e:	4651      	mov	r1, sl
 8002850:	00ca      	lsls	r2, r1, #3
 8002852:	4610      	mov	r0, r2
 8002854:	4619      	mov	r1, r3
 8002856:	4603      	mov	r3, r0
 8002858:	4642      	mov	r2, r8
 800285a:	189b      	adds	r3, r3, r2
 800285c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002860:	464b      	mov	r3, r9
 8002862:	460a      	mov	r2, r1
 8002864:	eb42 0303 	adc.w	r3, r2, r3
 8002868:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800286c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	67bb      	str	r3, [r7, #120]	; 0x78
 8002876:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	f04f 0300 	mov.w	r3, #0
 8002880:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002884:	4649      	mov	r1, r9
 8002886:	008b      	lsls	r3, r1, #2
 8002888:	4641      	mov	r1, r8
 800288a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800288e:	4641      	mov	r1, r8
 8002890:	008a      	lsls	r2, r1, #2
 8002892:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002896:	f7fd fcf3 	bl	8000280 <__aeabi_uldivmod>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	4b39      	ldr	r3, [pc, #228]	; (8002984 <UART_SetConfig+0x4e4>)
 80028a0:	fba3 1302 	umull	r1, r3, r3, r2
 80028a4:	095b      	lsrs	r3, r3, #5
 80028a6:	2164      	movs	r1, #100	; 0x64
 80028a8:	fb01 f303 	mul.w	r3, r1, r3
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	3332      	adds	r3, #50	; 0x32
 80028b2:	4a34      	ldr	r2, [pc, #208]	; (8002984 <UART_SetConfig+0x4e4>)
 80028b4:	fba2 2303 	umull	r2, r3, r2, r3
 80028b8:	095b      	lsrs	r3, r3, #5
 80028ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028be:	441c      	add	r4, r3
 80028c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028c4:	2200      	movs	r2, #0
 80028c6:	673b      	str	r3, [r7, #112]	; 0x70
 80028c8:	677a      	str	r2, [r7, #116]	; 0x74
 80028ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80028ce:	4642      	mov	r2, r8
 80028d0:	464b      	mov	r3, r9
 80028d2:	1891      	adds	r1, r2, r2
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	415b      	adcs	r3, r3
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028de:	4641      	mov	r1, r8
 80028e0:	1851      	adds	r1, r2, r1
 80028e2:	6039      	str	r1, [r7, #0]
 80028e4:	4649      	mov	r1, r9
 80028e6:	414b      	adcs	r3, r1
 80028e8:	607b      	str	r3, [r7, #4]
 80028ea:	f04f 0200 	mov.w	r2, #0
 80028ee:	f04f 0300 	mov.w	r3, #0
 80028f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028f6:	4659      	mov	r1, fp
 80028f8:	00cb      	lsls	r3, r1, #3
 80028fa:	4651      	mov	r1, sl
 80028fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002900:	4651      	mov	r1, sl
 8002902:	00ca      	lsls	r2, r1, #3
 8002904:	4610      	mov	r0, r2
 8002906:	4619      	mov	r1, r3
 8002908:	4603      	mov	r3, r0
 800290a:	4642      	mov	r2, r8
 800290c:	189b      	adds	r3, r3, r2
 800290e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002910:	464b      	mov	r3, r9
 8002912:	460a      	mov	r2, r1
 8002914:	eb42 0303 	adc.w	r3, r2, r3
 8002918:	66fb      	str	r3, [r7, #108]	; 0x6c
 800291a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	663b      	str	r3, [r7, #96]	; 0x60
 8002924:	667a      	str	r2, [r7, #100]	; 0x64
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	f04f 0300 	mov.w	r3, #0
 800292e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002932:	4649      	mov	r1, r9
 8002934:	008b      	lsls	r3, r1, #2
 8002936:	4641      	mov	r1, r8
 8002938:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800293c:	4641      	mov	r1, r8
 800293e:	008a      	lsls	r2, r1, #2
 8002940:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002944:	f7fd fc9c 	bl	8000280 <__aeabi_uldivmod>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4b0d      	ldr	r3, [pc, #52]	; (8002984 <UART_SetConfig+0x4e4>)
 800294e:	fba3 1302 	umull	r1, r3, r3, r2
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	2164      	movs	r1, #100	; 0x64
 8002956:	fb01 f303 	mul.w	r3, r1, r3
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	011b      	lsls	r3, r3, #4
 800295e:	3332      	adds	r3, #50	; 0x32
 8002960:	4a08      	ldr	r2, [pc, #32]	; (8002984 <UART_SetConfig+0x4e4>)
 8002962:	fba2 2303 	umull	r2, r3, r2, r3
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	f003 020f 	and.w	r2, r3, #15
 800296c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4422      	add	r2, r4
 8002974:	609a      	str	r2, [r3, #8]
}
 8002976:	bf00      	nop
 8002978:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800297c:	46bd      	mov	sp, r7
 800297e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002982:	bf00      	nop
 8002984:	51eb851f 	.word	0x51eb851f

08002988 <__errno>:
 8002988:	4b01      	ldr	r3, [pc, #4]	; (8002990 <__errno+0x8>)
 800298a:	6818      	ldr	r0, [r3, #0]
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	2000000c 	.word	0x2000000c

08002994 <__libc_init_array>:
 8002994:	b570      	push	{r4, r5, r6, lr}
 8002996:	4d0d      	ldr	r5, [pc, #52]	; (80029cc <__libc_init_array+0x38>)
 8002998:	4c0d      	ldr	r4, [pc, #52]	; (80029d0 <__libc_init_array+0x3c>)
 800299a:	1b64      	subs	r4, r4, r5
 800299c:	10a4      	asrs	r4, r4, #2
 800299e:	2600      	movs	r6, #0
 80029a0:	42a6      	cmp	r6, r4
 80029a2:	d109      	bne.n	80029b8 <__libc_init_array+0x24>
 80029a4:	4d0b      	ldr	r5, [pc, #44]	; (80029d4 <__libc_init_array+0x40>)
 80029a6:	4c0c      	ldr	r4, [pc, #48]	; (80029d8 <__libc_init_array+0x44>)
 80029a8:	f000 ffae 	bl	8003908 <_init>
 80029ac:	1b64      	subs	r4, r4, r5
 80029ae:	10a4      	asrs	r4, r4, #2
 80029b0:	2600      	movs	r6, #0
 80029b2:	42a6      	cmp	r6, r4
 80029b4:	d105      	bne.n	80029c2 <__libc_init_array+0x2e>
 80029b6:	bd70      	pop	{r4, r5, r6, pc}
 80029b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80029bc:	4798      	blx	r3
 80029be:	3601      	adds	r6, #1
 80029c0:	e7ee      	b.n	80029a0 <__libc_init_array+0xc>
 80029c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80029c6:	4798      	blx	r3
 80029c8:	3601      	adds	r6, #1
 80029ca:	e7f2      	b.n	80029b2 <__libc_init_array+0x1e>
 80029cc:	080039ec 	.word	0x080039ec
 80029d0:	080039ec 	.word	0x080039ec
 80029d4:	080039ec 	.word	0x080039ec
 80029d8:	080039f0 	.word	0x080039f0

080029dc <memset>:
 80029dc:	4402      	add	r2, r0
 80029de:	4603      	mov	r3, r0
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d100      	bne.n	80029e6 <memset+0xa>
 80029e4:	4770      	bx	lr
 80029e6:	f803 1b01 	strb.w	r1, [r3], #1
 80029ea:	e7f9      	b.n	80029e0 <memset+0x4>

080029ec <iprintf>:
 80029ec:	b40f      	push	{r0, r1, r2, r3}
 80029ee:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <iprintf+0x2c>)
 80029f0:	b513      	push	{r0, r1, r4, lr}
 80029f2:	681c      	ldr	r4, [r3, #0]
 80029f4:	b124      	cbz	r4, 8002a00 <iprintf+0x14>
 80029f6:	69a3      	ldr	r3, [r4, #24]
 80029f8:	b913      	cbnz	r3, 8002a00 <iprintf+0x14>
 80029fa:	4620      	mov	r0, r4
 80029fc:	f000 f866 	bl	8002acc <__sinit>
 8002a00:	ab05      	add	r3, sp, #20
 8002a02:	9a04      	ldr	r2, [sp, #16]
 8002a04:	68a1      	ldr	r1, [r4, #8]
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	4620      	mov	r0, r4
 8002a0a:	f000 f9bd 	bl	8002d88 <_vfiprintf_r>
 8002a0e:	b002      	add	sp, #8
 8002a10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a14:	b004      	add	sp, #16
 8002a16:	4770      	bx	lr
 8002a18:	2000000c 	.word	0x2000000c

08002a1c <std>:
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	b510      	push	{r4, lr}
 8002a20:	4604      	mov	r4, r0
 8002a22:	e9c0 3300 	strd	r3, r3, [r0]
 8002a26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a2a:	6083      	str	r3, [r0, #8]
 8002a2c:	8181      	strh	r1, [r0, #12]
 8002a2e:	6643      	str	r3, [r0, #100]	; 0x64
 8002a30:	81c2      	strh	r2, [r0, #14]
 8002a32:	6183      	str	r3, [r0, #24]
 8002a34:	4619      	mov	r1, r3
 8002a36:	2208      	movs	r2, #8
 8002a38:	305c      	adds	r0, #92	; 0x5c
 8002a3a:	f7ff ffcf 	bl	80029dc <memset>
 8002a3e:	4b05      	ldr	r3, [pc, #20]	; (8002a54 <std+0x38>)
 8002a40:	6263      	str	r3, [r4, #36]	; 0x24
 8002a42:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <std+0x3c>)
 8002a44:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a46:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <std+0x40>)
 8002a48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a4a:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <std+0x44>)
 8002a4c:	6224      	str	r4, [r4, #32]
 8002a4e:	6323      	str	r3, [r4, #48]	; 0x30
 8002a50:	bd10      	pop	{r4, pc}
 8002a52:	bf00      	nop
 8002a54:	08003331 	.word	0x08003331
 8002a58:	08003353 	.word	0x08003353
 8002a5c:	0800338b 	.word	0x0800338b
 8002a60:	080033af 	.word	0x080033af

08002a64 <_cleanup_r>:
 8002a64:	4901      	ldr	r1, [pc, #4]	; (8002a6c <_cleanup_r+0x8>)
 8002a66:	f000 b8af 	b.w	8002bc8 <_fwalk_reent>
 8002a6a:	bf00      	nop
 8002a6c:	08003689 	.word	0x08003689

08002a70 <__sfmoreglue>:
 8002a70:	b570      	push	{r4, r5, r6, lr}
 8002a72:	2268      	movs	r2, #104	; 0x68
 8002a74:	1e4d      	subs	r5, r1, #1
 8002a76:	4355      	muls	r5, r2
 8002a78:	460e      	mov	r6, r1
 8002a7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a7e:	f000 f8e5 	bl	8002c4c <_malloc_r>
 8002a82:	4604      	mov	r4, r0
 8002a84:	b140      	cbz	r0, 8002a98 <__sfmoreglue+0x28>
 8002a86:	2100      	movs	r1, #0
 8002a88:	e9c0 1600 	strd	r1, r6, [r0]
 8002a8c:	300c      	adds	r0, #12
 8002a8e:	60a0      	str	r0, [r4, #8]
 8002a90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002a94:	f7ff ffa2 	bl	80029dc <memset>
 8002a98:	4620      	mov	r0, r4
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}

08002a9c <__sfp_lock_acquire>:
 8002a9c:	4801      	ldr	r0, [pc, #4]	; (8002aa4 <__sfp_lock_acquire+0x8>)
 8002a9e:	f000 b8b3 	b.w	8002c08 <__retarget_lock_acquire_recursive>
 8002aa2:	bf00      	nop
 8002aa4:	20000121 	.word	0x20000121

08002aa8 <__sfp_lock_release>:
 8002aa8:	4801      	ldr	r0, [pc, #4]	; (8002ab0 <__sfp_lock_release+0x8>)
 8002aaa:	f000 b8ae 	b.w	8002c0a <__retarget_lock_release_recursive>
 8002aae:	bf00      	nop
 8002ab0:	20000121 	.word	0x20000121

08002ab4 <__sinit_lock_acquire>:
 8002ab4:	4801      	ldr	r0, [pc, #4]	; (8002abc <__sinit_lock_acquire+0x8>)
 8002ab6:	f000 b8a7 	b.w	8002c08 <__retarget_lock_acquire_recursive>
 8002aba:	bf00      	nop
 8002abc:	20000122 	.word	0x20000122

08002ac0 <__sinit_lock_release>:
 8002ac0:	4801      	ldr	r0, [pc, #4]	; (8002ac8 <__sinit_lock_release+0x8>)
 8002ac2:	f000 b8a2 	b.w	8002c0a <__retarget_lock_release_recursive>
 8002ac6:	bf00      	nop
 8002ac8:	20000122 	.word	0x20000122

08002acc <__sinit>:
 8002acc:	b510      	push	{r4, lr}
 8002ace:	4604      	mov	r4, r0
 8002ad0:	f7ff fff0 	bl	8002ab4 <__sinit_lock_acquire>
 8002ad4:	69a3      	ldr	r3, [r4, #24]
 8002ad6:	b11b      	cbz	r3, 8002ae0 <__sinit+0x14>
 8002ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002adc:	f7ff bff0 	b.w	8002ac0 <__sinit_lock_release>
 8002ae0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002ae4:	6523      	str	r3, [r4, #80]	; 0x50
 8002ae6:	4b13      	ldr	r3, [pc, #76]	; (8002b34 <__sinit+0x68>)
 8002ae8:	4a13      	ldr	r2, [pc, #76]	; (8002b38 <__sinit+0x6c>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	62a2      	str	r2, [r4, #40]	; 0x28
 8002aee:	42a3      	cmp	r3, r4
 8002af0:	bf04      	itt	eq
 8002af2:	2301      	moveq	r3, #1
 8002af4:	61a3      	streq	r3, [r4, #24]
 8002af6:	4620      	mov	r0, r4
 8002af8:	f000 f820 	bl	8002b3c <__sfp>
 8002afc:	6060      	str	r0, [r4, #4]
 8002afe:	4620      	mov	r0, r4
 8002b00:	f000 f81c 	bl	8002b3c <__sfp>
 8002b04:	60a0      	str	r0, [r4, #8]
 8002b06:	4620      	mov	r0, r4
 8002b08:	f000 f818 	bl	8002b3c <__sfp>
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	60e0      	str	r0, [r4, #12]
 8002b10:	2104      	movs	r1, #4
 8002b12:	6860      	ldr	r0, [r4, #4]
 8002b14:	f7ff ff82 	bl	8002a1c <std>
 8002b18:	68a0      	ldr	r0, [r4, #8]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	2109      	movs	r1, #9
 8002b1e:	f7ff ff7d 	bl	8002a1c <std>
 8002b22:	68e0      	ldr	r0, [r4, #12]
 8002b24:	2202      	movs	r2, #2
 8002b26:	2112      	movs	r1, #18
 8002b28:	f7ff ff78 	bl	8002a1c <std>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	61a3      	str	r3, [r4, #24]
 8002b30:	e7d2      	b.n	8002ad8 <__sinit+0xc>
 8002b32:	bf00      	nop
 8002b34:	0800394c 	.word	0x0800394c
 8002b38:	08002a65 	.word	0x08002a65

08002b3c <__sfp>:
 8002b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b3e:	4607      	mov	r7, r0
 8002b40:	f7ff ffac 	bl	8002a9c <__sfp_lock_acquire>
 8002b44:	4b1e      	ldr	r3, [pc, #120]	; (8002bc0 <__sfp+0x84>)
 8002b46:	681e      	ldr	r6, [r3, #0]
 8002b48:	69b3      	ldr	r3, [r6, #24]
 8002b4a:	b913      	cbnz	r3, 8002b52 <__sfp+0x16>
 8002b4c:	4630      	mov	r0, r6
 8002b4e:	f7ff ffbd 	bl	8002acc <__sinit>
 8002b52:	3648      	adds	r6, #72	; 0x48
 8002b54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	d503      	bpl.n	8002b64 <__sfp+0x28>
 8002b5c:	6833      	ldr	r3, [r6, #0]
 8002b5e:	b30b      	cbz	r3, 8002ba4 <__sfp+0x68>
 8002b60:	6836      	ldr	r6, [r6, #0]
 8002b62:	e7f7      	b.n	8002b54 <__sfp+0x18>
 8002b64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002b68:	b9d5      	cbnz	r5, 8002ba0 <__sfp+0x64>
 8002b6a:	4b16      	ldr	r3, [pc, #88]	; (8002bc4 <__sfp+0x88>)
 8002b6c:	60e3      	str	r3, [r4, #12]
 8002b6e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002b72:	6665      	str	r5, [r4, #100]	; 0x64
 8002b74:	f000 f847 	bl	8002c06 <__retarget_lock_init_recursive>
 8002b78:	f7ff ff96 	bl	8002aa8 <__sfp_lock_release>
 8002b7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002b80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002b84:	6025      	str	r5, [r4, #0]
 8002b86:	61a5      	str	r5, [r4, #24]
 8002b88:	2208      	movs	r2, #8
 8002b8a:	4629      	mov	r1, r5
 8002b8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002b90:	f7ff ff24 	bl	80029dc <memset>
 8002b94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002b98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ba0:	3468      	adds	r4, #104	; 0x68
 8002ba2:	e7d9      	b.n	8002b58 <__sfp+0x1c>
 8002ba4:	2104      	movs	r1, #4
 8002ba6:	4638      	mov	r0, r7
 8002ba8:	f7ff ff62 	bl	8002a70 <__sfmoreglue>
 8002bac:	4604      	mov	r4, r0
 8002bae:	6030      	str	r0, [r6, #0]
 8002bb0:	2800      	cmp	r0, #0
 8002bb2:	d1d5      	bne.n	8002b60 <__sfp+0x24>
 8002bb4:	f7ff ff78 	bl	8002aa8 <__sfp_lock_release>
 8002bb8:	230c      	movs	r3, #12
 8002bba:	603b      	str	r3, [r7, #0]
 8002bbc:	e7ee      	b.n	8002b9c <__sfp+0x60>
 8002bbe:	bf00      	nop
 8002bc0:	0800394c 	.word	0x0800394c
 8002bc4:	ffff0001 	.word	0xffff0001

08002bc8 <_fwalk_reent>:
 8002bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bcc:	4606      	mov	r6, r0
 8002bce:	4688      	mov	r8, r1
 8002bd0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002bd4:	2700      	movs	r7, #0
 8002bd6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bda:	f1b9 0901 	subs.w	r9, r9, #1
 8002bde:	d505      	bpl.n	8002bec <_fwalk_reent+0x24>
 8002be0:	6824      	ldr	r4, [r4, #0]
 8002be2:	2c00      	cmp	r4, #0
 8002be4:	d1f7      	bne.n	8002bd6 <_fwalk_reent+0xe>
 8002be6:	4638      	mov	r0, r7
 8002be8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bec:	89ab      	ldrh	r3, [r5, #12]
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d907      	bls.n	8002c02 <_fwalk_reent+0x3a>
 8002bf2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	d003      	beq.n	8002c02 <_fwalk_reent+0x3a>
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	4630      	mov	r0, r6
 8002bfe:	47c0      	blx	r8
 8002c00:	4307      	orrs	r7, r0
 8002c02:	3568      	adds	r5, #104	; 0x68
 8002c04:	e7e9      	b.n	8002bda <_fwalk_reent+0x12>

08002c06 <__retarget_lock_init_recursive>:
 8002c06:	4770      	bx	lr

08002c08 <__retarget_lock_acquire_recursive>:
 8002c08:	4770      	bx	lr

08002c0a <__retarget_lock_release_recursive>:
 8002c0a:	4770      	bx	lr

08002c0c <sbrk_aligned>:
 8002c0c:	b570      	push	{r4, r5, r6, lr}
 8002c0e:	4e0e      	ldr	r6, [pc, #56]	; (8002c48 <sbrk_aligned+0x3c>)
 8002c10:	460c      	mov	r4, r1
 8002c12:	6831      	ldr	r1, [r6, #0]
 8002c14:	4605      	mov	r5, r0
 8002c16:	b911      	cbnz	r1, 8002c1e <sbrk_aligned+0x12>
 8002c18:	f000 fb7a 	bl	8003310 <_sbrk_r>
 8002c1c:	6030      	str	r0, [r6, #0]
 8002c1e:	4621      	mov	r1, r4
 8002c20:	4628      	mov	r0, r5
 8002c22:	f000 fb75 	bl	8003310 <_sbrk_r>
 8002c26:	1c43      	adds	r3, r0, #1
 8002c28:	d00a      	beq.n	8002c40 <sbrk_aligned+0x34>
 8002c2a:	1cc4      	adds	r4, r0, #3
 8002c2c:	f024 0403 	bic.w	r4, r4, #3
 8002c30:	42a0      	cmp	r0, r4
 8002c32:	d007      	beq.n	8002c44 <sbrk_aligned+0x38>
 8002c34:	1a21      	subs	r1, r4, r0
 8002c36:	4628      	mov	r0, r5
 8002c38:	f000 fb6a 	bl	8003310 <_sbrk_r>
 8002c3c:	3001      	adds	r0, #1
 8002c3e:	d101      	bne.n	8002c44 <sbrk_aligned+0x38>
 8002c40:	f04f 34ff 	mov.w	r4, #4294967295
 8002c44:	4620      	mov	r0, r4
 8002c46:	bd70      	pop	{r4, r5, r6, pc}
 8002c48:	20000128 	.word	0x20000128

08002c4c <_malloc_r>:
 8002c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c50:	1ccd      	adds	r5, r1, #3
 8002c52:	f025 0503 	bic.w	r5, r5, #3
 8002c56:	3508      	adds	r5, #8
 8002c58:	2d0c      	cmp	r5, #12
 8002c5a:	bf38      	it	cc
 8002c5c:	250c      	movcc	r5, #12
 8002c5e:	2d00      	cmp	r5, #0
 8002c60:	4607      	mov	r7, r0
 8002c62:	db01      	blt.n	8002c68 <_malloc_r+0x1c>
 8002c64:	42a9      	cmp	r1, r5
 8002c66:	d905      	bls.n	8002c74 <_malloc_r+0x28>
 8002c68:	230c      	movs	r3, #12
 8002c6a:	603b      	str	r3, [r7, #0]
 8002c6c:	2600      	movs	r6, #0
 8002c6e:	4630      	mov	r0, r6
 8002c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c74:	4e2e      	ldr	r6, [pc, #184]	; (8002d30 <_malloc_r+0xe4>)
 8002c76:	f000 fdbb 	bl	80037f0 <__malloc_lock>
 8002c7a:	6833      	ldr	r3, [r6, #0]
 8002c7c:	461c      	mov	r4, r3
 8002c7e:	bb34      	cbnz	r4, 8002cce <_malloc_r+0x82>
 8002c80:	4629      	mov	r1, r5
 8002c82:	4638      	mov	r0, r7
 8002c84:	f7ff ffc2 	bl	8002c0c <sbrk_aligned>
 8002c88:	1c43      	adds	r3, r0, #1
 8002c8a:	4604      	mov	r4, r0
 8002c8c:	d14d      	bne.n	8002d2a <_malloc_r+0xde>
 8002c8e:	6834      	ldr	r4, [r6, #0]
 8002c90:	4626      	mov	r6, r4
 8002c92:	2e00      	cmp	r6, #0
 8002c94:	d140      	bne.n	8002d18 <_malloc_r+0xcc>
 8002c96:	6823      	ldr	r3, [r4, #0]
 8002c98:	4631      	mov	r1, r6
 8002c9a:	4638      	mov	r0, r7
 8002c9c:	eb04 0803 	add.w	r8, r4, r3
 8002ca0:	f000 fb36 	bl	8003310 <_sbrk_r>
 8002ca4:	4580      	cmp	r8, r0
 8002ca6:	d13a      	bne.n	8002d1e <_malloc_r+0xd2>
 8002ca8:	6821      	ldr	r1, [r4, #0]
 8002caa:	3503      	adds	r5, #3
 8002cac:	1a6d      	subs	r5, r5, r1
 8002cae:	f025 0503 	bic.w	r5, r5, #3
 8002cb2:	3508      	adds	r5, #8
 8002cb4:	2d0c      	cmp	r5, #12
 8002cb6:	bf38      	it	cc
 8002cb8:	250c      	movcc	r5, #12
 8002cba:	4629      	mov	r1, r5
 8002cbc:	4638      	mov	r0, r7
 8002cbe:	f7ff ffa5 	bl	8002c0c <sbrk_aligned>
 8002cc2:	3001      	adds	r0, #1
 8002cc4:	d02b      	beq.n	8002d1e <_malloc_r+0xd2>
 8002cc6:	6823      	ldr	r3, [r4, #0]
 8002cc8:	442b      	add	r3, r5
 8002cca:	6023      	str	r3, [r4, #0]
 8002ccc:	e00e      	b.n	8002cec <_malloc_r+0xa0>
 8002cce:	6822      	ldr	r2, [r4, #0]
 8002cd0:	1b52      	subs	r2, r2, r5
 8002cd2:	d41e      	bmi.n	8002d12 <_malloc_r+0xc6>
 8002cd4:	2a0b      	cmp	r2, #11
 8002cd6:	d916      	bls.n	8002d06 <_malloc_r+0xba>
 8002cd8:	1961      	adds	r1, r4, r5
 8002cda:	42a3      	cmp	r3, r4
 8002cdc:	6025      	str	r5, [r4, #0]
 8002cde:	bf18      	it	ne
 8002ce0:	6059      	strne	r1, [r3, #4]
 8002ce2:	6863      	ldr	r3, [r4, #4]
 8002ce4:	bf08      	it	eq
 8002ce6:	6031      	streq	r1, [r6, #0]
 8002ce8:	5162      	str	r2, [r4, r5]
 8002cea:	604b      	str	r3, [r1, #4]
 8002cec:	4638      	mov	r0, r7
 8002cee:	f104 060b 	add.w	r6, r4, #11
 8002cf2:	f000 fd83 	bl	80037fc <__malloc_unlock>
 8002cf6:	f026 0607 	bic.w	r6, r6, #7
 8002cfa:	1d23      	adds	r3, r4, #4
 8002cfc:	1af2      	subs	r2, r6, r3
 8002cfe:	d0b6      	beq.n	8002c6e <_malloc_r+0x22>
 8002d00:	1b9b      	subs	r3, r3, r6
 8002d02:	50a3      	str	r3, [r4, r2]
 8002d04:	e7b3      	b.n	8002c6e <_malloc_r+0x22>
 8002d06:	6862      	ldr	r2, [r4, #4]
 8002d08:	42a3      	cmp	r3, r4
 8002d0a:	bf0c      	ite	eq
 8002d0c:	6032      	streq	r2, [r6, #0]
 8002d0e:	605a      	strne	r2, [r3, #4]
 8002d10:	e7ec      	b.n	8002cec <_malloc_r+0xa0>
 8002d12:	4623      	mov	r3, r4
 8002d14:	6864      	ldr	r4, [r4, #4]
 8002d16:	e7b2      	b.n	8002c7e <_malloc_r+0x32>
 8002d18:	4634      	mov	r4, r6
 8002d1a:	6876      	ldr	r6, [r6, #4]
 8002d1c:	e7b9      	b.n	8002c92 <_malloc_r+0x46>
 8002d1e:	230c      	movs	r3, #12
 8002d20:	603b      	str	r3, [r7, #0]
 8002d22:	4638      	mov	r0, r7
 8002d24:	f000 fd6a 	bl	80037fc <__malloc_unlock>
 8002d28:	e7a1      	b.n	8002c6e <_malloc_r+0x22>
 8002d2a:	6025      	str	r5, [r4, #0]
 8002d2c:	e7de      	b.n	8002cec <_malloc_r+0xa0>
 8002d2e:	bf00      	nop
 8002d30:	20000124 	.word	0x20000124

08002d34 <__sfputc_r>:
 8002d34:	6893      	ldr	r3, [r2, #8]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	b410      	push	{r4}
 8002d3c:	6093      	str	r3, [r2, #8]
 8002d3e:	da08      	bge.n	8002d52 <__sfputc_r+0x1e>
 8002d40:	6994      	ldr	r4, [r2, #24]
 8002d42:	42a3      	cmp	r3, r4
 8002d44:	db01      	blt.n	8002d4a <__sfputc_r+0x16>
 8002d46:	290a      	cmp	r1, #10
 8002d48:	d103      	bne.n	8002d52 <__sfputc_r+0x1e>
 8002d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d4e:	f000 bb33 	b.w	80033b8 <__swbuf_r>
 8002d52:	6813      	ldr	r3, [r2, #0]
 8002d54:	1c58      	adds	r0, r3, #1
 8002d56:	6010      	str	r0, [r2, #0]
 8002d58:	7019      	strb	r1, [r3, #0]
 8002d5a:	4608      	mov	r0, r1
 8002d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <__sfputs_r>:
 8002d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d64:	4606      	mov	r6, r0
 8002d66:	460f      	mov	r7, r1
 8002d68:	4614      	mov	r4, r2
 8002d6a:	18d5      	adds	r5, r2, r3
 8002d6c:	42ac      	cmp	r4, r5
 8002d6e:	d101      	bne.n	8002d74 <__sfputs_r+0x12>
 8002d70:	2000      	movs	r0, #0
 8002d72:	e007      	b.n	8002d84 <__sfputs_r+0x22>
 8002d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d78:	463a      	mov	r2, r7
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	f7ff ffda 	bl	8002d34 <__sfputc_r>
 8002d80:	1c43      	adds	r3, r0, #1
 8002d82:	d1f3      	bne.n	8002d6c <__sfputs_r+0xa>
 8002d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002d88 <_vfiprintf_r>:
 8002d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d8c:	460d      	mov	r5, r1
 8002d8e:	b09d      	sub	sp, #116	; 0x74
 8002d90:	4614      	mov	r4, r2
 8002d92:	4698      	mov	r8, r3
 8002d94:	4606      	mov	r6, r0
 8002d96:	b118      	cbz	r0, 8002da0 <_vfiprintf_r+0x18>
 8002d98:	6983      	ldr	r3, [r0, #24]
 8002d9a:	b90b      	cbnz	r3, 8002da0 <_vfiprintf_r+0x18>
 8002d9c:	f7ff fe96 	bl	8002acc <__sinit>
 8002da0:	4b89      	ldr	r3, [pc, #548]	; (8002fc8 <_vfiprintf_r+0x240>)
 8002da2:	429d      	cmp	r5, r3
 8002da4:	d11b      	bne.n	8002dde <_vfiprintf_r+0x56>
 8002da6:	6875      	ldr	r5, [r6, #4]
 8002da8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002daa:	07d9      	lsls	r1, r3, #31
 8002dac:	d405      	bmi.n	8002dba <_vfiprintf_r+0x32>
 8002dae:	89ab      	ldrh	r3, [r5, #12]
 8002db0:	059a      	lsls	r2, r3, #22
 8002db2:	d402      	bmi.n	8002dba <_vfiprintf_r+0x32>
 8002db4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002db6:	f7ff ff27 	bl	8002c08 <__retarget_lock_acquire_recursive>
 8002dba:	89ab      	ldrh	r3, [r5, #12]
 8002dbc:	071b      	lsls	r3, r3, #28
 8002dbe:	d501      	bpl.n	8002dc4 <_vfiprintf_r+0x3c>
 8002dc0:	692b      	ldr	r3, [r5, #16]
 8002dc2:	b9eb      	cbnz	r3, 8002e00 <_vfiprintf_r+0x78>
 8002dc4:	4629      	mov	r1, r5
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	f000 fb5a 	bl	8003480 <__swsetup_r>
 8002dcc:	b1c0      	cbz	r0, 8002e00 <_vfiprintf_r+0x78>
 8002dce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dd0:	07dc      	lsls	r4, r3, #31
 8002dd2:	d50e      	bpl.n	8002df2 <_vfiprintf_r+0x6a>
 8002dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd8:	b01d      	add	sp, #116	; 0x74
 8002dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dde:	4b7b      	ldr	r3, [pc, #492]	; (8002fcc <_vfiprintf_r+0x244>)
 8002de0:	429d      	cmp	r5, r3
 8002de2:	d101      	bne.n	8002de8 <_vfiprintf_r+0x60>
 8002de4:	68b5      	ldr	r5, [r6, #8]
 8002de6:	e7df      	b.n	8002da8 <_vfiprintf_r+0x20>
 8002de8:	4b79      	ldr	r3, [pc, #484]	; (8002fd0 <_vfiprintf_r+0x248>)
 8002dea:	429d      	cmp	r5, r3
 8002dec:	bf08      	it	eq
 8002dee:	68f5      	ldreq	r5, [r6, #12]
 8002df0:	e7da      	b.n	8002da8 <_vfiprintf_r+0x20>
 8002df2:	89ab      	ldrh	r3, [r5, #12]
 8002df4:	0598      	lsls	r0, r3, #22
 8002df6:	d4ed      	bmi.n	8002dd4 <_vfiprintf_r+0x4c>
 8002df8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002dfa:	f7ff ff06 	bl	8002c0a <__retarget_lock_release_recursive>
 8002dfe:	e7e9      	b.n	8002dd4 <_vfiprintf_r+0x4c>
 8002e00:	2300      	movs	r3, #0
 8002e02:	9309      	str	r3, [sp, #36]	; 0x24
 8002e04:	2320      	movs	r3, #32
 8002e06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e0e:	2330      	movs	r3, #48	; 0x30
 8002e10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002fd4 <_vfiprintf_r+0x24c>
 8002e14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e18:	f04f 0901 	mov.w	r9, #1
 8002e1c:	4623      	mov	r3, r4
 8002e1e:	469a      	mov	sl, r3
 8002e20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e24:	b10a      	cbz	r2, 8002e2a <_vfiprintf_r+0xa2>
 8002e26:	2a25      	cmp	r2, #37	; 0x25
 8002e28:	d1f9      	bne.n	8002e1e <_vfiprintf_r+0x96>
 8002e2a:	ebba 0b04 	subs.w	fp, sl, r4
 8002e2e:	d00b      	beq.n	8002e48 <_vfiprintf_r+0xc0>
 8002e30:	465b      	mov	r3, fp
 8002e32:	4622      	mov	r2, r4
 8002e34:	4629      	mov	r1, r5
 8002e36:	4630      	mov	r0, r6
 8002e38:	f7ff ff93 	bl	8002d62 <__sfputs_r>
 8002e3c:	3001      	adds	r0, #1
 8002e3e:	f000 80aa 	beq.w	8002f96 <_vfiprintf_r+0x20e>
 8002e42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002e44:	445a      	add	r2, fp
 8002e46:	9209      	str	r2, [sp, #36]	; 0x24
 8002e48:	f89a 3000 	ldrb.w	r3, [sl]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	f000 80a2 	beq.w	8002f96 <_vfiprintf_r+0x20e>
 8002e52:	2300      	movs	r3, #0
 8002e54:	f04f 32ff 	mov.w	r2, #4294967295
 8002e58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e5c:	f10a 0a01 	add.w	sl, sl, #1
 8002e60:	9304      	str	r3, [sp, #16]
 8002e62:	9307      	str	r3, [sp, #28]
 8002e64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002e68:	931a      	str	r3, [sp, #104]	; 0x68
 8002e6a:	4654      	mov	r4, sl
 8002e6c:	2205      	movs	r2, #5
 8002e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e72:	4858      	ldr	r0, [pc, #352]	; (8002fd4 <_vfiprintf_r+0x24c>)
 8002e74:	f7fd f9b4 	bl	80001e0 <memchr>
 8002e78:	9a04      	ldr	r2, [sp, #16]
 8002e7a:	b9d8      	cbnz	r0, 8002eb4 <_vfiprintf_r+0x12c>
 8002e7c:	06d1      	lsls	r1, r2, #27
 8002e7e:	bf44      	itt	mi
 8002e80:	2320      	movmi	r3, #32
 8002e82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e86:	0713      	lsls	r3, r2, #28
 8002e88:	bf44      	itt	mi
 8002e8a:	232b      	movmi	r3, #43	; 0x2b
 8002e8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002e90:	f89a 3000 	ldrb.w	r3, [sl]
 8002e94:	2b2a      	cmp	r3, #42	; 0x2a
 8002e96:	d015      	beq.n	8002ec4 <_vfiprintf_r+0x13c>
 8002e98:	9a07      	ldr	r2, [sp, #28]
 8002e9a:	4654      	mov	r4, sl
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f04f 0c0a 	mov.w	ip, #10
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ea8:	3b30      	subs	r3, #48	; 0x30
 8002eaa:	2b09      	cmp	r3, #9
 8002eac:	d94e      	bls.n	8002f4c <_vfiprintf_r+0x1c4>
 8002eae:	b1b0      	cbz	r0, 8002ede <_vfiprintf_r+0x156>
 8002eb0:	9207      	str	r2, [sp, #28]
 8002eb2:	e014      	b.n	8002ede <_vfiprintf_r+0x156>
 8002eb4:	eba0 0308 	sub.w	r3, r0, r8
 8002eb8:	fa09 f303 	lsl.w	r3, r9, r3
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	9304      	str	r3, [sp, #16]
 8002ec0:	46a2      	mov	sl, r4
 8002ec2:	e7d2      	b.n	8002e6a <_vfiprintf_r+0xe2>
 8002ec4:	9b03      	ldr	r3, [sp, #12]
 8002ec6:	1d19      	adds	r1, r3, #4
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	9103      	str	r1, [sp, #12]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	bfbb      	ittet	lt
 8002ed0:	425b      	neglt	r3, r3
 8002ed2:	f042 0202 	orrlt.w	r2, r2, #2
 8002ed6:	9307      	strge	r3, [sp, #28]
 8002ed8:	9307      	strlt	r3, [sp, #28]
 8002eda:	bfb8      	it	lt
 8002edc:	9204      	strlt	r2, [sp, #16]
 8002ede:	7823      	ldrb	r3, [r4, #0]
 8002ee0:	2b2e      	cmp	r3, #46	; 0x2e
 8002ee2:	d10c      	bne.n	8002efe <_vfiprintf_r+0x176>
 8002ee4:	7863      	ldrb	r3, [r4, #1]
 8002ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8002ee8:	d135      	bne.n	8002f56 <_vfiprintf_r+0x1ce>
 8002eea:	9b03      	ldr	r3, [sp, #12]
 8002eec:	1d1a      	adds	r2, r3, #4
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	9203      	str	r2, [sp, #12]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	bfb8      	it	lt
 8002ef6:	f04f 33ff 	movlt.w	r3, #4294967295
 8002efa:	3402      	adds	r4, #2
 8002efc:	9305      	str	r3, [sp, #20]
 8002efe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002fe4 <_vfiprintf_r+0x25c>
 8002f02:	7821      	ldrb	r1, [r4, #0]
 8002f04:	2203      	movs	r2, #3
 8002f06:	4650      	mov	r0, sl
 8002f08:	f7fd f96a 	bl	80001e0 <memchr>
 8002f0c:	b140      	cbz	r0, 8002f20 <_vfiprintf_r+0x198>
 8002f0e:	2340      	movs	r3, #64	; 0x40
 8002f10:	eba0 000a 	sub.w	r0, r0, sl
 8002f14:	fa03 f000 	lsl.w	r0, r3, r0
 8002f18:	9b04      	ldr	r3, [sp, #16]
 8002f1a:	4303      	orrs	r3, r0
 8002f1c:	3401      	adds	r4, #1
 8002f1e:	9304      	str	r3, [sp, #16]
 8002f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f24:	482c      	ldr	r0, [pc, #176]	; (8002fd8 <_vfiprintf_r+0x250>)
 8002f26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002f2a:	2206      	movs	r2, #6
 8002f2c:	f7fd f958 	bl	80001e0 <memchr>
 8002f30:	2800      	cmp	r0, #0
 8002f32:	d03f      	beq.n	8002fb4 <_vfiprintf_r+0x22c>
 8002f34:	4b29      	ldr	r3, [pc, #164]	; (8002fdc <_vfiprintf_r+0x254>)
 8002f36:	bb1b      	cbnz	r3, 8002f80 <_vfiprintf_r+0x1f8>
 8002f38:	9b03      	ldr	r3, [sp, #12]
 8002f3a:	3307      	adds	r3, #7
 8002f3c:	f023 0307 	bic.w	r3, r3, #7
 8002f40:	3308      	adds	r3, #8
 8002f42:	9303      	str	r3, [sp, #12]
 8002f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002f46:	443b      	add	r3, r7
 8002f48:	9309      	str	r3, [sp, #36]	; 0x24
 8002f4a:	e767      	b.n	8002e1c <_vfiprintf_r+0x94>
 8002f4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f50:	460c      	mov	r4, r1
 8002f52:	2001      	movs	r0, #1
 8002f54:	e7a5      	b.n	8002ea2 <_vfiprintf_r+0x11a>
 8002f56:	2300      	movs	r3, #0
 8002f58:	3401      	adds	r4, #1
 8002f5a:	9305      	str	r3, [sp, #20]
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f04f 0c0a 	mov.w	ip, #10
 8002f62:	4620      	mov	r0, r4
 8002f64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f68:	3a30      	subs	r2, #48	; 0x30
 8002f6a:	2a09      	cmp	r2, #9
 8002f6c:	d903      	bls.n	8002f76 <_vfiprintf_r+0x1ee>
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0c5      	beq.n	8002efe <_vfiprintf_r+0x176>
 8002f72:	9105      	str	r1, [sp, #20]
 8002f74:	e7c3      	b.n	8002efe <_vfiprintf_r+0x176>
 8002f76:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f7a:	4604      	mov	r4, r0
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e7f0      	b.n	8002f62 <_vfiprintf_r+0x1da>
 8002f80:	ab03      	add	r3, sp, #12
 8002f82:	9300      	str	r3, [sp, #0]
 8002f84:	462a      	mov	r2, r5
 8002f86:	4b16      	ldr	r3, [pc, #88]	; (8002fe0 <_vfiprintf_r+0x258>)
 8002f88:	a904      	add	r1, sp, #16
 8002f8a:	4630      	mov	r0, r6
 8002f8c:	f3af 8000 	nop.w
 8002f90:	4607      	mov	r7, r0
 8002f92:	1c78      	adds	r0, r7, #1
 8002f94:	d1d6      	bne.n	8002f44 <_vfiprintf_r+0x1bc>
 8002f96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f98:	07d9      	lsls	r1, r3, #31
 8002f9a:	d405      	bmi.n	8002fa8 <_vfiprintf_r+0x220>
 8002f9c:	89ab      	ldrh	r3, [r5, #12]
 8002f9e:	059a      	lsls	r2, r3, #22
 8002fa0:	d402      	bmi.n	8002fa8 <_vfiprintf_r+0x220>
 8002fa2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fa4:	f7ff fe31 	bl	8002c0a <__retarget_lock_release_recursive>
 8002fa8:	89ab      	ldrh	r3, [r5, #12]
 8002faa:	065b      	lsls	r3, r3, #25
 8002fac:	f53f af12 	bmi.w	8002dd4 <_vfiprintf_r+0x4c>
 8002fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002fb2:	e711      	b.n	8002dd8 <_vfiprintf_r+0x50>
 8002fb4:	ab03      	add	r3, sp, #12
 8002fb6:	9300      	str	r3, [sp, #0]
 8002fb8:	462a      	mov	r2, r5
 8002fba:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <_vfiprintf_r+0x258>)
 8002fbc:	a904      	add	r1, sp, #16
 8002fbe:	4630      	mov	r0, r6
 8002fc0:	f000 f880 	bl	80030c4 <_printf_i>
 8002fc4:	e7e4      	b.n	8002f90 <_vfiprintf_r+0x208>
 8002fc6:	bf00      	nop
 8002fc8:	08003970 	.word	0x08003970
 8002fcc:	08003990 	.word	0x08003990
 8002fd0:	08003950 	.word	0x08003950
 8002fd4:	080039b0 	.word	0x080039b0
 8002fd8:	080039ba 	.word	0x080039ba
 8002fdc:	00000000 	.word	0x00000000
 8002fe0:	08002d63 	.word	0x08002d63
 8002fe4:	080039b6 	.word	0x080039b6

08002fe8 <_printf_common>:
 8002fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fec:	4616      	mov	r6, r2
 8002fee:	4699      	mov	r9, r3
 8002ff0:	688a      	ldr	r2, [r1, #8]
 8002ff2:	690b      	ldr	r3, [r1, #16]
 8002ff4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	bfb8      	it	lt
 8002ffc:	4613      	movlt	r3, r2
 8002ffe:	6033      	str	r3, [r6, #0]
 8003000:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003004:	4607      	mov	r7, r0
 8003006:	460c      	mov	r4, r1
 8003008:	b10a      	cbz	r2, 800300e <_printf_common+0x26>
 800300a:	3301      	adds	r3, #1
 800300c:	6033      	str	r3, [r6, #0]
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	0699      	lsls	r1, r3, #26
 8003012:	bf42      	ittt	mi
 8003014:	6833      	ldrmi	r3, [r6, #0]
 8003016:	3302      	addmi	r3, #2
 8003018:	6033      	strmi	r3, [r6, #0]
 800301a:	6825      	ldr	r5, [r4, #0]
 800301c:	f015 0506 	ands.w	r5, r5, #6
 8003020:	d106      	bne.n	8003030 <_printf_common+0x48>
 8003022:	f104 0a19 	add.w	sl, r4, #25
 8003026:	68e3      	ldr	r3, [r4, #12]
 8003028:	6832      	ldr	r2, [r6, #0]
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	42ab      	cmp	r3, r5
 800302e:	dc26      	bgt.n	800307e <_printf_common+0x96>
 8003030:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003034:	1e13      	subs	r3, r2, #0
 8003036:	6822      	ldr	r2, [r4, #0]
 8003038:	bf18      	it	ne
 800303a:	2301      	movne	r3, #1
 800303c:	0692      	lsls	r2, r2, #26
 800303e:	d42b      	bmi.n	8003098 <_printf_common+0xb0>
 8003040:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003044:	4649      	mov	r1, r9
 8003046:	4638      	mov	r0, r7
 8003048:	47c0      	blx	r8
 800304a:	3001      	adds	r0, #1
 800304c:	d01e      	beq.n	800308c <_printf_common+0xa4>
 800304e:	6823      	ldr	r3, [r4, #0]
 8003050:	68e5      	ldr	r5, [r4, #12]
 8003052:	6832      	ldr	r2, [r6, #0]
 8003054:	f003 0306 	and.w	r3, r3, #6
 8003058:	2b04      	cmp	r3, #4
 800305a:	bf08      	it	eq
 800305c:	1aad      	subeq	r5, r5, r2
 800305e:	68a3      	ldr	r3, [r4, #8]
 8003060:	6922      	ldr	r2, [r4, #16]
 8003062:	bf0c      	ite	eq
 8003064:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003068:	2500      	movne	r5, #0
 800306a:	4293      	cmp	r3, r2
 800306c:	bfc4      	itt	gt
 800306e:	1a9b      	subgt	r3, r3, r2
 8003070:	18ed      	addgt	r5, r5, r3
 8003072:	2600      	movs	r6, #0
 8003074:	341a      	adds	r4, #26
 8003076:	42b5      	cmp	r5, r6
 8003078:	d11a      	bne.n	80030b0 <_printf_common+0xc8>
 800307a:	2000      	movs	r0, #0
 800307c:	e008      	b.n	8003090 <_printf_common+0xa8>
 800307e:	2301      	movs	r3, #1
 8003080:	4652      	mov	r2, sl
 8003082:	4649      	mov	r1, r9
 8003084:	4638      	mov	r0, r7
 8003086:	47c0      	blx	r8
 8003088:	3001      	adds	r0, #1
 800308a:	d103      	bne.n	8003094 <_printf_common+0xac>
 800308c:	f04f 30ff 	mov.w	r0, #4294967295
 8003090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003094:	3501      	adds	r5, #1
 8003096:	e7c6      	b.n	8003026 <_printf_common+0x3e>
 8003098:	18e1      	adds	r1, r4, r3
 800309a:	1c5a      	adds	r2, r3, #1
 800309c:	2030      	movs	r0, #48	; 0x30
 800309e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80030a2:	4422      	add	r2, r4
 80030a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80030a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80030ac:	3302      	adds	r3, #2
 80030ae:	e7c7      	b.n	8003040 <_printf_common+0x58>
 80030b0:	2301      	movs	r3, #1
 80030b2:	4622      	mov	r2, r4
 80030b4:	4649      	mov	r1, r9
 80030b6:	4638      	mov	r0, r7
 80030b8:	47c0      	blx	r8
 80030ba:	3001      	adds	r0, #1
 80030bc:	d0e6      	beq.n	800308c <_printf_common+0xa4>
 80030be:	3601      	adds	r6, #1
 80030c0:	e7d9      	b.n	8003076 <_printf_common+0x8e>
	...

080030c4 <_printf_i>:
 80030c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030c8:	7e0f      	ldrb	r7, [r1, #24]
 80030ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80030cc:	2f78      	cmp	r7, #120	; 0x78
 80030ce:	4691      	mov	r9, r2
 80030d0:	4680      	mov	r8, r0
 80030d2:	460c      	mov	r4, r1
 80030d4:	469a      	mov	sl, r3
 80030d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80030da:	d807      	bhi.n	80030ec <_printf_i+0x28>
 80030dc:	2f62      	cmp	r7, #98	; 0x62
 80030de:	d80a      	bhi.n	80030f6 <_printf_i+0x32>
 80030e0:	2f00      	cmp	r7, #0
 80030e2:	f000 80d8 	beq.w	8003296 <_printf_i+0x1d2>
 80030e6:	2f58      	cmp	r7, #88	; 0x58
 80030e8:	f000 80a3 	beq.w	8003232 <_printf_i+0x16e>
 80030ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80030f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80030f4:	e03a      	b.n	800316c <_printf_i+0xa8>
 80030f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80030fa:	2b15      	cmp	r3, #21
 80030fc:	d8f6      	bhi.n	80030ec <_printf_i+0x28>
 80030fe:	a101      	add	r1, pc, #4	; (adr r1, 8003104 <_printf_i+0x40>)
 8003100:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003104:	0800315d 	.word	0x0800315d
 8003108:	08003171 	.word	0x08003171
 800310c:	080030ed 	.word	0x080030ed
 8003110:	080030ed 	.word	0x080030ed
 8003114:	080030ed 	.word	0x080030ed
 8003118:	080030ed 	.word	0x080030ed
 800311c:	08003171 	.word	0x08003171
 8003120:	080030ed 	.word	0x080030ed
 8003124:	080030ed 	.word	0x080030ed
 8003128:	080030ed 	.word	0x080030ed
 800312c:	080030ed 	.word	0x080030ed
 8003130:	0800327d 	.word	0x0800327d
 8003134:	080031a1 	.word	0x080031a1
 8003138:	0800325f 	.word	0x0800325f
 800313c:	080030ed 	.word	0x080030ed
 8003140:	080030ed 	.word	0x080030ed
 8003144:	0800329f 	.word	0x0800329f
 8003148:	080030ed 	.word	0x080030ed
 800314c:	080031a1 	.word	0x080031a1
 8003150:	080030ed 	.word	0x080030ed
 8003154:	080030ed 	.word	0x080030ed
 8003158:	08003267 	.word	0x08003267
 800315c:	682b      	ldr	r3, [r5, #0]
 800315e:	1d1a      	adds	r2, r3, #4
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	602a      	str	r2, [r5, #0]
 8003164:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003168:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800316c:	2301      	movs	r3, #1
 800316e:	e0a3      	b.n	80032b8 <_printf_i+0x1f4>
 8003170:	6820      	ldr	r0, [r4, #0]
 8003172:	6829      	ldr	r1, [r5, #0]
 8003174:	0606      	lsls	r6, r0, #24
 8003176:	f101 0304 	add.w	r3, r1, #4
 800317a:	d50a      	bpl.n	8003192 <_printf_i+0xce>
 800317c:	680e      	ldr	r6, [r1, #0]
 800317e:	602b      	str	r3, [r5, #0]
 8003180:	2e00      	cmp	r6, #0
 8003182:	da03      	bge.n	800318c <_printf_i+0xc8>
 8003184:	232d      	movs	r3, #45	; 0x2d
 8003186:	4276      	negs	r6, r6
 8003188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800318c:	485e      	ldr	r0, [pc, #376]	; (8003308 <_printf_i+0x244>)
 800318e:	230a      	movs	r3, #10
 8003190:	e019      	b.n	80031c6 <_printf_i+0x102>
 8003192:	680e      	ldr	r6, [r1, #0]
 8003194:	602b      	str	r3, [r5, #0]
 8003196:	f010 0f40 	tst.w	r0, #64	; 0x40
 800319a:	bf18      	it	ne
 800319c:	b236      	sxthne	r6, r6
 800319e:	e7ef      	b.n	8003180 <_printf_i+0xbc>
 80031a0:	682b      	ldr	r3, [r5, #0]
 80031a2:	6820      	ldr	r0, [r4, #0]
 80031a4:	1d19      	adds	r1, r3, #4
 80031a6:	6029      	str	r1, [r5, #0]
 80031a8:	0601      	lsls	r1, r0, #24
 80031aa:	d501      	bpl.n	80031b0 <_printf_i+0xec>
 80031ac:	681e      	ldr	r6, [r3, #0]
 80031ae:	e002      	b.n	80031b6 <_printf_i+0xf2>
 80031b0:	0646      	lsls	r6, r0, #25
 80031b2:	d5fb      	bpl.n	80031ac <_printf_i+0xe8>
 80031b4:	881e      	ldrh	r6, [r3, #0]
 80031b6:	4854      	ldr	r0, [pc, #336]	; (8003308 <_printf_i+0x244>)
 80031b8:	2f6f      	cmp	r7, #111	; 0x6f
 80031ba:	bf0c      	ite	eq
 80031bc:	2308      	moveq	r3, #8
 80031be:	230a      	movne	r3, #10
 80031c0:	2100      	movs	r1, #0
 80031c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80031c6:	6865      	ldr	r5, [r4, #4]
 80031c8:	60a5      	str	r5, [r4, #8]
 80031ca:	2d00      	cmp	r5, #0
 80031cc:	bfa2      	ittt	ge
 80031ce:	6821      	ldrge	r1, [r4, #0]
 80031d0:	f021 0104 	bicge.w	r1, r1, #4
 80031d4:	6021      	strge	r1, [r4, #0]
 80031d6:	b90e      	cbnz	r6, 80031dc <_printf_i+0x118>
 80031d8:	2d00      	cmp	r5, #0
 80031da:	d04d      	beq.n	8003278 <_printf_i+0x1b4>
 80031dc:	4615      	mov	r5, r2
 80031de:	fbb6 f1f3 	udiv	r1, r6, r3
 80031e2:	fb03 6711 	mls	r7, r3, r1, r6
 80031e6:	5dc7      	ldrb	r7, [r0, r7]
 80031e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80031ec:	4637      	mov	r7, r6
 80031ee:	42bb      	cmp	r3, r7
 80031f0:	460e      	mov	r6, r1
 80031f2:	d9f4      	bls.n	80031de <_printf_i+0x11a>
 80031f4:	2b08      	cmp	r3, #8
 80031f6:	d10b      	bne.n	8003210 <_printf_i+0x14c>
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	07de      	lsls	r6, r3, #31
 80031fc:	d508      	bpl.n	8003210 <_printf_i+0x14c>
 80031fe:	6923      	ldr	r3, [r4, #16]
 8003200:	6861      	ldr	r1, [r4, #4]
 8003202:	4299      	cmp	r1, r3
 8003204:	bfde      	ittt	le
 8003206:	2330      	movle	r3, #48	; 0x30
 8003208:	f805 3c01 	strble.w	r3, [r5, #-1]
 800320c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003210:	1b52      	subs	r2, r2, r5
 8003212:	6122      	str	r2, [r4, #16]
 8003214:	f8cd a000 	str.w	sl, [sp]
 8003218:	464b      	mov	r3, r9
 800321a:	aa03      	add	r2, sp, #12
 800321c:	4621      	mov	r1, r4
 800321e:	4640      	mov	r0, r8
 8003220:	f7ff fee2 	bl	8002fe8 <_printf_common>
 8003224:	3001      	adds	r0, #1
 8003226:	d14c      	bne.n	80032c2 <_printf_i+0x1fe>
 8003228:	f04f 30ff 	mov.w	r0, #4294967295
 800322c:	b004      	add	sp, #16
 800322e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003232:	4835      	ldr	r0, [pc, #212]	; (8003308 <_printf_i+0x244>)
 8003234:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003238:	6829      	ldr	r1, [r5, #0]
 800323a:	6823      	ldr	r3, [r4, #0]
 800323c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003240:	6029      	str	r1, [r5, #0]
 8003242:	061d      	lsls	r5, r3, #24
 8003244:	d514      	bpl.n	8003270 <_printf_i+0x1ac>
 8003246:	07df      	lsls	r7, r3, #31
 8003248:	bf44      	itt	mi
 800324a:	f043 0320 	orrmi.w	r3, r3, #32
 800324e:	6023      	strmi	r3, [r4, #0]
 8003250:	b91e      	cbnz	r6, 800325a <_printf_i+0x196>
 8003252:	6823      	ldr	r3, [r4, #0]
 8003254:	f023 0320 	bic.w	r3, r3, #32
 8003258:	6023      	str	r3, [r4, #0]
 800325a:	2310      	movs	r3, #16
 800325c:	e7b0      	b.n	80031c0 <_printf_i+0xfc>
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	f043 0320 	orr.w	r3, r3, #32
 8003264:	6023      	str	r3, [r4, #0]
 8003266:	2378      	movs	r3, #120	; 0x78
 8003268:	4828      	ldr	r0, [pc, #160]	; (800330c <_printf_i+0x248>)
 800326a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800326e:	e7e3      	b.n	8003238 <_printf_i+0x174>
 8003270:	0659      	lsls	r1, r3, #25
 8003272:	bf48      	it	mi
 8003274:	b2b6      	uxthmi	r6, r6
 8003276:	e7e6      	b.n	8003246 <_printf_i+0x182>
 8003278:	4615      	mov	r5, r2
 800327a:	e7bb      	b.n	80031f4 <_printf_i+0x130>
 800327c:	682b      	ldr	r3, [r5, #0]
 800327e:	6826      	ldr	r6, [r4, #0]
 8003280:	6961      	ldr	r1, [r4, #20]
 8003282:	1d18      	adds	r0, r3, #4
 8003284:	6028      	str	r0, [r5, #0]
 8003286:	0635      	lsls	r5, r6, #24
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	d501      	bpl.n	8003290 <_printf_i+0x1cc>
 800328c:	6019      	str	r1, [r3, #0]
 800328e:	e002      	b.n	8003296 <_printf_i+0x1d2>
 8003290:	0670      	lsls	r0, r6, #25
 8003292:	d5fb      	bpl.n	800328c <_printf_i+0x1c8>
 8003294:	8019      	strh	r1, [r3, #0]
 8003296:	2300      	movs	r3, #0
 8003298:	6123      	str	r3, [r4, #16]
 800329a:	4615      	mov	r5, r2
 800329c:	e7ba      	b.n	8003214 <_printf_i+0x150>
 800329e:	682b      	ldr	r3, [r5, #0]
 80032a0:	1d1a      	adds	r2, r3, #4
 80032a2:	602a      	str	r2, [r5, #0]
 80032a4:	681d      	ldr	r5, [r3, #0]
 80032a6:	6862      	ldr	r2, [r4, #4]
 80032a8:	2100      	movs	r1, #0
 80032aa:	4628      	mov	r0, r5
 80032ac:	f7fc ff98 	bl	80001e0 <memchr>
 80032b0:	b108      	cbz	r0, 80032b6 <_printf_i+0x1f2>
 80032b2:	1b40      	subs	r0, r0, r5
 80032b4:	6060      	str	r0, [r4, #4]
 80032b6:	6863      	ldr	r3, [r4, #4]
 80032b8:	6123      	str	r3, [r4, #16]
 80032ba:	2300      	movs	r3, #0
 80032bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80032c0:	e7a8      	b.n	8003214 <_printf_i+0x150>
 80032c2:	6923      	ldr	r3, [r4, #16]
 80032c4:	462a      	mov	r2, r5
 80032c6:	4649      	mov	r1, r9
 80032c8:	4640      	mov	r0, r8
 80032ca:	47d0      	blx	sl
 80032cc:	3001      	adds	r0, #1
 80032ce:	d0ab      	beq.n	8003228 <_printf_i+0x164>
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	079b      	lsls	r3, r3, #30
 80032d4:	d413      	bmi.n	80032fe <_printf_i+0x23a>
 80032d6:	68e0      	ldr	r0, [r4, #12]
 80032d8:	9b03      	ldr	r3, [sp, #12]
 80032da:	4298      	cmp	r0, r3
 80032dc:	bfb8      	it	lt
 80032de:	4618      	movlt	r0, r3
 80032e0:	e7a4      	b.n	800322c <_printf_i+0x168>
 80032e2:	2301      	movs	r3, #1
 80032e4:	4632      	mov	r2, r6
 80032e6:	4649      	mov	r1, r9
 80032e8:	4640      	mov	r0, r8
 80032ea:	47d0      	blx	sl
 80032ec:	3001      	adds	r0, #1
 80032ee:	d09b      	beq.n	8003228 <_printf_i+0x164>
 80032f0:	3501      	adds	r5, #1
 80032f2:	68e3      	ldr	r3, [r4, #12]
 80032f4:	9903      	ldr	r1, [sp, #12]
 80032f6:	1a5b      	subs	r3, r3, r1
 80032f8:	42ab      	cmp	r3, r5
 80032fa:	dcf2      	bgt.n	80032e2 <_printf_i+0x21e>
 80032fc:	e7eb      	b.n	80032d6 <_printf_i+0x212>
 80032fe:	2500      	movs	r5, #0
 8003300:	f104 0619 	add.w	r6, r4, #25
 8003304:	e7f5      	b.n	80032f2 <_printf_i+0x22e>
 8003306:	bf00      	nop
 8003308:	080039c1 	.word	0x080039c1
 800330c:	080039d2 	.word	0x080039d2

08003310 <_sbrk_r>:
 8003310:	b538      	push	{r3, r4, r5, lr}
 8003312:	4d06      	ldr	r5, [pc, #24]	; (800332c <_sbrk_r+0x1c>)
 8003314:	2300      	movs	r3, #0
 8003316:	4604      	mov	r4, r0
 8003318:	4608      	mov	r0, r1
 800331a:	602b      	str	r3, [r5, #0]
 800331c:	f7fd fc68 	bl	8000bf0 <_sbrk>
 8003320:	1c43      	adds	r3, r0, #1
 8003322:	d102      	bne.n	800332a <_sbrk_r+0x1a>
 8003324:	682b      	ldr	r3, [r5, #0]
 8003326:	b103      	cbz	r3, 800332a <_sbrk_r+0x1a>
 8003328:	6023      	str	r3, [r4, #0]
 800332a:	bd38      	pop	{r3, r4, r5, pc}
 800332c:	2000012c 	.word	0x2000012c

08003330 <__sread>:
 8003330:	b510      	push	{r4, lr}
 8003332:	460c      	mov	r4, r1
 8003334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003338:	f000 fab2 	bl	80038a0 <_read_r>
 800333c:	2800      	cmp	r0, #0
 800333e:	bfab      	itete	ge
 8003340:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003342:	89a3      	ldrhlt	r3, [r4, #12]
 8003344:	181b      	addge	r3, r3, r0
 8003346:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800334a:	bfac      	ite	ge
 800334c:	6563      	strge	r3, [r4, #84]	; 0x54
 800334e:	81a3      	strhlt	r3, [r4, #12]
 8003350:	bd10      	pop	{r4, pc}

08003352 <__swrite>:
 8003352:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003356:	461f      	mov	r7, r3
 8003358:	898b      	ldrh	r3, [r1, #12]
 800335a:	05db      	lsls	r3, r3, #23
 800335c:	4605      	mov	r5, r0
 800335e:	460c      	mov	r4, r1
 8003360:	4616      	mov	r6, r2
 8003362:	d505      	bpl.n	8003370 <__swrite+0x1e>
 8003364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003368:	2302      	movs	r3, #2
 800336a:	2200      	movs	r2, #0
 800336c:	f000 f9c8 	bl	8003700 <_lseek_r>
 8003370:	89a3      	ldrh	r3, [r4, #12]
 8003372:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003376:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800337a:	81a3      	strh	r3, [r4, #12]
 800337c:	4632      	mov	r2, r6
 800337e:	463b      	mov	r3, r7
 8003380:	4628      	mov	r0, r5
 8003382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003386:	f000 b869 	b.w	800345c <_write_r>

0800338a <__sseek>:
 800338a:	b510      	push	{r4, lr}
 800338c:	460c      	mov	r4, r1
 800338e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003392:	f000 f9b5 	bl	8003700 <_lseek_r>
 8003396:	1c43      	adds	r3, r0, #1
 8003398:	89a3      	ldrh	r3, [r4, #12]
 800339a:	bf15      	itete	ne
 800339c:	6560      	strne	r0, [r4, #84]	; 0x54
 800339e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80033a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80033a6:	81a3      	strheq	r3, [r4, #12]
 80033a8:	bf18      	it	ne
 80033aa:	81a3      	strhne	r3, [r4, #12]
 80033ac:	bd10      	pop	{r4, pc}

080033ae <__sclose>:
 80033ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033b2:	f000 b8d3 	b.w	800355c <_close_r>
	...

080033b8 <__swbuf_r>:
 80033b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033ba:	460e      	mov	r6, r1
 80033bc:	4614      	mov	r4, r2
 80033be:	4605      	mov	r5, r0
 80033c0:	b118      	cbz	r0, 80033ca <__swbuf_r+0x12>
 80033c2:	6983      	ldr	r3, [r0, #24]
 80033c4:	b90b      	cbnz	r3, 80033ca <__swbuf_r+0x12>
 80033c6:	f7ff fb81 	bl	8002acc <__sinit>
 80033ca:	4b21      	ldr	r3, [pc, #132]	; (8003450 <__swbuf_r+0x98>)
 80033cc:	429c      	cmp	r4, r3
 80033ce:	d12b      	bne.n	8003428 <__swbuf_r+0x70>
 80033d0:	686c      	ldr	r4, [r5, #4]
 80033d2:	69a3      	ldr	r3, [r4, #24]
 80033d4:	60a3      	str	r3, [r4, #8]
 80033d6:	89a3      	ldrh	r3, [r4, #12]
 80033d8:	071a      	lsls	r2, r3, #28
 80033da:	d52f      	bpl.n	800343c <__swbuf_r+0x84>
 80033dc:	6923      	ldr	r3, [r4, #16]
 80033de:	b36b      	cbz	r3, 800343c <__swbuf_r+0x84>
 80033e0:	6923      	ldr	r3, [r4, #16]
 80033e2:	6820      	ldr	r0, [r4, #0]
 80033e4:	1ac0      	subs	r0, r0, r3
 80033e6:	6963      	ldr	r3, [r4, #20]
 80033e8:	b2f6      	uxtb	r6, r6
 80033ea:	4283      	cmp	r3, r0
 80033ec:	4637      	mov	r7, r6
 80033ee:	dc04      	bgt.n	80033fa <__swbuf_r+0x42>
 80033f0:	4621      	mov	r1, r4
 80033f2:	4628      	mov	r0, r5
 80033f4:	f000 f948 	bl	8003688 <_fflush_r>
 80033f8:	bb30      	cbnz	r0, 8003448 <__swbuf_r+0x90>
 80033fa:	68a3      	ldr	r3, [r4, #8]
 80033fc:	3b01      	subs	r3, #1
 80033fe:	60a3      	str	r3, [r4, #8]
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	6022      	str	r2, [r4, #0]
 8003406:	701e      	strb	r6, [r3, #0]
 8003408:	6963      	ldr	r3, [r4, #20]
 800340a:	3001      	adds	r0, #1
 800340c:	4283      	cmp	r3, r0
 800340e:	d004      	beq.n	800341a <__swbuf_r+0x62>
 8003410:	89a3      	ldrh	r3, [r4, #12]
 8003412:	07db      	lsls	r3, r3, #31
 8003414:	d506      	bpl.n	8003424 <__swbuf_r+0x6c>
 8003416:	2e0a      	cmp	r6, #10
 8003418:	d104      	bne.n	8003424 <__swbuf_r+0x6c>
 800341a:	4621      	mov	r1, r4
 800341c:	4628      	mov	r0, r5
 800341e:	f000 f933 	bl	8003688 <_fflush_r>
 8003422:	b988      	cbnz	r0, 8003448 <__swbuf_r+0x90>
 8003424:	4638      	mov	r0, r7
 8003426:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003428:	4b0a      	ldr	r3, [pc, #40]	; (8003454 <__swbuf_r+0x9c>)
 800342a:	429c      	cmp	r4, r3
 800342c:	d101      	bne.n	8003432 <__swbuf_r+0x7a>
 800342e:	68ac      	ldr	r4, [r5, #8]
 8003430:	e7cf      	b.n	80033d2 <__swbuf_r+0x1a>
 8003432:	4b09      	ldr	r3, [pc, #36]	; (8003458 <__swbuf_r+0xa0>)
 8003434:	429c      	cmp	r4, r3
 8003436:	bf08      	it	eq
 8003438:	68ec      	ldreq	r4, [r5, #12]
 800343a:	e7ca      	b.n	80033d2 <__swbuf_r+0x1a>
 800343c:	4621      	mov	r1, r4
 800343e:	4628      	mov	r0, r5
 8003440:	f000 f81e 	bl	8003480 <__swsetup_r>
 8003444:	2800      	cmp	r0, #0
 8003446:	d0cb      	beq.n	80033e0 <__swbuf_r+0x28>
 8003448:	f04f 37ff 	mov.w	r7, #4294967295
 800344c:	e7ea      	b.n	8003424 <__swbuf_r+0x6c>
 800344e:	bf00      	nop
 8003450:	08003970 	.word	0x08003970
 8003454:	08003990 	.word	0x08003990
 8003458:	08003950 	.word	0x08003950

0800345c <_write_r>:
 800345c:	b538      	push	{r3, r4, r5, lr}
 800345e:	4d07      	ldr	r5, [pc, #28]	; (800347c <_write_r+0x20>)
 8003460:	4604      	mov	r4, r0
 8003462:	4608      	mov	r0, r1
 8003464:	4611      	mov	r1, r2
 8003466:	2200      	movs	r2, #0
 8003468:	602a      	str	r2, [r5, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	f7fd fc08 	bl	8000c80 <_write>
 8003470:	1c43      	adds	r3, r0, #1
 8003472:	d102      	bne.n	800347a <_write_r+0x1e>
 8003474:	682b      	ldr	r3, [r5, #0]
 8003476:	b103      	cbz	r3, 800347a <_write_r+0x1e>
 8003478:	6023      	str	r3, [r4, #0]
 800347a:	bd38      	pop	{r3, r4, r5, pc}
 800347c:	2000012c 	.word	0x2000012c

08003480 <__swsetup_r>:
 8003480:	4b32      	ldr	r3, [pc, #200]	; (800354c <__swsetup_r+0xcc>)
 8003482:	b570      	push	{r4, r5, r6, lr}
 8003484:	681d      	ldr	r5, [r3, #0]
 8003486:	4606      	mov	r6, r0
 8003488:	460c      	mov	r4, r1
 800348a:	b125      	cbz	r5, 8003496 <__swsetup_r+0x16>
 800348c:	69ab      	ldr	r3, [r5, #24]
 800348e:	b913      	cbnz	r3, 8003496 <__swsetup_r+0x16>
 8003490:	4628      	mov	r0, r5
 8003492:	f7ff fb1b 	bl	8002acc <__sinit>
 8003496:	4b2e      	ldr	r3, [pc, #184]	; (8003550 <__swsetup_r+0xd0>)
 8003498:	429c      	cmp	r4, r3
 800349a:	d10f      	bne.n	80034bc <__swsetup_r+0x3c>
 800349c:	686c      	ldr	r4, [r5, #4]
 800349e:	89a3      	ldrh	r3, [r4, #12]
 80034a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80034a4:	0719      	lsls	r1, r3, #28
 80034a6:	d42c      	bmi.n	8003502 <__swsetup_r+0x82>
 80034a8:	06dd      	lsls	r5, r3, #27
 80034aa:	d411      	bmi.n	80034d0 <__swsetup_r+0x50>
 80034ac:	2309      	movs	r3, #9
 80034ae:	6033      	str	r3, [r6, #0]
 80034b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80034b4:	81a3      	strh	r3, [r4, #12]
 80034b6:	f04f 30ff 	mov.w	r0, #4294967295
 80034ba:	e03e      	b.n	800353a <__swsetup_r+0xba>
 80034bc:	4b25      	ldr	r3, [pc, #148]	; (8003554 <__swsetup_r+0xd4>)
 80034be:	429c      	cmp	r4, r3
 80034c0:	d101      	bne.n	80034c6 <__swsetup_r+0x46>
 80034c2:	68ac      	ldr	r4, [r5, #8]
 80034c4:	e7eb      	b.n	800349e <__swsetup_r+0x1e>
 80034c6:	4b24      	ldr	r3, [pc, #144]	; (8003558 <__swsetup_r+0xd8>)
 80034c8:	429c      	cmp	r4, r3
 80034ca:	bf08      	it	eq
 80034cc:	68ec      	ldreq	r4, [r5, #12]
 80034ce:	e7e6      	b.n	800349e <__swsetup_r+0x1e>
 80034d0:	0758      	lsls	r0, r3, #29
 80034d2:	d512      	bpl.n	80034fa <__swsetup_r+0x7a>
 80034d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034d6:	b141      	cbz	r1, 80034ea <__swsetup_r+0x6a>
 80034d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034dc:	4299      	cmp	r1, r3
 80034de:	d002      	beq.n	80034e6 <__swsetup_r+0x66>
 80034e0:	4630      	mov	r0, r6
 80034e2:	f000 f991 	bl	8003808 <_free_r>
 80034e6:	2300      	movs	r3, #0
 80034e8:	6363      	str	r3, [r4, #52]	; 0x34
 80034ea:	89a3      	ldrh	r3, [r4, #12]
 80034ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80034f0:	81a3      	strh	r3, [r4, #12]
 80034f2:	2300      	movs	r3, #0
 80034f4:	6063      	str	r3, [r4, #4]
 80034f6:	6923      	ldr	r3, [r4, #16]
 80034f8:	6023      	str	r3, [r4, #0]
 80034fa:	89a3      	ldrh	r3, [r4, #12]
 80034fc:	f043 0308 	orr.w	r3, r3, #8
 8003500:	81a3      	strh	r3, [r4, #12]
 8003502:	6923      	ldr	r3, [r4, #16]
 8003504:	b94b      	cbnz	r3, 800351a <__swsetup_r+0x9a>
 8003506:	89a3      	ldrh	r3, [r4, #12]
 8003508:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800350c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003510:	d003      	beq.n	800351a <__swsetup_r+0x9a>
 8003512:	4621      	mov	r1, r4
 8003514:	4630      	mov	r0, r6
 8003516:	f000 f92b 	bl	8003770 <__smakebuf_r>
 800351a:	89a0      	ldrh	r0, [r4, #12]
 800351c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003520:	f010 0301 	ands.w	r3, r0, #1
 8003524:	d00a      	beq.n	800353c <__swsetup_r+0xbc>
 8003526:	2300      	movs	r3, #0
 8003528:	60a3      	str	r3, [r4, #8]
 800352a:	6963      	ldr	r3, [r4, #20]
 800352c:	425b      	negs	r3, r3
 800352e:	61a3      	str	r3, [r4, #24]
 8003530:	6923      	ldr	r3, [r4, #16]
 8003532:	b943      	cbnz	r3, 8003546 <__swsetup_r+0xc6>
 8003534:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003538:	d1ba      	bne.n	80034b0 <__swsetup_r+0x30>
 800353a:	bd70      	pop	{r4, r5, r6, pc}
 800353c:	0781      	lsls	r1, r0, #30
 800353e:	bf58      	it	pl
 8003540:	6963      	ldrpl	r3, [r4, #20]
 8003542:	60a3      	str	r3, [r4, #8]
 8003544:	e7f4      	b.n	8003530 <__swsetup_r+0xb0>
 8003546:	2000      	movs	r0, #0
 8003548:	e7f7      	b.n	800353a <__swsetup_r+0xba>
 800354a:	bf00      	nop
 800354c:	2000000c 	.word	0x2000000c
 8003550:	08003970 	.word	0x08003970
 8003554:	08003990 	.word	0x08003990
 8003558:	08003950 	.word	0x08003950

0800355c <_close_r>:
 800355c:	b538      	push	{r3, r4, r5, lr}
 800355e:	4d06      	ldr	r5, [pc, #24]	; (8003578 <_close_r+0x1c>)
 8003560:	2300      	movs	r3, #0
 8003562:	4604      	mov	r4, r0
 8003564:	4608      	mov	r0, r1
 8003566:	602b      	str	r3, [r5, #0]
 8003568:	f7fd fb0d 	bl	8000b86 <_close>
 800356c:	1c43      	adds	r3, r0, #1
 800356e:	d102      	bne.n	8003576 <_close_r+0x1a>
 8003570:	682b      	ldr	r3, [r5, #0]
 8003572:	b103      	cbz	r3, 8003576 <_close_r+0x1a>
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	bd38      	pop	{r3, r4, r5, pc}
 8003578:	2000012c 	.word	0x2000012c

0800357c <__sflush_r>:
 800357c:	898a      	ldrh	r2, [r1, #12]
 800357e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003582:	4605      	mov	r5, r0
 8003584:	0710      	lsls	r0, r2, #28
 8003586:	460c      	mov	r4, r1
 8003588:	d458      	bmi.n	800363c <__sflush_r+0xc0>
 800358a:	684b      	ldr	r3, [r1, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	dc05      	bgt.n	800359c <__sflush_r+0x20>
 8003590:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003592:	2b00      	cmp	r3, #0
 8003594:	dc02      	bgt.n	800359c <__sflush_r+0x20>
 8003596:	2000      	movs	r0, #0
 8003598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800359c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800359e:	2e00      	cmp	r6, #0
 80035a0:	d0f9      	beq.n	8003596 <__sflush_r+0x1a>
 80035a2:	2300      	movs	r3, #0
 80035a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80035a8:	682f      	ldr	r7, [r5, #0]
 80035aa:	602b      	str	r3, [r5, #0]
 80035ac:	d032      	beq.n	8003614 <__sflush_r+0x98>
 80035ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80035b0:	89a3      	ldrh	r3, [r4, #12]
 80035b2:	075a      	lsls	r2, r3, #29
 80035b4:	d505      	bpl.n	80035c2 <__sflush_r+0x46>
 80035b6:	6863      	ldr	r3, [r4, #4]
 80035b8:	1ac0      	subs	r0, r0, r3
 80035ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035bc:	b10b      	cbz	r3, 80035c2 <__sflush_r+0x46>
 80035be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80035c0:	1ac0      	subs	r0, r0, r3
 80035c2:	2300      	movs	r3, #0
 80035c4:	4602      	mov	r2, r0
 80035c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80035c8:	6a21      	ldr	r1, [r4, #32]
 80035ca:	4628      	mov	r0, r5
 80035cc:	47b0      	blx	r6
 80035ce:	1c43      	adds	r3, r0, #1
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	d106      	bne.n	80035e2 <__sflush_r+0x66>
 80035d4:	6829      	ldr	r1, [r5, #0]
 80035d6:	291d      	cmp	r1, #29
 80035d8:	d82c      	bhi.n	8003634 <__sflush_r+0xb8>
 80035da:	4a2a      	ldr	r2, [pc, #168]	; (8003684 <__sflush_r+0x108>)
 80035dc:	40ca      	lsrs	r2, r1
 80035de:	07d6      	lsls	r6, r2, #31
 80035e0:	d528      	bpl.n	8003634 <__sflush_r+0xb8>
 80035e2:	2200      	movs	r2, #0
 80035e4:	6062      	str	r2, [r4, #4]
 80035e6:	04d9      	lsls	r1, r3, #19
 80035e8:	6922      	ldr	r2, [r4, #16]
 80035ea:	6022      	str	r2, [r4, #0]
 80035ec:	d504      	bpl.n	80035f8 <__sflush_r+0x7c>
 80035ee:	1c42      	adds	r2, r0, #1
 80035f0:	d101      	bne.n	80035f6 <__sflush_r+0x7a>
 80035f2:	682b      	ldr	r3, [r5, #0]
 80035f4:	b903      	cbnz	r3, 80035f8 <__sflush_r+0x7c>
 80035f6:	6560      	str	r0, [r4, #84]	; 0x54
 80035f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035fa:	602f      	str	r7, [r5, #0]
 80035fc:	2900      	cmp	r1, #0
 80035fe:	d0ca      	beq.n	8003596 <__sflush_r+0x1a>
 8003600:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003604:	4299      	cmp	r1, r3
 8003606:	d002      	beq.n	800360e <__sflush_r+0x92>
 8003608:	4628      	mov	r0, r5
 800360a:	f000 f8fd 	bl	8003808 <_free_r>
 800360e:	2000      	movs	r0, #0
 8003610:	6360      	str	r0, [r4, #52]	; 0x34
 8003612:	e7c1      	b.n	8003598 <__sflush_r+0x1c>
 8003614:	6a21      	ldr	r1, [r4, #32]
 8003616:	2301      	movs	r3, #1
 8003618:	4628      	mov	r0, r5
 800361a:	47b0      	blx	r6
 800361c:	1c41      	adds	r1, r0, #1
 800361e:	d1c7      	bne.n	80035b0 <__sflush_r+0x34>
 8003620:	682b      	ldr	r3, [r5, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0c4      	beq.n	80035b0 <__sflush_r+0x34>
 8003626:	2b1d      	cmp	r3, #29
 8003628:	d001      	beq.n	800362e <__sflush_r+0xb2>
 800362a:	2b16      	cmp	r3, #22
 800362c:	d101      	bne.n	8003632 <__sflush_r+0xb6>
 800362e:	602f      	str	r7, [r5, #0]
 8003630:	e7b1      	b.n	8003596 <__sflush_r+0x1a>
 8003632:	89a3      	ldrh	r3, [r4, #12]
 8003634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003638:	81a3      	strh	r3, [r4, #12]
 800363a:	e7ad      	b.n	8003598 <__sflush_r+0x1c>
 800363c:	690f      	ldr	r7, [r1, #16]
 800363e:	2f00      	cmp	r7, #0
 8003640:	d0a9      	beq.n	8003596 <__sflush_r+0x1a>
 8003642:	0793      	lsls	r3, r2, #30
 8003644:	680e      	ldr	r6, [r1, #0]
 8003646:	bf08      	it	eq
 8003648:	694b      	ldreq	r3, [r1, #20]
 800364a:	600f      	str	r7, [r1, #0]
 800364c:	bf18      	it	ne
 800364e:	2300      	movne	r3, #0
 8003650:	eba6 0807 	sub.w	r8, r6, r7
 8003654:	608b      	str	r3, [r1, #8]
 8003656:	f1b8 0f00 	cmp.w	r8, #0
 800365a:	dd9c      	ble.n	8003596 <__sflush_r+0x1a>
 800365c:	6a21      	ldr	r1, [r4, #32]
 800365e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003660:	4643      	mov	r3, r8
 8003662:	463a      	mov	r2, r7
 8003664:	4628      	mov	r0, r5
 8003666:	47b0      	blx	r6
 8003668:	2800      	cmp	r0, #0
 800366a:	dc06      	bgt.n	800367a <__sflush_r+0xfe>
 800366c:	89a3      	ldrh	r3, [r4, #12]
 800366e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003672:	81a3      	strh	r3, [r4, #12]
 8003674:	f04f 30ff 	mov.w	r0, #4294967295
 8003678:	e78e      	b.n	8003598 <__sflush_r+0x1c>
 800367a:	4407      	add	r7, r0
 800367c:	eba8 0800 	sub.w	r8, r8, r0
 8003680:	e7e9      	b.n	8003656 <__sflush_r+0xda>
 8003682:	bf00      	nop
 8003684:	20400001 	.word	0x20400001

08003688 <_fflush_r>:
 8003688:	b538      	push	{r3, r4, r5, lr}
 800368a:	690b      	ldr	r3, [r1, #16]
 800368c:	4605      	mov	r5, r0
 800368e:	460c      	mov	r4, r1
 8003690:	b913      	cbnz	r3, 8003698 <_fflush_r+0x10>
 8003692:	2500      	movs	r5, #0
 8003694:	4628      	mov	r0, r5
 8003696:	bd38      	pop	{r3, r4, r5, pc}
 8003698:	b118      	cbz	r0, 80036a2 <_fflush_r+0x1a>
 800369a:	6983      	ldr	r3, [r0, #24]
 800369c:	b90b      	cbnz	r3, 80036a2 <_fflush_r+0x1a>
 800369e:	f7ff fa15 	bl	8002acc <__sinit>
 80036a2:	4b14      	ldr	r3, [pc, #80]	; (80036f4 <_fflush_r+0x6c>)
 80036a4:	429c      	cmp	r4, r3
 80036a6:	d11b      	bne.n	80036e0 <_fflush_r+0x58>
 80036a8:	686c      	ldr	r4, [r5, #4]
 80036aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d0ef      	beq.n	8003692 <_fflush_r+0xa>
 80036b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80036b4:	07d0      	lsls	r0, r2, #31
 80036b6:	d404      	bmi.n	80036c2 <_fflush_r+0x3a>
 80036b8:	0599      	lsls	r1, r3, #22
 80036ba:	d402      	bmi.n	80036c2 <_fflush_r+0x3a>
 80036bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036be:	f7ff faa3 	bl	8002c08 <__retarget_lock_acquire_recursive>
 80036c2:	4628      	mov	r0, r5
 80036c4:	4621      	mov	r1, r4
 80036c6:	f7ff ff59 	bl	800357c <__sflush_r>
 80036ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80036cc:	07da      	lsls	r2, r3, #31
 80036ce:	4605      	mov	r5, r0
 80036d0:	d4e0      	bmi.n	8003694 <_fflush_r+0xc>
 80036d2:	89a3      	ldrh	r3, [r4, #12]
 80036d4:	059b      	lsls	r3, r3, #22
 80036d6:	d4dd      	bmi.n	8003694 <_fflush_r+0xc>
 80036d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80036da:	f7ff fa96 	bl	8002c0a <__retarget_lock_release_recursive>
 80036de:	e7d9      	b.n	8003694 <_fflush_r+0xc>
 80036e0:	4b05      	ldr	r3, [pc, #20]	; (80036f8 <_fflush_r+0x70>)
 80036e2:	429c      	cmp	r4, r3
 80036e4:	d101      	bne.n	80036ea <_fflush_r+0x62>
 80036e6:	68ac      	ldr	r4, [r5, #8]
 80036e8:	e7df      	b.n	80036aa <_fflush_r+0x22>
 80036ea:	4b04      	ldr	r3, [pc, #16]	; (80036fc <_fflush_r+0x74>)
 80036ec:	429c      	cmp	r4, r3
 80036ee:	bf08      	it	eq
 80036f0:	68ec      	ldreq	r4, [r5, #12]
 80036f2:	e7da      	b.n	80036aa <_fflush_r+0x22>
 80036f4:	08003970 	.word	0x08003970
 80036f8:	08003990 	.word	0x08003990
 80036fc:	08003950 	.word	0x08003950

08003700 <_lseek_r>:
 8003700:	b538      	push	{r3, r4, r5, lr}
 8003702:	4d07      	ldr	r5, [pc, #28]	; (8003720 <_lseek_r+0x20>)
 8003704:	4604      	mov	r4, r0
 8003706:	4608      	mov	r0, r1
 8003708:	4611      	mov	r1, r2
 800370a:	2200      	movs	r2, #0
 800370c:	602a      	str	r2, [r5, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	f7fd fa60 	bl	8000bd4 <_lseek>
 8003714:	1c43      	adds	r3, r0, #1
 8003716:	d102      	bne.n	800371e <_lseek_r+0x1e>
 8003718:	682b      	ldr	r3, [r5, #0]
 800371a:	b103      	cbz	r3, 800371e <_lseek_r+0x1e>
 800371c:	6023      	str	r3, [r4, #0]
 800371e:	bd38      	pop	{r3, r4, r5, pc}
 8003720:	2000012c 	.word	0x2000012c

08003724 <__swhatbuf_r>:
 8003724:	b570      	push	{r4, r5, r6, lr}
 8003726:	460e      	mov	r6, r1
 8003728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800372c:	2900      	cmp	r1, #0
 800372e:	b096      	sub	sp, #88	; 0x58
 8003730:	4614      	mov	r4, r2
 8003732:	461d      	mov	r5, r3
 8003734:	da08      	bge.n	8003748 <__swhatbuf_r+0x24>
 8003736:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	602a      	str	r2, [r5, #0]
 800373e:	061a      	lsls	r2, r3, #24
 8003740:	d410      	bmi.n	8003764 <__swhatbuf_r+0x40>
 8003742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003746:	e00e      	b.n	8003766 <__swhatbuf_r+0x42>
 8003748:	466a      	mov	r2, sp
 800374a:	f000 f8bb 	bl	80038c4 <_fstat_r>
 800374e:	2800      	cmp	r0, #0
 8003750:	dbf1      	blt.n	8003736 <__swhatbuf_r+0x12>
 8003752:	9a01      	ldr	r2, [sp, #4]
 8003754:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003758:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800375c:	425a      	negs	r2, r3
 800375e:	415a      	adcs	r2, r3
 8003760:	602a      	str	r2, [r5, #0]
 8003762:	e7ee      	b.n	8003742 <__swhatbuf_r+0x1e>
 8003764:	2340      	movs	r3, #64	; 0x40
 8003766:	2000      	movs	r0, #0
 8003768:	6023      	str	r3, [r4, #0]
 800376a:	b016      	add	sp, #88	; 0x58
 800376c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003770 <__smakebuf_r>:
 8003770:	898b      	ldrh	r3, [r1, #12]
 8003772:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003774:	079d      	lsls	r5, r3, #30
 8003776:	4606      	mov	r6, r0
 8003778:	460c      	mov	r4, r1
 800377a:	d507      	bpl.n	800378c <__smakebuf_r+0x1c>
 800377c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003780:	6023      	str	r3, [r4, #0]
 8003782:	6123      	str	r3, [r4, #16]
 8003784:	2301      	movs	r3, #1
 8003786:	6163      	str	r3, [r4, #20]
 8003788:	b002      	add	sp, #8
 800378a:	bd70      	pop	{r4, r5, r6, pc}
 800378c:	ab01      	add	r3, sp, #4
 800378e:	466a      	mov	r2, sp
 8003790:	f7ff ffc8 	bl	8003724 <__swhatbuf_r>
 8003794:	9900      	ldr	r1, [sp, #0]
 8003796:	4605      	mov	r5, r0
 8003798:	4630      	mov	r0, r6
 800379a:	f7ff fa57 	bl	8002c4c <_malloc_r>
 800379e:	b948      	cbnz	r0, 80037b4 <__smakebuf_r+0x44>
 80037a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037a4:	059a      	lsls	r2, r3, #22
 80037a6:	d4ef      	bmi.n	8003788 <__smakebuf_r+0x18>
 80037a8:	f023 0303 	bic.w	r3, r3, #3
 80037ac:	f043 0302 	orr.w	r3, r3, #2
 80037b0:	81a3      	strh	r3, [r4, #12]
 80037b2:	e7e3      	b.n	800377c <__smakebuf_r+0xc>
 80037b4:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <__smakebuf_r+0x7c>)
 80037b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80037b8:	89a3      	ldrh	r3, [r4, #12]
 80037ba:	6020      	str	r0, [r4, #0]
 80037bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037c0:	81a3      	strh	r3, [r4, #12]
 80037c2:	9b00      	ldr	r3, [sp, #0]
 80037c4:	6163      	str	r3, [r4, #20]
 80037c6:	9b01      	ldr	r3, [sp, #4]
 80037c8:	6120      	str	r0, [r4, #16]
 80037ca:	b15b      	cbz	r3, 80037e4 <__smakebuf_r+0x74>
 80037cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037d0:	4630      	mov	r0, r6
 80037d2:	f000 f889 	bl	80038e8 <_isatty_r>
 80037d6:	b128      	cbz	r0, 80037e4 <__smakebuf_r+0x74>
 80037d8:	89a3      	ldrh	r3, [r4, #12]
 80037da:	f023 0303 	bic.w	r3, r3, #3
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	81a3      	strh	r3, [r4, #12]
 80037e4:	89a0      	ldrh	r0, [r4, #12]
 80037e6:	4305      	orrs	r5, r0
 80037e8:	81a5      	strh	r5, [r4, #12]
 80037ea:	e7cd      	b.n	8003788 <__smakebuf_r+0x18>
 80037ec:	08002a65 	.word	0x08002a65

080037f0 <__malloc_lock>:
 80037f0:	4801      	ldr	r0, [pc, #4]	; (80037f8 <__malloc_lock+0x8>)
 80037f2:	f7ff ba09 	b.w	8002c08 <__retarget_lock_acquire_recursive>
 80037f6:	bf00      	nop
 80037f8:	20000120 	.word	0x20000120

080037fc <__malloc_unlock>:
 80037fc:	4801      	ldr	r0, [pc, #4]	; (8003804 <__malloc_unlock+0x8>)
 80037fe:	f7ff ba04 	b.w	8002c0a <__retarget_lock_release_recursive>
 8003802:	bf00      	nop
 8003804:	20000120 	.word	0x20000120

08003808 <_free_r>:
 8003808:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800380a:	2900      	cmp	r1, #0
 800380c:	d044      	beq.n	8003898 <_free_r+0x90>
 800380e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003812:	9001      	str	r0, [sp, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	f1a1 0404 	sub.w	r4, r1, #4
 800381a:	bfb8      	it	lt
 800381c:	18e4      	addlt	r4, r4, r3
 800381e:	f7ff ffe7 	bl	80037f0 <__malloc_lock>
 8003822:	4a1e      	ldr	r2, [pc, #120]	; (800389c <_free_r+0x94>)
 8003824:	9801      	ldr	r0, [sp, #4]
 8003826:	6813      	ldr	r3, [r2, #0]
 8003828:	b933      	cbnz	r3, 8003838 <_free_r+0x30>
 800382a:	6063      	str	r3, [r4, #4]
 800382c:	6014      	str	r4, [r2, #0]
 800382e:	b003      	add	sp, #12
 8003830:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003834:	f7ff bfe2 	b.w	80037fc <__malloc_unlock>
 8003838:	42a3      	cmp	r3, r4
 800383a:	d908      	bls.n	800384e <_free_r+0x46>
 800383c:	6825      	ldr	r5, [r4, #0]
 800383e:	1961      	adds	r1, r4, r5
 8003840:	428b      	cmp	r3, r1
 8003842:	bf01      	itttt	eq
 8003844:	6819      	ldreq	r1, [r3, #0]
 8003846:	685b      	ldreq	r3, [r3, #4]
 8003848:	1949      	addeq	r1, r1, r5
 800384a:	6021      	streq	r1, [r4, #0]
 800384c:	e7ed      	b.n	800382a <_free_r+0x22>
 800384e:	461a      	mov	r2, r3
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	b10b      	cbz	r3, 8003858 <_free_r+0x50>
 8003854:	42a3      	cmp	r3, r4
 8003856:	d9fa      	bls.n	800384e <_free_r+0x46>
 8003858:	6811      	ldr	r1, [r2, #0]
 800385a:	1855      	adds	r5, r2, r1
 800385c:	42a5      	cmp	r5, r4
 800385e:	d10b      	bne.n	8003878 <_free_r+0x70>
 8003860:	6824      	ldr	r4, [r4, #0]
 8003862:	4421      	add	r1, r4
 8003864:	1854      	adds	r4, r2, r1
 8003866:	42a3      	cmp	r3, r4
 8003868:	6011      	str	r1, [r2, #0]
 800386a:	d1e0      	bne.n	800382e <_free_r+0x26>
 800386c:	681c      	ldr	r4, [r3, #0]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	6053      	str	r3, [r2, #4]
 8003872:	4421      	add	r1, r4
 8003874:	6011      	str	r1, [r2, #0]
 8003876:	e7da      	b.n	800382e <_free_r+0x26>
 8003878:	d902      	bls.n	8003880 <_free_r+0x78>
 800387a:	230c      	movs	r3, #12
 800387c:	6003      	str	r3, [r0, #0]
 800387e:	e7d6      	b.n	800382e <_free_r+0x26>
 8003880:	6825      	ldr	r5, [r4, #0]
 8003882:	1961      	adds	r1, r4, r5
 8003884:	428b      	cmp	r3, r1
 8003886:	bf04      	itt	eq
 8003888:	6819      	ldreq	r1, [r3, #0]
 800388a:	685b      	ldreq	r3, [r3, #4]
 800388c:	6063      	str	r3, [r4, #4]
 800388e:	bf04      	itt	eq
 8003890:	1949      	addeq	r1, r1, r5
 8003892:	6021      	streq	r1, [r4, #0]
 8003894:	6054      	str	r4, [r2, #4]
 8003896:	e7ca      	b.n	800382e <_free_r+0x26>
 8003898:	b003      	add	sp, #12
 800389a:	bd30      	pop	{r4, r5, pc}
 800389c:	20000124 	.word	0x20000124

080038a0 <_read_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4d07      	ldr	r5, [pc, #28]	; (80038c0 <_read_r+0x20>)
 80038a4:	4604      	mov	r4, r0
 80038a6:	4608      	mov	r0, r1
 80038a8:	4611      	mov	r1, r2
 80038aa:	2200      	movs	r2, #0
 80038ac:	602a      	str	r2, [r5, #0]
 80038ae:	461a      	mov	r2, r3
 80038b0:	f7fd f94c 	bl	8000b4c <_read>
 80038b4:	1c43      	adds	r3, r0, #1
 80038b6:	d102      	bne.n	80038be <_read_r+0x1e>
 80038b8:	682b      	ldr	r3, [r5, #0]
 80038ba:	b103      	cbz	r3, 80038be <_read_r+0x1e>
 80038bc:	6023      	str	r3, [r4, #0]
 80038be:	bd38      	pop	{r3, r4, r5, pc}
 80038c0:	2000012c 	.word	0x2000012c

080038c4 <_fstat_r>:
 80038c4:	b538      	push	{r3, r4, r5, lr}
 80038c6:	4d07      	ldr	r5, [pc, #28]	; (80038e4 <_fstat_r+0x20>)
 80038c8:	2300      	movs	r3, #0
 80038ca:	4604      	mov	r4, r0
 80038cc:	4608      	mov	r0, r1
 80038ce:	4611      	mov	r1, r2
 80038d0:	602b      	str	r3, [r5, #0]
 80038d2:	f7fd f964 	bl	8000b9e <_fstat>
 80038d6:	1c43      	adds	r3, r0, #1
 80038d8:	d102      	bne.n	80038e0 <_fstat_r+0x1c>
 80038da:	682b      	ldr	r3, [r5, #0]
 80038dc:	b103      	cbz	r3, 80038e0 <_fstat_r+0x1c>
 80038de:	6023      	str	r3, [r4, #0]
 80038e0:	bd38      	pop	{r3, r4, r5, pc}
 80038e2:	bf00      	nop
 80038e4:	2000012c 	.word	0x2000012c

080038e8 <_isatty_r>:
 80038e8:	b538      	push	{r3, r4, r5, lr}
 80038ea:	4d06      	ldr	r5, [pc, #24]	; (8003904 <_isatty_r+0x1c>)
 80038ec:	2300      	movs	r3, #0
 80038ee:	4604      	mov	r4, r0
 80038f0:	4608      	mov	r0, r1
 80038f2:	602b      	str	r3, [r5, #0]
 80038f4:	f7fd f963 	bl	8000bbe <_isatty>
 80038f8:	1c43      	adds	r3, r0, #1
 80038fa:	d102      	bne.n	8003902 <_isatty_r+0x1a>
 80038fc:	682b      	ldr	r3, [r5, #0]
 80038fe:	b103      	cbz	r3, 8003902 <_isatty_r+0x1a>
 8003900:	6023      	str	r3, [r4, #0]
 8003902:	bd38      	pop	{r3, r4, r5, pc}
 8003904:	2000012c 	.word	0x2000012c

08003908 <_init>:
 8003908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800390a:	bf00      	nop
 800390c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800390e:	bc08      	pop	{r3}
 8003910:	469e      	mov	lr, r3
 8003912:	4770      	bx	lr

08003914 <_fini>:
 8003914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003916:	bf00      	nop
 8003918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800391a:	bc08      	pop	{r3}
 800391c:	469e      	mov	lr, r3
 800391e:	4770      	bx	lr
