<annotationInfo>
<item  id="31" filename="axis_to_ddr_writer.cpp" linenumber="46" name="buffer" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="buffer_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="63" filename="axis_to_ddr_writer.cpp" linenumber="83" name="i_op_assign_1_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="i_op_assign_1_cast_fu_397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="64" filename="axis_to_ddr_writer.cpp" linenumber="83" name="lhs_V_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="r_V_fu_409_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="65" filename="axis_to_ddr_writer.cpp" linenumber="83" name="rhs_V_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="r_V_fu_409_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="66" filename="axis_to_ddr_writer.cpp" linenumber="83" name="r_V" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="r_V_fu_409_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="67" filename="axis_to_ddr_writer.cpp" linenumber="83" name="tmp_8" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_8_fu_415_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="68" filename="axis_to_ddr_writer.cpp" linenumber="83" name="offset" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="offset_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="74" filename="axis_to_ddr_writer.cpp" linenumber="90" name="tmp_s" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_s_fu_435_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="75" filename="axis_to_ddr_writer.cpp" linenumber="90" name="tmp_3" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_3_fu_445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="76" filename="axis_to_ddr_writer.cpp" linenumber="90" name="tmp_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_1_fu_449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="77" filename="axis_to_ddr_writer.cpp" linenumber="90" name="idx_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="idx_1_fu_455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="90" filename="axis_to_ddr_writer.cpp" linenumber="97" name="j_s" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="j_s_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="91" filename="axis_to_ddr_writer.cpp" linenumber="105" name="tmp_4" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_4_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="92" filename="axis_to_ddr_writer.cpp" linenumber="105" name="j_mid2" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="j_mid2_fu_544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="96" filename="axis_to_ddr_writer.cpp" linenumber="128" name="tmp_11" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_11_fu_566_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="97" filename="axis_to_ddr_writer.cpp" linenumber="105" name="temp_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="temp_1_fu_576_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="55" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="98" filename="axis_to_ddr_writer.cpp" linenumber="129" name="temp_2" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="temp_2_fu_583_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="100" filename="axis_to_ddr_writer.cpp" linenumber="105" name="i_op" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="i_op_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="101" filename="axis_to_ddr_writer.cpp" linenumber="105" name="i_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="i_1_fu_558_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="102" filename="axis_to_ddr_writer.cpp" linenumber="105" name="ifzero" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="ifzero_fu_592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="105" filename="axis_to_ddr_writer.cpp" linenumber="134" name="tmp_10" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_10_fu_597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="112" filename="axis_to_ddr_writer.cpp" linenumber="138" name="tmp_9" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_9_fu_601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="134" filename="axis_to_ddr_writer.cpp" linenumber="140" name="offset_1" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="offset_1_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="138" filename="axis_to_ddr_writer.cpp" linenumber="144" name="tmp_2_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_2_cast_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="139" filename="axis_to_ddr_writer.cpp" linenumber="144" name="op2_assign" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="op2_assign_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="140" filename="axis_to_ddr_writer.cpp" linenumber="144" name="tmp_4_cast" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_4_cast_fu_475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="141" filename="axis_to_ddr_writer.cpp" linenumber="144" name="tmp_5" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_5_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="142" filename="axis_to_ddr_writer.cpp" linenumber="146" name="tmp_7" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_7_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="143" filename="axis_to_ddr_writer.cpp" linenumber="144" name="p_tmp_7" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="p_tmp_7_fu_489_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
<item  id="146" filename="axis_to_ddr_writer.cpp" linenumber="153" name="tmp_2" contextFuncName="axis_to_ddr_writer" moduleName="axis_to_ddr_writer" rtlName="tmp_2_fu_507_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/DDR/AXIS_TO_DDR_WRITER_AXILITE"></item>
</annotationInfo>
