Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: auto_write_read.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "auto_write_read.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "auto_write_read"
Output Format                      : NGC
Target Device                      : xq7a100t-2I-cs324

---- Source Options
Top Module Name                    : auto_write_read
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_write\pro\sdram_write\ipcore_dir\wfifo_512x16.v" into library work
Parsing module <wfifo_512x16>.
Analyzing Verilog file "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" into library work
Parsing module <auto_write_read>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <auto_write_read>.

Elaborating module <wfifo_512x16>.
WARNING:HDLCompiler:1499 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\pro\sdram_write\ipcore_dir\wfifo_512x16.v" Line 39: Empty module <wfifo_512x16> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" Line 64: Assignment to wfifo_rside_usedw ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <auto_write_read>.
    Related source file is "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v".
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" line 52: Output port <rd_data_count> of the instance <wfifo_512x16_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" line 52: Output port <full> of the instance <wfifo_512x16_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" line 52: Output port <almost_full> of the instance <wfifo_512x16_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" line 52: Output port <empty> of the instance <wfifo_512x16_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\13622\Desktop\my_pro_t\sdram_write\src\auto_write_read.v" line 52: Output port <almost_empty> of the instance <wfifo_512x16_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wr_trig>.
    Found 9-bit comparator lessequal for signal <n0001> created at line 45
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <auto_write_read> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\ise\xin\14.7\ISE_DS\ISE\.
Reading core <ipcore_dir/wfifo_512x16.ngc>.
Loading core <wfifo_512x16> for timing and area information for instance <wfifo_512x16_inst>.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\ise\xin\14.7\ISE_DS\ISE\.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <auto_write_read> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<15>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<14>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<13>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<12>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<11>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<10>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<9>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<8>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<7>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<6>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<5>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<4>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<3>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<2>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<1>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <wfifo_rd_data<0>> driven by black box <RAMB8BWER>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block auto_write_read, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <wfifo_512x16_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <wfifo_512x16_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <wfifo_512x16_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <wfifo_512x16_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <wfifo_512x16_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <wfifo_512x16_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <wfifo_512x16_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <wfifo_512x16_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : auto_write_read.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 188
#      GND                         : 2
#      INV                         : 6
#      LUT2                        : 55
#      LUT3                        : 10
#      LUT4                        : 32
#      LUT5                        : 6
#      LUT6                        : 12
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 167
#      FD                          : 4
#      FDC                         : 93
#      FDCE                        : 50
#      FDP                         : 14
#      FDPE                        : 6
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 36
#      IBUF                        : 19
#      OBUF                        : 17
# Others                           : 1
#      RAMB8BWER                   : 1

Device utilization summary:
---------------------------

Selected Device : xq7a100tcs324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             166  out of  126800     0%  
 Number of Slice LUTs:                  121  out of  63400     0%  
    Number used as Logic:               121  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    214
   Number with an unused Flip Flop:      48  out of    214    22%  
   Number with an unused LUT:            93  out of    214    43%  
   Number of fully used LUT-FF pairs:    73  out of    214    34%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    210    18%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wfifo_rclk                         | BUFGP                  | 79    |
wfifo_wclk                         | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.310ns (Maximum Frequency: 432.844MHz)
   Minimum input arrival time before clock: 1.175ns
   Maximum output required time after clock: 1.264ns
   Maximum combinational path delay: 0.983ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wfifo_wclk'
  Clock period: 2.310ns (frequency: 432.844MHz)
  Total number of paths / destination ports: 502 / 188
-------------------------------------------------------------------------
Delay:               2.310ns (Levels of Logic = 7)
  Source:            wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (FF)
  Destination:       wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i (FF)
  Source Clock:      wfifo_wclk rising
  Destination Clock: wfifo_wclk rising

  Data Path: wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 to wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.361   0.633  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>)
     LUT4:I0->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.353   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.253   0.439  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_196_o_MUX_14_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_196_o_MUX_14_o)
     FDP:D                     0.008          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      2.310ns (1.238ns logic, 1.072ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wfifo_rclk'
  Clock period: 2.298ns (frequency: 435.085MHz)
  Total number of paths / destination ports: 475 / 166
-------------------------------------------------------------------------
Delay:               2.298ns (Levels of Logic = 7)
  Source:            wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1 (FF)
  Destination:       wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i (FF)
  Source Clock:      wfifo_rclk rising
  Destination Clock: wfifo_rclk rising

  Data Path: wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1 to wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.616  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<1>)
     LUT4:I0->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1<0>)
     MUXCY:S->O            1   0.353   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           2   0.253   0.444  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1)
     LUT4:I2->O            1   0.097   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_7_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_7_o)
     FDPE:D                    0.008          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i
    ----------------------------------------
    Total                      2.298ns (1.238ns logic, 1.060ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wfifo_rclk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              1.175ns (Levels of Logic = 2)
  Source:            s_rst_n (PAD)
  Destination:       wr_trig (FF)
  Destination Clock: wfifo_rclk rising

  Data Path: s_rst_n to wr_trig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  s_rst_n_IBUF (s_rst_n_IBUF)
     INV:I->O              7   0.113   0.373  s_rst_n_inv1_INV_0 (s_rst_n_inv)
     FDC:CLR                   0.349          wr_trig
    ----------------------------------------
    Total                      1.175ns (0.463ns logic, 0.712ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wfifo_wclk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              1.175ns (Levels of Logic = 3)
  Source:            s_rst_n (PAD)
  Destination:       wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: wfifo_wclk rising

  Data Path: s_rst_n to wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  s_rst_n_IBUF (s_rst_n_IBUF)
     INV:I->O              7   0.113   0.373  s_rst_n_inv1_INV_0 (s_rst_n_inv)
     begin scope: 'wfifo_512x16_inst:rst'
     FDP:PRE                   0.349          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      1.175ns (0.463ns logic, 0.712ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wfifo_rclk'
  Total number of paths / destination ports: 13 / 12
-------------------------------------------------------------------------
Offset:              1.214ns (Levels of Logic = 2)
  Source:            wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0 (FF)
  Destination:       wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ADDRBRDADDR<4> (PAD)
  Source Clock:      wfifo_rclk rising

  Data Path: wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0 to wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ADDRBRDADDR<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            12   0.361   0.400  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<0>)
     INV:I->O              1   0.113   0.339  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv1_INV_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv)
     begin scope: 'wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ADDRB<0>'
    RAMB8BWER:ADDRBRDADDR<4>        0.000          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      1.214ns (0.474ns logic, 0.740ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wfifo_wclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              1.264ns (Levels of Logic = 2)
  Source:            wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:       wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN (PAD)
  Source Clock:      wfifo_wclk rising

  Data Path: wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.361   0.383  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)
     LUT2:I1->O           16   0.097   0.422  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENA'
    RAMB8BWER:ENAWREN          0.000          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      1.264ns (0.458ns logic, 0.806ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Delay:               0.983ns (Levels of Logic = 3)
  Source:            wfifo_wr_en (PAD)
  Destination:       wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN (PAD)

  Data Path: wfifo_wr_en to wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram:ENAWREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.462  wfifo_wr_en_IBUF (wfifo_wr_en_IBUF)
     begin scope: 'wfifo_512x16_inst:wr_en'
     LUT2:I0->O           16   0.097   0.422  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'wfifo_512x16_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:ENA'
    RAMB8BWER:ENAWREN          0.000          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                      0.983ns (0.098ns logic, 0.885ns route)
                                       (10.0% logic, 90.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock wfifo_rclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wfifo_rclk     |    2.298|         |         |         |
wfifo_wclk     |    0.708|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wfifo_wclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
wfifo_rclk     |    0.708|         |         |         |
wfifo_wclk     |    2.310|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 86.00 secs
Total CPU time to Xst completion: 86.07 secs
 
--> 

Total memory usage is 5082352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   13 (   0 filtered)

