#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Jun 23 13:55:26 2014
# Process ID: 7211
# Log file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado.log
# Journal file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/run_vivado.tcl
# open_project ./vivado/red_pitaya.xpr
INFO: [Project 1-313] Project file moved from '/home/matej/WORK/red_pitaya/redpitaya_svn/FPGA/release1/fpga/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# update_compile_order -fileset sources_1
# if {[lindex $argv 0] == "clean"} {
#    ## clean implementation
#    reset_run impl_1
# 
#    ## clean synthesis
#    reset_run synth_1
# 
#    ## clean PS project configuration
#    reset_target all [get_files  ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
# }
# if {[lindex $argv 0] == "build"} {
# 
#    ## export PS configuration
#    generate_target all [get_files  ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
#    open_bd_design ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd
#    export_hardware [get_files ./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
#    close_bd_design system
# 
#    ## do synthesis
#    launch_runs synth_1
#    wait_on_run synth_1
# 
#    ## do implementation
#    launch_runs impl_1
#    wait_on_run impl_1
# 
#    ## make bit file
#    launch_runs impl_1 -to_step write_bitstream
#    wait_on_run impl_1
# }
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Successfully read diagram <system> from BD file </home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system.bd>
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system.bd> 
Delivering 'Verilog Instantiation Template' file for IP 'system_processing_system7_0_0'.
Delivering 'Vivado Synthesis' files for IP 'system_processing_system7_0_0'.
Delivering 'Vivado Simulation' files for IP 'system_processing_system7_0_0'.
WARNING: [IP_Flow 19-2987] IP 'system_processing_system7_0_0' with unlicensed IP definition 'xilinx.com:ip:processing_system7:5.3' depends on licensed subcore IP definition 'xilinx.com:ip:processing_system7_bfm:2.0'. Please update your IP definition with license information.
WARNING: [xilinx.com:ip:processing_system7:5.3-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
Delivering 'Miscellaneous' files for IP 'system_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 894.746 ; gain = 154.625
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Successfully read diagram <system> from BD file <./vivado/red_pitaya.srcs/sources_1/bd/system/system.bd>
Exporting to file /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.sdk/SDK/SDK_Export/hw/system.xml
export_hardware: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 919.809 ; gain = 25.062
[Mon Jun 23 13:56:26 2014] Launched synth_1...
Run output will be captured here: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/runme.log
[Mon Jun 23 13:56:26 2014] Waiting for synth_1 to finish...

*** Running vivado
    with args -log red_pitaya_top.rds -m64 -mode batch -messageDb vivado.pb -source red_pitaya_top.tcl


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'.
# set_property used_in_implementation false [get_files -all /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/system.bd]
# read_verilog {
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid_block.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_test.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_test.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ps.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_analog.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v
#   /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_top.v
# }
# read_xdc /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
# read_xdc /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc
# set_property used_in_implementation false [get_files /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property verilog_define TOOL_VIVADO [current_fileset]
# set_property webtalk.parent_dir /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.data/wt [current_project]
# set_property parent.project_dir /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado [current_project]
# synth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1 -flatten_hierarchy none -bufg 16 -keep_equivalent_registers

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 784.168 ; gain = 163.691
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_top.v:75]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ps.v:46]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'system' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (5#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:369]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (6#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 91 connections, but only 86 given [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:313]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (8#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'axi_slave' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v:52]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'axi_rvalid_o_reg' into 'axi_rlast_o_reg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v:208]
INFO: [Synth 8-256] done synthesizing module 'axi_slave' (9#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/axi_slave.v:52]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (10#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ps.v:46]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_analog' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_analog.v:64]
	Parameter PWM_FULL bound to: 8'b10011100 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (11#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (13#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_analog' (14#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_analog.v:64]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_hk' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (15#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_hk' (16#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (17#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_scope' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v:54]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_dfilt1' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:26]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_dfilt1' (18#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:26]
INFO: [Synth 8-638] synthesizing module 'bus_clk_bridge' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v:38]
INFO: [Synth 8-256] done synthesizing module 'bus_clk_bridge' (19#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v:38]
INFO: [Synth 8-4471] merging register 'adc_b_raddr_reg[13:0]' into 'adc_a_raddr_reg[13:0]' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v:290]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_scope' (20#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_scope.v:54]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v:55]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg_ch' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v:41]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg_ch' (21#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v:41]
INFO: [Synth 8-4471] merging register 'buf_b_addr_reg[13:0]' into 'buf_a_addr_reg[13:0]' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v:177]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg' (22#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v:55]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid.v:52]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid_block' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid_block.v:49]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid_block' (23#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid_block.v:49]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid' (24#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_pid.v:52]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ams' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v:47]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: ../../../../code/bench/xadc_sim_values.txt - type: string 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111111100000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
INFO: [Synth 8-256] done synthesizing module 'XADC' (25#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ams' (26#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v:47]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:57]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (27#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy_tx' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter SRTYPE bound to: ASYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (27#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:16038]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (28#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:16038]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy_tx' (29#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v:45]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (30#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (30#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy_rx' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v:54]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:594]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (31#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:594]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:647]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (32#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:647]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:10464]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (33#1) [/opt/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:10464]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy_rx' (34#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v:54]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy_test' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_test.v:46]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy_test' (35#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_test.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:297]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy' (36#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:57]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_test' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_test.v:31]
	Parameter M bound to: 2 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter F bound to: 6 - type: integer 
	Parameter S bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_test' (37#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_test.v:31]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (38#1) [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_top.v:75]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 835.488 ; gain = 215.012
Start RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 835.488 ; gain = 215.012

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

Start RTL Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1083.316 ; gain = 462.840

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true. (constraint file  /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true. (constraint file  /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/synth_1/dont_touch.xdc, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1083.320 ; gain = 462.844
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1083.320 ; gain = 462.844
---------------------------------------------------------------------------------

INFO: [Synth 8-41] '_-' operator could not be merged with '*' operator due to loss of accuracy [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:101]
INFO: [Synth 8-41] '_-' operator could not be merged with '*' operator due to loss of accuracy [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:101]
INFO: [Synth 8-41] '_-' operator could not be merged with '*' operator due to loss of accuracy [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_dfilt1.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'txp_dv_reg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'txp_dat_reg' [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v:146]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB8 0 RAMB16 0 RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1147.336 ; gain = 526.859
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 8     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 8     
	   3 Input     15 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               57 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 29    
	               30 Bit    Registers := 8     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 12    
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 68    
	               12 Bit    Registers := 15    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 86    
+---RAMs : 
	             224K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 8     
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	  17 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  11 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 60    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	  18 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 122   
	  10 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 2     
Module system_wrapper 
Detailed RTL Component Info : 
Module red_pitaya_daisy 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module red_pitaya_daisy_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module red_pitaya_daisy_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module red_pitaya_pid_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module processing_system7_v5_3_processing_system7 
Detailed RTL Component Info : 
Module red_pitaya_ams 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               12 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     24 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module red_pitaya_ps 
Detailed RTL Component Info : 
Module red_pitaya_pid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 18    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   3 Input     14 Bit        Muxes := 4     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module red_pitaya_asg 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 6     
	               14 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_asg_ch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             224K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module red_pitaya_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               14 Bit    Registers := 14    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     14 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module red_pitaya_daisy_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_hk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module red_pitaya_dfilt1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 5     
Module red_pitaya_analog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_scope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 12    
+---RAMs : 
	             224K Bit         RAMs := 2     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	  21 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module bus_clk_bridge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[27] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[28] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[29] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[30] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[31] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[27] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[28] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[29] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[30] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\led_cnt_reg[31] ) is unused and will be removed from module red_pitaya_hk.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[7] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[6] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[5] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[4] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[3] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[2] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[1] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[0] ) is unused and will be removed from module red_pitaya_dfilt1.
DSP Report: Generating DSP pp_mult, operation Mode is: A2*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: register cfg_pp_r_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A2*BCIN''.
DSP Report: register cfg_kk_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_rr_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
DSP Report: Generating DSP aa_mult, operation Mode is: -A2*B2.
DSP Report: register cfg_aa_r_reg is absorbed into DSP aa_mult.
DSP Report: register r3_reg_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP r3_sum, operation Mode is: PCIN+A2:B+C'.
DSP Report: register A is absorbed into DSP r3_sum.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: Generating DSP r02_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register cfg_bb_r_reg is absorbed into DSP r02_reg_reg.
DSP Report: register r02_reg_reg is absorbed into DSP r02_reg_reg.
DSP Report: operator bb_mult is absorbed into DSP r02_reg_reg.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[7] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[6] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[5] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[4] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[3] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[2] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[1] ) is unused and will be removed from module red_pitaya_dfilt1.
WARNING: [Synth 8-3332] Sequential element (\r3_reg_reg[0] ) is unused and will be removed from module red_pitaya_dfilt1.
DSP Report: Generating DSP pp_mult, operation Mode is: A2*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: register cfg_pp_r_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A2*BCIN''.
DSP Report: register cfg_kk_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_r_reg is absorbed into DSP kk_mult.
DSP Report: register r4_reg_rr_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
DSP Report: Generating DSP aa_mult, operation Mode is: -A2*B2.
DSP Report: register cfg_aa_r_reg is absorbed into DSP aa_mult.
DSP Report: register r3_reg_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP r3_sum, operation Mode is: PCIN+A2:B+C'.
DSP Report: register A is absorbed into DSP r3_sum.
DSP Report: register C is absorbed into DSP r3_sum.
DSP Report: operator r3_sum is absorbed into DSP r3_sum.
DSP Report: Generating DSP r02_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register cfg_bb_r_reg is absorbed into DSP r02_reg_reg.
DSP Report: register r02_reg_reg is absorbed into DSP r02_reg_reg.
DSP Report: operator bb_mult is absorbed into DSP r02_reg_reg.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_a_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[30] ) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (\adc_b_sum_reg[31] ) is unused and will be removed from module red_pitaya_scope.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[31] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[30] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[29] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[28] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[27] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[26] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[25] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[24] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[23] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[22] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[21] ) is unused and will be removed from module bus_clk_bridge.
WARNING: [Synth 8-3332] Sequential element (\addr_o_reg[20] ) is unused and will be removed from module bus_clk_bridge.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
DSP Report: Generating DSP kp_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kp_reg_reg.
DSP Report: register kp_reg_reg is absorbed into DSP kp_reg_reg.
DSP Report: operator kp_mult is absorbed into DSP kp_reg_reg.
DSP Report: Generating DSP int_sum, operation Mode is: C+(A2*B)'.
DSP Report: register error_reg is absorbed into DSP int_sum.
DSP Report: register ki_mult_reg is absorbed into DSP int_sum.
DSP Report: operator int_sum is absorbed into DSP int_sum.
DSP Report: operator ki_mult0 is absorbed into DSP int_sum.
DSP Report: Generating DSP kd_reg_reg, operation Mode is: (A2*B)'.
DSP Report: register error_reg is absorbed into DSP kd_reg_reg.
DSP Report: register kd_reg_reg is absorbed into DSP kd_reg_reg.
DSP Report: operator kd_mult is absorbed into DSP kd_reg_reg.
WARNING: [Synth 8-3332] Sequential element (\bitslip_cnt_reg[4] ) is unused and will be removed from module red_pitaya_daisy_rx.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[31] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[30] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[29] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[28] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[27] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[26] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[25] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[24] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[23] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[22] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[21] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[20] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[19] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[18] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[17] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[16] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[31] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[30] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[29] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[28] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[27] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[26] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[25] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[24] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[23] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[22] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[21] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[20] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[19] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[18] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[17] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\rand_dat_reg[16] ) is unused and will be removed from module red_pitaya_daisy_test.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[15] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[14] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[13] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[12] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[11] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[10] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[9] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[8] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[7] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[6] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[5] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[4] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\cfg_tx_sys_reg[3] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[27] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[28] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[29] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[30] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[31] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[27] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[28] ) is unused and will be removed from module red_pitaya_daisy.
WARNING: [Synth 8-3332] Sequential element (\dd_par_cnt_reg[29] ) is unused and will be removed from module red_pitaya_daisy.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP m_reg[0].mult_aa_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register B is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: register A is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: register C is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: register m_reg[0].mult_aa_reg is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: operator p_1_out is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: operator p_0_out is absorbed into DSP m_reg[0].mult_aa_reg.
DSP Report: Generating DSP m_reg[0].mult_bb_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register B is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: register A is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: register C is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: register m_reg[0].mult_bb_reg is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: operator p_1_out is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: operator p_0_out is absorbed into DSP m_reg[0].mult_bb_reg.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B''.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: register C is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B''.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register B is absorbed into DSP p_1_out.
DSP Report: register A is absorbed into DSP p_1_out.
DSP Report: register C is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1165.355 ; gain = 544.879
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------------+---------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-----------------------------+
|Module Name       | RTL Object    | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18E1 | RAMB36E1 | Hierarchical Name           | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-----------------------------+
|red_pitaya_scope  | adc_b_buf_reg | 16 K X 14(READ_FIRST)  | W |   | 16 K X 14(WRITE_FIRST) |   | R | Port A and B | 0        | 7        | red_pitaya_scope/extram     | 
|red_pitaya_scope  | adc_a_buf_reg | 16 K X 14(READ_FIRST)  | W |   | 16 K X 14(WRITE_FIRST) |   | R | Port A and B | 0        | 7        | red_pitaya_scope/extram__1  | 
|red_pitaya_asg_ch | dac_buf_reg   | 16 K X 14(READ_FIRST)  | W | R | 16 K X 14(WRITE_FIRST) |   | R | Port A and B | 0        | 7        | red_pitaya_asg_ch/extram__2 | 
+------------------+---------------+------------------------+---+---+------------------------+---+---+--------------+----------+----------+-----------------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+---------------------+--------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name          | OP MODE      | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+---------------------+--------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|red_pitaya_dfilt1    | A2*B2        | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 31 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | A2*BCIN''    | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 39 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | -A2*B2       | No           | 23 (Y)           | 18 (Y) | 48 (N) | 25 (N) | 41 (Y) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | PCIN+A2:B+C' | No           | 30 (Y)           | 18 (Y) | 48 (Y) | -1 (Y) | -1 (Y) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | (A2*B)'      | No           | 25 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 38 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_dfilt1    | A2*B2        | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 31 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | A2*BCIN''    | No           | 25 (Y)           | 15 (Y) | 48 (N) | 25 (N) | 39 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | -A2*B2       | No           | 23 (Y)           | 18 (Y) | 48 (N) | 25 (N) | 41 (Y) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | PCIN+A2:B+C' | No           | 30 (Y)           | 18 (Y) | 48 (Y) | -1 (Y) | -1 (Y) | 1    | 0    | 1    | 1    | 0    | 
|red_pitaya_dfilt1    | (A2*B)'      | No           | 25 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 38 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_asg_ch    | (A*B'')'     | No           | 15 (N)           | 14 (Y) | 48 (N) | 25 (N) | 28 (Y) | 0    | 1    | 1    | 1    | 1    | 
|red_pitaya_asg_ch    | (A*B'')'     | No           | 15 (N)           | 14 (Y) | 48 (N) | 25 (N) | 28 (Y) | 0    | 1    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_pid_block | C+(A2*B)'    | No           | 15 (Y)           | 14 (Y) | 32 (Y) | 25 (N) | 33 (N) | 1    | 0    | 0    | 1    | 0    | 
|red_pitaya_pid_block | (A2*B)'      | No           | 15 (Y)           | 14 (Y) | 48 (N) | 25 (N) | 29 (Y) | 1    | 0    | 1    | 1    | 1    | 
|red_pitaya_test      | (C'+A2*B2)'  | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 1    | 1    | 1    | 1    | 
|red_pitaya_test      | (C'+A2*B2)'  | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (Y) | 1    | 1    | 1    | 1    | 1    | 
|red_pitaya_test      | C'+A2*B''    | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (N) | 1    | 1    | 1    | 1    | 0    | 
|red_pitaya_test      | C'+A2*B''    | No           | 17 (Y)           | 15 (Y) | 32 (Y) | 25 (N) | 32 (N) | 1    | 1    | 1    | 1    | 0    | 
+---------------------+--------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (red_pitaya_dfilt1:/\r01_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ps/i_gp0_slave/\axi_rresp_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ps/i_gp0_slave/\axi_bresp_o_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 1218.988 ; gain = 598.512
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 1422.988 ; gain = 802.512
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 1450.996 ; gain = 830.520
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_b_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance adc_a_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:42 . Memory (MB): peak = 1471.020 ; gain = 850.543
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_rresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_GP0_rvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_MISO_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_MOSI_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_SCLK_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:SPI0_SS_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awaddr_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awburst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awburst_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awlock_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awlock_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awcache_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_awprot_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wid_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wstrb_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_wlast_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_araddr_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arburst_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arburst_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arlock_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arlock_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arcache_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:axi_arprot_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_gp0_slave:sys_err_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:sys_err_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_miso_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_ss_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_sclk_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_ps:spi_mosi_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_addr_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_wdata_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_hk:sys_ren_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_bridge:sys_addr_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_bridge:sys_addr_i[21] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1471.020 ; gain = 850.543
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 1471.020 ; gain = 850.543
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+----------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|red_pitaya_scope      | adc_rval_reg[3]          | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|red_pitaya_daisy_test | rand_work_reg[26]        | 5      | 2     | YES          | NO                 | NO                | 2      | 0       | 
|red_pitaya_test       | r_reg[5].fifo_aa_reg[97] | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
+----------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |    15|
|3     |BUFIO       |     1|
|4     |BUFR_1      |     1|
|5     |CARRY4      |   342|
|6     |DNA_PORT    |     1|
|7     |DSP48E1_1   |     4|
|8     |DSP48E1_2   |     2|
|9     |DSP48E1_3   |     2|
|10    |DSP48E1_4   |    10|
|11    |DSP48E1_5   |     2|
|12    |DSP48E1_6   |     4|
|13    |DSP48E1_7   |     2|
|14    |DSP48E1_8   |     2|
|15    |GND         |     1|
|16    |INV         |     1|
|17    |ISERDESE2_1 |     1|
|18    |LUT1        |   496|
|19    |LUT2        |   937|
|20    |LUT3        |   336|
|21    |LUT4        |   860|
|22    |LUT5        |   401|
|23    |LUT6        |  1168|
|24    |MUXF7       |    20|
|25    |MUXF8       |     1|
|26    |ODDR_1      |    18|
|27    |ODDR_2      |     1|
|28    |OSERDESE2_1 |     1|
|29    |PLLE2_ADV_1 |     1|
|30    |PS7         |     1|
|31    |RAMB36E1_1  |    28|
|32    |SRL16E      |    17|
|33    |XADC        |     1|
|34    |FDCE        |    17|
|35    |FDRE        |  3592|
|36    |FDSE        |   180|
|37    |LD          |    17|
|38    |IBUF        |    38|
|39    |IBUFDS      |     2|
|40    |IBUFGDS     |     1|
|41    |IOBUF       |    16|
|42    |OBUF        |    37|
|43    |OBUFDS      |     2|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------------------+------+
|      |Instance                     |Module                                     |Cells |
+------+-----------------------------+-------------------------------------------+------+
|1     |top                          |                                           |  8710|
|2     |  i_ps                       |red_pitaya_ps                              |   442|
|3     |    system_i                 |system_wrapper                             |   225|
|4     |      system_i               |system                                     |   225|
|5     |        processing_system7_0 |system_processing_system7_0_0              |   224|
|6     |          inst               |processing_system7_v5_3_processing_system7 |   224|
|7     |    i_gp0_slave              |axi_slave                                  |   213|
|8     |  i_analog                   |red_pitaya_analog                          |   445|
|9     |  i_hk                       |red_pitaya_hk                              |   290|
|10    |  i_scope                    |red_pitaya_scope                           |  2193|
|11    |    i_dfilt1_cha             |red_pitaya_dfilt1__1                       |   165|
|12    |    i_dfilt1_chb             |red_pitaya_dfilt1                          |   165|
|13    |    i_bridge                 |bus_clk_bridge__1                          |    76|
|14    |  i_asg                      |red_pitaya_asg                             |  1431|
|15    |    i_cha                    |red_pitaya_asg_ch__1                       |   448|
|16    |    i_chb                    |red_pitaya_asg_ch                          |   448|
|17    |    i_bridge                 |bus_clk_bridge__2                          |    72|
|18    |  i_pid                      |red_pitaya_pid                             |  1456|
|19    |    i_pid11                  |red_pitaya_pid_block__1                    |   229|
|20    |    i_pid21                  |red_pitaya_pid_block__2                    |   229|
|21    |    i_pid12                  |red_pitaya_pid_block__3                    |   229|
|22    |    i_pid22                  |red_pitaya_pid_block                       |   229|
|23    |    i_bridge                 |bus_clk_bridge                             |    53|
|24    |  i_ams                      |red_pitaya_ams                             |   395|
|25    |  i_daisy                    |red_pitaya_daisy                           |   676|
|26    |    i_tx                     |red_pitaya_daisy_tx                        |    40|
|27    |    i_rx                     |red_pitaya_daisy_rx                        |   108|
|28    |    i_test                   |red_pitaya_daisy_test                      |   278|
|29    |  i_test                     |red_pitaya_test                            |  1093|
+------+-----------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:46 . Memory (MB): peak = 1471.020 ; gain = 850.543
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 627 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:46 . Memory (MB): peak = 1471.020 ; gain = 850.543
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  LD => LDCE: 17 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 311 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:00 . Memory (MB): peak = 1719.238 ; gain = 979.066
# write_checkpoint red_pitaya_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file red_pitaya_top_utilization_synth.rpt -pb red_pitaya_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1727.266 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 13:58:40 2014...
[Mon Jun 23 13:58:43 2014] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.58 ; elapsed = 00:02:18 . Memory (MB): peak = 919.883 ; gain = 0.000
[Mon Jun 23 13:58:44 2014] Launched impl_1...
Run output will be captured here: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/runme.log
[Mon Jun 23 13:58:44 2014] Waiting for impl_1 to finish...

*** Running vivado
    with args -log red_pitaya_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
INFO: [Timing 38-2] Deriving generated clocks [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7390-polarbox1/dcp/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7390-polarbox1/dcp/red_pitaya_top.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1295.410 ; gain = 581.949
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1303.422 ; gain = 7.012

Starting Logic Optimization Task
Logic Optimization | Checksum: e8af9b62
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e5fc6c7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.422 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 117 cells.
Phase 2 Constant Propagation | Checksum: 94366e4e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1303.422 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1474 unconnected nets.
INFO: [Opt 31-11] Eliminated 93 unconnected cells.
Phase 3 Sweep | Checksum: f4e70b91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.422 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f4e70b91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.422 ; gain = 0.000
Implement Debug Cores | Checksum: e8af9b62

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 14 Total Ports: 56
Number of Flops added for Enable Generation: 6

Ending Power Optimization Task | Checksum: e910be27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.004 ; gain = 98.582
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.004 ; gain = 106.594
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1402.008 ; gain = 0.000
Command: place_design -directive SpreadLogic_high
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'SpreadLogic_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1402.008 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 65d3a64d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 65d3a64d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 65d3a64d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'i_daisy/txp_dv_reg_i_2' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	i_daisy/txp_dat_reg[1] {LDCE}
	i_daisy/txp_dat_reg[2] {LDCE}
	i_daisy/txp_dat_reg[3] {LDCE}
	i_daisy/txp_dat_reg[4] {LDCE}
	i_daisy/txp_dat_reg[5] {LDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS25
	FIXED_IO_mio[17] of IOStandard LVCMOS25
	FIXED_IO_mio[18] of IOStandard LVCMOS25
	FIXED_IO_mio[19] of IOStandard LVCMOS25
	FIXED_IO_mio[20] of IOStandard LVCMOS25
	FIXED_IO_mio[21] of IOStandard LVCMOS25
	FIXED_IO_mio[22] of IOStandard LVCMOS25
	FIXED_IO_mio[23] of IOStandard LVCMOS25
	FIXED_IO_mio[24] of IOStandard LVCMOS25
	FIXED_IO_mio[25] of IOStandard LVCMOS25
	FIXED_IO_mio[26] of IOStandard LVCMOS25
	FIXED_IO_mio[27] of IOStandard LVCMOS25
	FIXED_IO_mio[28] of IOStandard LVCMOS25
	FIXED_IO_mio[29] of IOStandard LVCMOS25
	FIXED_IO_mio[30] of IOStandard LVCMOS25
	FIXED_IO_mio[31] of IOStandard LVCMOS25
	FIXED_IO_mio[32] of IOStandard LVCMOS25
	FIXED_IO_mio[33] of IOStandard LVCMOS25
	FIXED_IO_mio[34] of IOStandard LVCMOS25
	FIXED_IO_mio[35] of IOStandard LVCMOS25
	FIXED_IO_mio[36] of IOStandard LVCMOS25
	FIXED_IO_mio[37] of IOStandard LVCMOS25
	FIXED_IO_mio[38] of IOStandard LVCMOS25
	FIXED_IO_mio[39] of IOStandard LVCMOS25
	FIXED_IO_mio[40] of IOStandard LVCMOS25
	FIXED_IO_mio[41] of IOStandard LVCMOS25
	FIXED_IO_mio[42] of IOStandard LVCMOS25
	FIXED_IO_mio[43] of IOStandard LVCMOS25
	FIXED_IO_mio[44] of IOStandard LVCMOS25
	FIXED_IO_mio[45] of IOStandard LVCMOS25
	FIXED_IO_mio[46] of IOStandard LVCMOS25
	FIXED_IO_mio[47] of IOStandard LVCMOS25
	FIXED_IO_mio[48] of IOStandard LVCMOS25
	FIXED_IO_mio[49] of IOStandard LVCMOS25
	FIXED_IO_mio[50] of IOStandard LVCMOS25
	FIXED_IO_mio[51] of IOStandard LVCMOS25
	FIXED_IO_mio[52] of IOStandard LVCMOS25
	FIXED_IO_mio[53] of IOStandard LVCMOS25
Phase 1.6 Implementation Feasibility check | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: fdf9a795

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1.9.1 Place Init Design | Checksum: 9f10eaf4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1.9 Build Placer Netlist Model | Checksum: 9f10eaf4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1.10 Constrain Clocks/Macros | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1 Placer Initialization | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ffffffffabe6b8c1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffffffffabe6b8c1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fffffffff00f767d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 894d9698

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: a5ced97c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 7b850885

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 7b850885

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 3 Detail Placement | Checksum: 7b850885

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: 6cdfced7

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 4.1 Post Placement Timing Optimization | Checksum: 6cdfced7

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c1eb98e

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 1c1eb98e

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: 1c1eb98e

Time (s): cpu = 00:03:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: 1c1eb98e

Time (s): cpu = 00:03:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-0.946 | TNS=-10.917|

Phase 4.3.4 Print Final WNS | Checksum: 1c1eb98e

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 4.3 Placer Reporting | Checksum: 8dab1319

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ecea4c57

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ecea4c57

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
Ending Placer Task | Checksum: a5296a78

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:40 . Memory (MB): peak = 1414.027 ; gain = 12.020
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.51 secs 

report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1416.043 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.2 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.047 ; gain = 0.000
Command: phys_opt_design -directive AggressiveFanoutOpt
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveFanoutOpt

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 69266613

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_test/n_0_sys_rdata_o[31]_INST_0_i_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_ps/i_gp0_slave/n_0_rd_do_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_ps/i_gp0_slave/sys_addr_o[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net i_test/n_0_sys_rdata_o[31]_INST_0_i_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_hk/n_0_sys_rdata_o[31]_INST_0_i_1. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 5 nets. Created 6 new instances.

Phase 2 Fanout Optimization | Checksum: 4bed32fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[5]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[5]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[5].  Did not re-place instance i_scope/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_88.  Did not re-place instance i_ps_i_88
INFO: [Physopt 32-662] Processed net ps_sys_rdata[5].  Did not re-place instance i_ps_i_27
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[4]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[4].  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_91.  Did not re-place instance i_ps_i_91
INFO: [Physopt 32-662] Processed net ps_sys_rdata[4].  Did not re-place instance i_ps_i_28
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[6]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[6].  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_85.  Did not re-place instance i_ps_i_85
INFO: [Physopt 32-662] Processed net ps_sys_rdata[6].  Did not re-place instance i_ps_i_26
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_3.  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[10].  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_73.  Did not re-place instance i_ps_i_73
INFO: [Physopt 32-662] Processed net ps_sys_rdata[10].  Did not re-place instance i_ps_i_22
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[4]_INST_0_i_3.  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[6]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[1]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[1]_INST_0_i_5.  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[1].  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_99.  Did not re-place instance i_ps_i_99
INFO: [Physopt 32-662] Processed net ps_sys_rdata[1].  Did not re-place instance i_ps_i_31
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[5]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[5]_INST_0_i_5.  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[5].  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_87.  Re-placed instance i_ps_i_87
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[11]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[11]_INST_0_i_2
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[11].  Did not re-place instance i_asg/sys_rdata_o[11]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_69.  Did not re-place instance i_ps_i_69
INFO: [Physopt 32-662] Processed net ps_sys_rdata[11].  Did not re-place instance i_ps_i_21
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[0]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[0]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[0].  Did not re-place instance i_scope/sys_rdata_o[0]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_103.  Did not re-place instance i_ps_i_103
INFO: [Physopt 32-662] Processed net ps_sys_rdata[0].  Did not re-place instance i_ps_i_32
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[11]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[11]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[11].  Did not re-place instance i_scope/sys_rdata_o[11]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_70.  Did not re-place instance i_ps_i_70
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[9]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[9]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[9].  Re-placed instance i_asg/sys_rdata_o[9]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_75.  Re-placed instance i_ps_i_75
INFO: [Physopt 32-662] Processed net ps_sys_rdata[9].  Did not re-place instance i_ps_i_23
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[10]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[10]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[10].  Re-placed instance i_asg/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_72.  Re-placed instance i_ps_i_72
INFO: [Physopt 32-663] Processed net i_pid/n_0_set_21_kp_reg[5].  Re-placed instance i_pid/set_21_kp_reg[5]
INFO: [Physopt 32-663] Processed net i_scope/n_0_set_b_filt_bb_reg[10].  Re-placed instance i_scope/set_b_filt_bb_reg[10]
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[5]_INST_0_i_4.  Re-placed instance i_pid/sys_rdata_o[5]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[5]_INST_0_i_6.  Re-placed instance i_pid/sys_rdata_o[5]_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_pid/sys_rdata_o[5].  Re-placed instance i_pid/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_2.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_8.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_8
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[11]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[11]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[9]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[9]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_scope/sys_rdata_o[9].  Re-placed instance i_scope/sys_rdata_o[9]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_76.  Did not re-place instance i_ps_i_76
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[8]_INST_0_i_2.  Re-placed instance i_asg/sys_rdata_o[8]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[8].  Re-placed instance i_asg/sys_rdata_o[8]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_78.  Re-placed instance i_ps_i_78
INFO: [Physopt 32-662] Processed net ps_sys_rdata[8].  Did not re-place instance i_ps_i_24
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[1]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[1].  Did not re-place instance i_scope/sys_rdata_o[1]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_100.  Did not re-place instance i_ps_i_100
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[7]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[7]_INST_0_i_3
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[7]_INST_0_i_5.  Re-placed instance i_asg/sys_rdata_o[7]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[7].  Re-placed instance i_asg/sys_rdata_o[7]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_81.  Did not re-place instance i_ps_i_81
INFO: [Physopt 32-662] Processed net ps_sys_rdata[7].  Did not re-place instance i_ps_i_25
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[1]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[1]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[2]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[2]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[2].  Did not re-place instance i_scope/sys_rdata_o[2]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_97.  Re-placed instance i_ps_i_97
INFO: [Physopt 32-662] Processed net ps_sys_rdata[2].  Did not re-place instance i_ps_i_30
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[8]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[8]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[8].  Did not re-place instance i_scope/sys_rdata_o[8]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_79.  Did not re-place instance i_ps_i_79
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[9]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[9]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[31]_INST_0_i_2.  Re-placed instance i_hk/sys_rdata_o[31]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[7]_INST_0_i_2.  Re-placed instance i_hk/sys_rdata_o[7]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_ps/i_gp0_slave/sys_addr_o[8].  Re-placed instance i_ps/i_gp0_slave/sys_addr_o[8]_INST_0
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[7]_INST_0_i_7.  Re-placed instance i_hk/sys_rdata_o[7]_INST_0_i_7
INFO: [Physopt 32-663] Processed net i_hk/sys_rdata_o[5].  Re-placed instance i_hk/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/rd_araddr[8].  Did not re-place instance i_ps/i_gp0_slave/rd_araddr_reg[8]
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[0]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[0]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_set_21_kp_reg[10].  Re-placed instance i_pid/set_21_kp_reg[10]
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[10]_INST_0_i_4.  Re-placed instance i_pid/sys_rdata_o[10]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[10]_INST_0_i_6.  Re-placed instance i_pid/sys_rdata_o[10]_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_pid/sys_rdata_o[10].  Re-placed instance i_pid/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[5]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[5]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[6]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[6]_INST_0_i_3
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[6]_INST_0_i_5.  Re-placed instance i_asg/sys_rdata_o[6]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[6].  Re-placed instance i_asg/sys_rdata_o[6]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_84.  Re-placed instance i_ps_i_84
INFO: [Physopt 32-663] Processed net i_scope/n_0_set_a_filt_pp_reg[10].  Re-placed instance i_scope/set_a_filt_pp_reg[10]
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_10.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_10
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[8].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[8]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[2].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[2]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[9].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[9]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[1].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[1]
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
Phase 3 Placement Based Optimization | Checksum: 407cc5c5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 20 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[1]. Rewired (signal push) i_asg/n_0_sys_rdata_o[1]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[11]. Rewired (signal push) i_asg/n_0_sys_rdata_o[11]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[5]. Rewired (signal push) i_asg/n_0_sys_rdata_o[5]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[3]. Rewired (signal push) i_asg/n_0_sys_rdata_o[3]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[4]. Rewired (signal push) i_asg/n_0_sys_rdata_o[4]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[0]. Rewired (signal push) i_asg/n_0_sys_rdata_o[0]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_scope/sys_rdata_o[9]. Rewired (signal push) i_scope/n_0_sys_rdata_o[9]_INST_0_i_5 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_pid/sys_rdata_o[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[2]. Rewired (signal push) i_asg/n_0_sys_rdata_o[2]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[9]. Rewired (signal push) i_asg/n_0_sys_rdata_o[9]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[7]. Rewired (signal push) i_asg/n_0_sys_rdata_o[7]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[6]. Rewired (signal push) i_asg/n_0_sys_rdata_o[6]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/n_0_sys_rdata_o[8]_INST_0_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 11 nets. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Phase 4 Rewire | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 5 Critical Cell Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-361] Design WNS. Before: -0.946ns After: -0.946ns.
Phase 8 Shift Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 17 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_88.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_73.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_70.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 3 pins.
Phase 9 Critical Pin Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Very High Fanout Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1416.047 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.871 | TNS=-9.740 |
Ending Physical Synthesis Task | Checksum: 53858c51

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1416.047 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.047 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1416.047 ; gain = 0.000
Command: route_design -directive MoreGlobalIterations
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'MoreGlobalIterations'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 1741b7059

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1468.043 ; gain = 51.996
Phase 1 Build RT Design | Checksum: 1a8157ec5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1469.043 ; gain = 52.996

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a8157ec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.047 ; gain = 53.000

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1a8157ec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1478.043 ; gain = 61.996

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 15f5cc970

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.605 ; gain = 73.559

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 13b811adf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.605 ; gain = 73.559

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 13b811adf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.168 ; gain = 76.121
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 13b811adf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.168 ; gain = 76.121
Phase 2.5 Update Timing | Checksum: 13b811adf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.168 ; gain = 76.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.38  | TNS=-2.47  | WHS=-0.412 | THS=-60.8  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 13b811adf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1492.168 ; gain = 76.121
Phase 2 Router Initialization | Checksum: 13b811adf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1492.168 ; gain = 76.121

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12be60024

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1507.168 ; gain = 91.121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1182
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: e7cf5e7c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: e7cf5e7c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.424 | TNS=-1.2   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 97403679

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 6e96de83

Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.1.4.2 Budgeting
Phase 4.1.4.2 Budgeting | Checksum: 6e96de83

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.1.4 GlobIterForTiming | Checksum: 11860d6e7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.1 Global Iteration 0 | Checksum: 11860d6e7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X16Y49/SR1BEG1
Overlapping nets: 2
	i_asg/set_a_zero
	i_hk/n_0_sys_rdata_o[0]_INST_0_i_9

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 17ca393bd

Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 17ca393bd

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.404 | TNS=-1.16  | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 17ca393bd

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2.4 GlobIterForTiming

Phase 4.2.4.1 Update Timing
Phase 4.2.4.1 Update Timing | Checksum: 22e4af9d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2.4.2 Budgeting
Phase 4.2.4.2 Budgeting | Checksum: 22e4af9d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:09 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.2.4 GlobIterForTiming | Checksum: 10763eb06

Time (s): cpu = 00:01:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.2 Global Iteration 1 | Checksum: 10763eb06

Time (s): cpu = 00:01:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.3.1 Remove Overlaps | Checksum: 837da082

Time (s): cpu = 00:02:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: 837da082

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.494 | TNS=-1.34  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17ca393bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4 Rip-up And Reroute | Checksum: 17ca393bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 17ca393bd

Time (s): cpu = 00:02:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-0.861 | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14147a078

Time (s): cpu = 00:02:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14147a078

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-0.851 | WHS=-0.0256| THS=-0.0359|

Phase 6.1 Full Hold Analysis | Checksum: 14147a078

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 6 Post Hold Fix | Checksum: 14e767b89

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121

Router Utilization Summary
  Global Vertical Wire Utilization    = 5.7835 %
  Global Horizontal Wire Utilization  = 6.75483 %
  Total Num Pips                      = 116533
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 14e767b89

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 137e5c2a7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.252 | TNS=-0.772 | WHS=0.068  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 137e5c2a7

Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 137e5c2a7

Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.168 ; gain = 94.121

Routing Is Done.

Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Common 17-83] Releasing license: Implementation
212 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:33 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1514.168 ; gain = 4.000
INFO: [Power 33-23] Creating Default Power Bel for instance i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets adc_rstn]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1522.176 ; gain = 8.008
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 14:06:02 2014...
[Mon Jun 23 14:06:02 2014] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.63 ; elapsed = 00:07:18 . Memory (MB): peak = 919.883 ; gain = 0.000
[Mon Jun 23 14:06:02 2014] Launched impl_1...
Run output will be captured here: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/runme.log
[Mon Jun 23 14:06:02 2014] Waiting for impl_1 to finish...

*** Running vivado
    with args -log red_pitaya_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
INFO: [Timing 38-2] Deriving generated clocks [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7390-polarbox1/dcp/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7390-polarbox1/dcp/red_pitaya_top.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1295.410 ; gain = 581.949
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1303.422 ; gain = 7.012

Starting Logic Optimization Task
Logic Optimization | Checksum: e8af9b62
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e5fc6c7d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.422 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 117 cells.
Phase 2 Constant Propagation | Checksum: 94366e4e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1303.422 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1474 unconnected nets.
INFO: [Opt 31-11] Eliminated 93 unconnected cells.
Phase 3 Sweep | Checksum: f4e70b91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.422 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f4e70b91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.422 ; gain = 0.000
Implement Debug Cores | Checksum: e8af9b62

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 14 Total Ports: 56
Number of Flops added for Enable Generation: 6

Ending Power Optimization Task | Checksum: e910be27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.004 ; gain = 98.582
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1402.004 ; gain = 106.594
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1402.008 ; gain = 0.000
Command: place_design -directive SpreadLogic_high
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'SpreadLogic_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1402.008 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 65d3a64d

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 65d3a64d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 65d3a64d

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'i_daisy/txp_dv_reg_i_2' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	i_daisy/txp_dat_reg[1] {LDCE}
	i_daisy/txp_dat_reg[2] {LDCE}
	i_daisy/txp_dat_reg[3] {LDCE}
	i_daisy/txp_dat_reg[4] {LDCE}
	i_daisy/txp_dat_reg[5] {LDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS25
	FIXED_IO_mio[17] of IOStandard LVCMOS25
	FIXED_IO_mio[18] of IOStandard LVCMOS25
	FIXED_IO_mio[19] of IOStandard LVCMOS25
	FIXED_IO_mio[20] of IOStandard LVCMOS25
	FIXED_IO_mio[21] of IOStandard LVCMOS25
	FIXED_IO_mio[22] of IOStandard LVCMOS25
	FIXED_IO_mio[23] of IOStandard LVCMOS25
	FIXED_IO_mio[24] of IOStandard LVCMOS25
	FIXED_IO_mio[25] of IOStandard LVCMOS25
	FIXED_IO_mio[26] of IOStandard LVCMOS25
	FIXED_IO_mio[27] of IOStandard LVCMOS25
	FIXED_IO_mio[28] of IOStandard LVCMOS25
	FIXED_IO_mio[29] of IOStandard LVCMOS25
	FIXED_IO_mio[30] of IOStandard LVCMOS25
	FIXED_IO_mio[31] of IOStandard LVCMOS25
	FIXED_IO_mio[32] of IOStandard LVCMOS25
	FIXED_IO_mio[33] of IOStandard LVCMOS25
	FIXED_IO_mio[34] of IOStandard LVCMOS25
	FIXED_IO_mio[35] of IOStandard LVCMOS25
	FIXED_IO_mio[36] of IOStandard LVCMOS25
	FIXED_IO_mio[37] of IOStandard LVCMOS25
	FIXED_IO_mio[38] of IOStandard LVCMOS25
	FIXED_IO_mio[39] of IOStandard LVCMOS25
	FIXED_IO_mio[40] of IOStandard LVCMOS25
	FIXED_IO_mio[41] of IOStandard LVCMOS25
	FIXED_IO_mio[42] of IOStandard LVCMOS25
	FIXED_IO_mio[43] of IOStandard LVCMOS25
	FIXED_IO_mio[44] of IOStandard LVCMOS25
	FIXED_IO_mio[45] of IOStandard LVCMOS25
	FIXED_IO_mio[46] of IOStandard LVCMOS25
	FIXED_IO_mio[47] of IOStandard LVCMOS25
	FIXED_IO_mio[48] of IOStandard LVCMOS25
	FIXED_IO_mio[49] of IOStandard LVCMOS25
	FIXED_IO_mio[50] of IOStandard LVCMOS25
	FIXED_IO_mio[51] of IOStandard LVCMOS25
	FIXED_IO_mio[52] of IOStandard LVCMOS25
	FIXED_IO_mio[53] of IOStandard LVCMOS25
Phase 1.6 Implementation Feasibility check | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1402.008 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: fdf9a795

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1.9.1 Place Init Design | Checksum: 9f10eaf4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1.9 Build Placer Netlist Model | Checksum: 9f10eaf4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1.10 Constrain Clocks/Macros | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008
Phase 1 Placer Initialization | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ffffffffabe6b8c1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffffffffabe6b8c1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fffffffff00f767d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 894d9698

Time (s): cpu = 00:01:17 ; elapsed = 00:00:50 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: a5ced97c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1408.016 ; gain = 6.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 7b850885

Time (s): cpu = 00:01:26 ; elapsed = 00:00:56 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 7b850885

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 3 Detail Placement | Checksum: 7b850885

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: 6cdfced7

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 4.1 Post Placement Timing Optimization | Checksum: 6cdfced7

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c1eb98e

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 1c1eb98e

Time (s): cpu = 00:03:35 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: 1c1eb98e

Time (s): cpu = 00:03:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: 1c1eb98e

Time (s): cpu = 00:03:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-0.946 | TNS=-10.917|

Phase 4.3.4 Print Final WNS | Checksum: 1c1eb98e

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 4.3 Placer Reporting | Checksum: 8dab1319

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ecea4c57

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ecea4c57

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
Ending Placer Task | Checksum: a5296a78

Time (s): cpu = 00:03:48 ; elapsed = 00:03:35 . Memory (MB): peak = 1414.027 ; gain = 12.020
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:40 . Memory (MB): peak = 1414.027 ; gain = 12.020
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.51 secs 

report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1416.043 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.2 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.047 ; gain = 0.000
Command: phys_opt_design -directive AggressiveFanoutOpt
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveFanoutOpt

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 69266613

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1416.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_test/n_0_sys_rdata_o[31]_INST_0_i_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_ps/i_gp0_slave/n_0_rd_do_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_ps/i_gp0_slave/sys_addr_o[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net i_test/n_0_sys_rdata_o[31]_INST_0_i_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_hk/n_0_sys_rdata_o[31]_INST_0_i_1. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 5 nets. Created 6 new instances.

Phase 2 Fanout Optimization | Checksum: 4bed32fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[5]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[5]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[5].  Did not re-place instance i_scope/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_88.  Did not re-place instance i_ps_i_88
INFO: [Physopt 32-662] Processed net ps_sys_rdata[5].  Did not re-place instance i_ps_i_27
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[4]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[4].  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_91.  Did not re-place instance i_ps_i_91
INFO: [Physopt 32-662] Processed net ps_sys_rdata[4].  Did not re-place instance i_ps_i_28
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[6]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[6].  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_85.  Did not re-place instance i_ps_i_85
INFO: [Physopt 32-662] Processed net ps_sys_rdata[6].  Did not re-place instance i_ps_i_26
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_3.  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[10].  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_73.  Did not re-place instance i_ps_i_73
INFO: [Physopt 32-662] Processed net ps_sys_rdata[10].  Did not re-place instance i_ps_i_22
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[4]_INST_0_i_3.  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[6]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[1]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[1]_INST_0_i_5.  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[1].  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_99.  Did not re-place instance i_ps_i_99
INFO: [Physopt 32-662] Processed net ps_sys_rdata[1].  Did not re-place instance i_ps_i_31
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[5]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[5]_INST_0_i_5.  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[5].  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_87.  Re-placed instance i_ps_i_87
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[11]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[11]_INST_0_i_2
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[11].  Did not re-place instance i_asg/sys_rdata_o[11]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_69.  Did not re-place instance i_ps_i_69
INFO: [Physopt 32-662] Processed net ps_sys_rdata[11].  Did not re-place instance i_ps_i_21
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[0]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[0]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[0].  Did not re-place instance i_scope/sys_rdata_o[0]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_103.  Did not re-place instance i_ps_i_103
INFO: [Physopt 32-662] Processed net ps_sys_rdata[0].  Did not re-place instance i_ps_i_32
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[11]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[11]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[11].  Did not re-place instance i_scope/sys_rdata_o[11]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_70.  Did not re-place instance i_ps_i_70
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[9]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[9]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[9].  Re-placed instance i_asg/sys_rdata_o[9]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_75.  Re-placed instance i_ps_i_75
INFO: [Physopt 32-662] Processed net ps_sys_rdata[9].  Did not re-place instance i_ps_i_23
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[10]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[10]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[10].  Re-placed instance i_asg/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_72.  Re-placed instance i_ps_i_72
INFO: [Physopt 32-663] Processed net i_pid/n_0_set_21_kp_reg[5].  Re-placed instance i_pid/set_21_kp_reg[5]
INFO: [Physopt 32-663] Processed net i_scope/n_0_set_b_filt_bb_reg[10].  Re-placed instance i_scope/set_b_filt_bb_reg[10]
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[5]_INST_0_i_4.  Re-placed instance i_pid/sys_rdata_o[5]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[5]_INST_0_i_6.  Re-placed instance i_pid/sys_rdata_o[5]_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_pid/sys_rdata_o[5].  Re-placed instance i_pid/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_2.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_8.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_8
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[11]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[11]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[9]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[9]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_scope/sys_rdata_o[9].  Re-placed instance i_scope/sys_rdata_o[9]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_76.  Did not re-place instance i_ps_i_76
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[8]_INST_0_i_2.  Re-placed instance i_asg/sys_rdata_o[8]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[8].  Re-placed instance i_asg/sys_rdata_o[8]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_78.  Re-placed instance i_ps_i_78
INFO: [Physopt 32-662] Processed net ps_sys_rdata[8].  Did not re-place instance i_ps_i_24
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[1]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[1].  Did not re-place instance i_scope/sys_rdata_o[1]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_100.  Did not re-place instance i_ps_i_100
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[7]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[7]_INST_0_i_3
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[7]_INST_0_i_5.  Re-placed instance i_asg/sys_rdata_o[7]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[7].  Re-placed instance i_asg/sys_rdata_o[7]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_81.  Did not re-place instance i_ps_i_81
INFO: [Physopt 32-662] Processed net ps_sys_rdata[7].  Did not re-place instance i_ps_i_25
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[1]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[1]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[2]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[2]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[2].  Did not re-place instance i_scope/sys_rdata_o[2]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_97.  Re-placed instance i_ps_i_97
INFO: [Physopt 32-662] Processed net ps_sys_rdata[2].  Did not re-place instance i_ps_i_30
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[8]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[8]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[8].  Did not re-place instance i_scope/sys_rdata_o[8]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_79.  Did not re-place instance i_ps_i_79
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[9]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[9]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[31]_INST_0_i_2.  Re-placed instance i_hk/sys_rdata_o[31]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[7]_INST_0_i_2.  Re-placed instance i_hk/sys_rdata_o[7]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_ps/i_gp0_slave/sys_addr_o[8].  Re-placed instance i_ps/i_gp0_slave/sys_addr_o[8]_INST_0
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[7]_INST_0_i_7.  Re-placed instance i_hk/sys_rdata_o[7]_INST_0_i_7
INFO: [Physopt 32-663] Processed net i_hk/sys_rdata_o[5].  Re-placed instance i_hk/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/rd_araddr[8].  Did not re-place instance i_ps/i_gp0_slave/rd_araddr_reg[8]
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[0]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[0]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_set_21_kp_reg[10].  Re-placed instance i_pid/set_21_kp_reg[10]
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[10]_INST_0_i_4.  Re-placed instance i_pid/sys_rdata_o[10]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[10]_INST_0_i_6.  Re-placed instance i_pid/sys_rdata_o[10]_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_pid/sys_rdata_o[10].  Re-placed instance i_pid/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[5]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[5]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[6]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[6]_INST_0_i_3
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[6]_INST_0_i_5.  Re-placed instance i_asg/sys_rdata_o[6]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[6].  Re-placed instance i_asg/sys_rdata_o[6]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_84.  Re-placed instance i_ps_i_84
INFO: [Physopt 32-663] Processed net i_scope/n_0_set_a_filt_pp_reg[10].  Re-placed instance i_scope/set_a_filt_pp_reg[10]
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_10.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_10
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[8].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[8]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[2].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[2]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[9].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[9]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[1].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[1]
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
Phase 3 Placement Based Optimization | Checksum: 407cc5c5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 20 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[1]. Rewired (signal push) i_asg/n_0_sys_rdata_o[1]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[11]. Rewired (signal push) i_asg/n_0_sys_rdata_o[11]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[5]. Rewired (signal push) i_asg/n_0_sys_rdata_o[5]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[3]. Rewired (signal push) i_asg/n_0_sys_rdata_o[3]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[4]. Rewired (signal push) i_asg/n_0_sys_rdata_o[4]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[0]. Rewired (signal push) i_asg/n_0_sys_rdata_o[0]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_scope/sys_rdata_o[9]. Rewired (signal push) i_scope/n_0_sys_rdata_o[9]_INST_0_i_5 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_pid/sys_rdata_o[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[2]. Rewired (signal push) i_asg/n_0_sys_rdata_o[2]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[9]. Rewired (signal push) i_asg/n_0_sys_rdata_o[9]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[7]. Rewired (signal push) i_asg/n_0_sys_rdata_o[7]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[6]. Rewired (signal push) i_asg/n_0_sys_rdata_o[6]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/n_0_sys_rdata_o[8]_INST_0_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 11 nets. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Phase 4 Rewire | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 5 Critical Cell Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-361] Design WNS. Before: -0.946ns After: -0.946ns.
Phase 8 Shift Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 17 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_88.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_73.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_70.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 3 pins.
Phase 9 Critical Pin Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Very High Fanout Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1416.047 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.871 | TNS=-9.740 |
Ending Physical Synthesis Task | Checksum: 53858c51

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1416.047 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1416.047 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1416.047 ; gain = 0.000
Command: route_design -directive MoreGlobalIterations
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'MoreGlobalIterations'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 1741b7059

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1468.043 ; gain = 51.996
Phase 1 Build RT Design | Checksum: 1a8157ec5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1469.043 ; gain = 52.996

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a8157ec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1469.047 ; gain = 53.000

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1a8157ec5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1478.043 ; gain = 61.996

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 15f5cc970

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.605 ; gain = 73.559

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 13b811adf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1489.605 ; gain = 73.559

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 13b811adf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.168 ; gain = 76.121
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 13b811adf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.168 ; gain = 76.121
Phase 2.5 Update Timing | Checksum: 13b811adf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1492.168 ; gain = 76.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.38  | TNS=-2.47  | WHS=-0.412 | THS=-60.8  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 13b811adf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1492.168 ; gain = 76.121
Phase 2 Router Initialization | Checksum: 13b811adf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1492.168 ; gain = 76.121

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12be60024

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1507.168 ; gain = 91.121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1182
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: e7cf5e7c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: e7cf5e7c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.424 | TNS=-1.2   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 97403679

Time (s): cpu = 00:01:17 ; elapsed = 00:00:44 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 6e96de83

Time (s): cpu = 00:01:18 ; elapsed = 00:00:45 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.1.4.2 Budgeting
Phase 4.1.4.2 Budgeting | Checksum: 6e96de83

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.1.4 GlobIterForTiming | Checksum: 11860d6e7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.1 Global Iteration 0 | Checksum: 11860d6e7

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X16Y49/SR1BEG1
Overlapping nets: 2
	i_asg/set_a_zero
	i_hk/n_0_sys_rdata_o[0]_INST_0_i_9

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 17ca393bd

Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 17ca393bd

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.404 | TNS=-1.16  | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 17ca393bd

Time (s): cpu = 00:01:51 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2.4 GlobIterForTiming

Phase 4.2.4.1 Update Timing
Phase 4.2.4.1 Update Timing | Checksum: 22e4af9d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.2.4.2 Budgeting
Phase 4.2.4.2 Budgeting | Checksum: 22e4af9d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:09 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.2.4 GlobIterForTiming | Checksum: 10763eb06

Time (s): cpu = 00:01:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4.2 Global Iteration 1 | Checksum: 10763eb06

Time (s): cpu = 00:01:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.3.1 Remove Overlaps | Checksum: 837da082

Time (s): cpu = 00:02:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: 837da082

Time (s): cpu = 00:02:11 ; elapsed = 00:01:18 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.494 | TNS=-1.34  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17ca393bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 4 Rip-up And Reroute | Checksum: 17ca393bd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:19 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 17ca393bd

Time (s): cpu = 00:02:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-0.861 | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14147a078

Time (s): cpu = 00:02:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14147a078

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-0.851 | WHS=-0.0256| THS=-0.0359|

Phase 6.1 Full Hold Analysis | Checksum: 14147a078

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121
Phase 6 Post Hold Fix | Checksum: 14e767b89

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121

Router Utilization Summary
  Global Vertical Wire Utilization    = 5.7835 %
  Global Horizontal Wire Utilization  = 6.75483 %
  Total Num Pips                      = 116533
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 14e767b89

Time (s): cpu = 00:02:24 ; elapsed = 00:01:23 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 137e5c2a7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:25 . Memory (MB): peak = 1510.168 ; gain = 94.121

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.252 | TNS=-0.772 | WHS=0.068  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 137e5c2a7

Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 137e5c2a7

Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.168 ; gain = 94.121

Routing Is Done.

Time (s): cpu = 00:02:35 ; elapsed = 00:01:27 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Common 17-83] Releasing license: Implementation
212 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:33 . Memory (MB): peak = 1510.168 ; gain = 94.121
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1514.168 ; gain = 4.000
INFO: [Power 33-23] Creating Default Power Bel for instance i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets adc_rstn]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1522.176 ; gain = 8.008
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 14:06:02 2014...

*** Running vivado
    with args -log red_pitaya_top.rdi -applog -m64 -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace


****** Vivado v2013.3 (64-bit)
  **** SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
  **** IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl -notrace
Command: read_checkpoint red_pitaya_top_routed.dcp
INFO: [Vivado 12-3492] In future releases read_checkpoint will not automatically initialize a design.  Please use link_design to initialize a design after reading one or more checkpoint files.  Alternatively, to initialize a design with just this checkpoint file, the open_checkpoint command can be used.
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7571-polarbox1/dcp/red_pitaya_top_early.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7571-polarbox1/dcp/red_pitaya_top_early.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7571-polarbox1/dcp/red_pitaya_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
INFO: [Timing 38-2] Deriving generated clocks [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-7571-polarbox1/dcp/red_pitaya_top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1298.898 ; gain = 5.000
Restoring placement.
Restored 1761 out of 1761 XDEF sites from archive | CPU: 1.980000 secs | Memory: 12.831841 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

INFO: [Project 1-484] Checkpoint was created with build 329390
read_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1303.898 ; gain = 591.438
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 49 Warnings, 31 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./red_pitaya_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: 1: Syntax error: Bad fd number
sh: 1: Syntax error: Bad fd number
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1669.531 ; gain = 365.633
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 14:07:18 2014...
[Mon Jun 23 14:07:20 2014] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.58 ; elapsed = 00:01:18 . Memory (MB): peak = 919.883 ; gain = 0.000
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 14:07:21 2014...
