// Seed: 2496353531
module module_0;
  wire id_1;
  assign module_3.id_13 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    output uwire id_6,
    input  wire  id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1 = id_1;
  supply0 id_2;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 (
    input tri0 id_0,
    output tri id_1,
    output wor id_2,
    output wire id_3
    , id_11,
    output tri id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wire id_8,
    input wor id_9
);
  id_12(
      .id_0(id_7),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1 - 1),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(id_0),
      .id_8(!id_6),
      .id_9(1),
      .id_10(id_8),
      .id_11({id_0, id_6}),
      .id_12(1'b0),
      .id_13(1)
  );
  initial begin : LABEL_0
    id_3 = (1) == id_6;
  end
  module_0 modCall_1 ();
  tri id_13 = id_8;
endmodule
