{
  "processor": "Elbrus El-90",
  "manufacturer": "MCST/Lebedev Institute (Soviet Union)",
  "year": 1990,
  "schema_version": "1.0",
  "source": "Elbrus architecture papers; B.A. Babayan VLIW publications",
  "timing_notes": "Soviet VLIW superscalar processor. Unique architecture, NOT a clone of any Western design. 50 MHz clock. Wide instruction word encoding multiple operations per cycle. Tagged memory architecture (each word has a type tag). The Elbrus architecture uses explicit parallelism via wide instruction words. Cycle counts represent execution latency per operation within a wide instruction; multiple operations execute simultaneously. Hardware-managed register file with register windows.",
  "instruction_count": 48,
  "instructions": [
    {"mnemonic": "ADD", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Integer add; single-cycle in pipeline"},
    {"mnemonic": "SUB", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Integer subtract"},
    {"mnemonic": "AND", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Logical AND"},
    {"mnemonic": "OR", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Logical OR"},
    {"mnemonic": "XOR", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Logical XOR"},
    {"mnemonic": "SHL", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Shift left"},
    {"mnemonic": "SHR", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Shift right"},
    {"mnemonic": "CMP", "operands": "R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Compare; sets predicate register"},
    {"mnemonic": "CMPU", "operands": "R,R", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Unsigned compare"},
    {"mnemonic": "MUL", "operands": "R,R,R", "bytes": 4, "cycles": 3, "category": "multiply", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Integer multiply; 3-cycle latency, pipelined"},
    {"mnemonic": "DIV", "operands": "R,R,R", "bytes": 4, "cycles": 12, "category": "divide", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Integer divide; 12-cycle latency"},
    {"mnemonic": "FADD", "operands": "R,R,R", "bytes": 4, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Floating-point add; 3-cycle latency, pipelined"},
    {"mnemonic": "FSUB", "operands": "R,R,R", "bytes": 4, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Floating-point subtract"},
    {"mnemonic": "FMUL", "operands": "R,R,R", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Floating-point multiply; 4-cycle latency"},
    {"mnemonic": "FDIV", "operands": "R,R,R", "bytes": 4, "cycles": 18, "category": "float", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Floating-point divide; 18-cycle latency"},
    {"mnemonic": "FCMP", "operands": "R,R", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Floating-point compare"},
    {"mnemonic": "FCVT", "operands": "R,R", "bytes": 4, "cycles": 3, "category": "float", "addressing_mode": "register", "flags_affected": "tagged", "notes": "Float/int conversion"},
    {"mnemonic": "LD", "operands": "R,[R+disp]", "bytes": 8, "cycles": 3, "category": "data_transfer", "addressing_mode": "base_displacement", "flags_affected": "", "notes": "Load from memory; 3 cycles (cache hit)"},
    {"mnemonic": "ST", "operands": "[R+disp],R", "bytes": 8, "cycles": 3, "category": "data_transfer", "addressing_mode": "base_displacement", "flags_affected": "", "notes": "Store to memory; 3 cycles (cache hit)"},
    {"mnemonic": "LDD", "operands": "R,[R+disp]", "bytes": 8, "cycles": 3, "category": "data_transfer", "addressing_mode": "base_displacement", "flags_affected": "", "notes": "Load double (64-bit)"},
    {"mnemonic": "STD", "operands": "[R+disp],R", "bytes": 8, "cycles": 3, "category": "data_transfer", "addressing_mode": "base_displacement", "flags_affected": "", "notes": "Store double (64-bit)"},
    {"mnemonic": "MOV", "operands": "R,R", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "", "notes": "Register to register move"},
    {"mnemonic": "MOVI", "operands": "#imm,R", "bytes": 8, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "", "notes": "Load immediate"},
    {"mnemonic": "BR", "operands": "target", "bytes": 8, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Unconditional branch; delayed (1 delay slot)"},
    {"mnemonic": "BRC", "operands": "pred,target", "bytes": 8, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Conditional branch on predicate"},
    {"mnemonic": "CALL", "operands": "target", "bytes": 8, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Procedure call; allocates register window"},
    {"mnemonic": "RET", "operands": "", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Return; deallocates register window"},
    {"mnemonic": "CALLR", "operands": "R", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register", "flags_affected": "", "notes": "Indirect call"},
    {"mnemonic": "TRAP", "operands": "#n", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "System trap/syscall"},
    {"mnemonic": "RETT", "operands": "", "bytes": 4, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from trap"},
    {"mnemonic": "GETTAG", "operands": "R,R", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Get type tag from tagged word"},
    {"mnemonic": "PUTTAG", "operands": "R,R,R", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Set type tag on word (privileged)"},
    {"mnemonic": "GETSP", "operands": "R", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Get stack pointer"},
    {"mnemonic": "SETSP", "operands": "R", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "", "notes": "Set stack pointer"},
    {"mnemonic": "FENCE", "operands": "", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "", "notes": "Memory barrier/fence"},
    {"mnemonic": "NOP", "operands": "", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": "No operation (fills VLIW slot)"}
  ]
}
