

================================================================
== Vivado HLS Report for 'kernel4'
================================================================
* Date:           Sat May  8 02:24:54 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel4
* Solution:       pipeline
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %index) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %offset) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel4_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset) nounwind" [kernel4.cpp:3]   --->   Operation 11 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br label %1" [kernel4.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 4.44>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %0 ], [ %sum, %loop ]"   --->   Operation 13 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_in = phi i32 [ %offset_read, %0 ], [ %i, %loop ]"   --->   Operation 14 'phi' 'i_0_in' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i = add nsw i32 %i_0_in, 1" [kernel4.cpp:6]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.54ns)   --->   "%icmp_ln6 = icmp slt i32 %i, 1023" [kernel4.cpp:6]   --->   Operation 16 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %loop, label %2" [kernel4.cpp:6]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i32 %i to i64" [kernel4.cpp:8]   --->   Operation 18 'sext' 'sext_ln8' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%index_addr = getelementptr [1024 x i32]* %index, i64 0, i64 %sext_ln8" [kernel4.cpp:8]   --->   Operation 19 'getelementptr' 'index_addr' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.66ns)   --->   "%index_load = load i32* %index_addr, align 4" [kernel4.cpp:8]   --->   Operation 20 'load' 'index_load' <Predicate = (icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln8 = add nsw i32 %i_0_in, 2" [kernel4.cpp:8]   --->   Operation 21 'add' 'add_ln8' <Predicate = (icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i32 %add_ln8 to i64" [kernel4.cpp:8]   --->   Operation 22 'sext' 'sext_ln8_1' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 %sext_ln8_1" [kernel4.cpp:8]   --->   Operation 23 'getelementptr' 'array_addr' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.66ns)   --->   "%array_load = load i32* %array_addr, align 4" [kernel4.cpp:8]   --->   Operation 24 'load' 'array_load' <Predicate = (icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %sext_ln8" [kernel4.cpp:8]   --->   Operation 25 'getelementptr' 'array_addr_1' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [kernel4.cpp:8]   --->   Operation 26 'load' 'array_load_1' <Predicate = (icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 27 [1/2] (2.66ns)   --->   "%index_load = load i32* %index_addr, align 4" [kernel4.cpp:8]   --->   Operation 27 'load' 'index_load' <Predicate = (icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 28 [1/2] (2.66ns)   --->   "%array_load = load i32* %array_addr, align 4" [kernel4.cpp:8]   --->   Operation 28 'load' 'array_load' <Predicate = (icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 29 [1/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [kernel4.cpp:8]   --->   Operation 29 'load' 'array_load_1' <Predicate = (icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%sub_ln8 = sub nsw i32 %array_load, %array_load_1" [kernel4.cpp:8]   --->   Operation 30 'sub' 'sub_ln8' <Predicate = (icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel4.cpp:7]   --->   Operation 31 'specloopname' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel4.cpp:7]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel4.cpp:8]   --->   Operation 33 'specpipeline' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (6.58ns)   --->   "%mul_ln8 = mul nsw i32 %index_load, %sub_ln8" [kernel4.cpp:8]   --->   Operation 34 'mul' 'mul_ln8' <Predicate = (icmp_ln6)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (1.78ns)   --->   "%sum = add nsw i32 %mul_ln8, %sum_0" [kernel4.cpp:8]   --->   Operation 35 'add' 'sum' <Predicate = (icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp) nounwind" [kernel4.cpp:9]   --->   Operation 36 'specregionend' 'empty' <Predicate = (icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [kernel4.cpp:6]   --->   Operation 37 'br' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.66>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i32 %offset_read to i64" [kernel4.cpp:10]   --->   Operation 38 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %sext_ln10" [kernel4.cpp:10]   --->   Operation 39 'getelementptr' 'array_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.66ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [kernel4.cpp:10]   --->   Operation 40 'load' 'array_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 3> <Delay = 7.11>
ST_6 : Operation 41 [1/2] (2.66ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [kernel4.cpp:10]   --->   Operation 41 'load' 'array_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln10 = add nsw i32 %array_load_2, %sum_0" [kernel4.cpp:10]   --->   Operation 42 'add' 'add_ln10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (2.66ns)   --->   "store i32 %add_ln10, i32* %array_addr_2, align 4" [kernel4.cpp:10]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [kernel4.cpp:11]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ index]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap    ) [ 0000000]
specbitsmap_ln0   (specbitsmap    ) [ 0000000]
specbitsmap_ln0   (specbitsmap    ) [ 0000000]
spectopmodule_ln0 (spectopmodule  ) [ 0000000]
offset_read       (read           ) [ 0111110]
br_ln6            (br             ) [ 0111100]
sum_0             (phi            ) [ 0011111]
i_0_in            (phi            ) [ 0010000]
i                 (add            ) [ 0111100]
icmp_ln6          (icmp           ) [ 0011100]
br_ln6            (br             ) [ 0000000]
sext_ln8          (sext           ) [ 0000000]
index_addr        (getelementptr  ) [ 0011000]
add_ln8           (add            ) [ 0000000]
sext_ln8_1        (sext           ) [ 0000000]
array_addr        (getelementptr  ) [ 0011000]
array_addr_1      (getelementptr  ) [ 0011000]
index_load        (load           ) [ 0010100]
array_load        (load           ) [ 0000000]
array_load_1      (load           ) [ 0000000]
sub_ln8           (sub            ) [ 0010100]
specloopname_ln7  (specloopname   ) [ 0000000]
tmp               (specregionbegin) [ 0000000]
specpipeline_ln8  (specpipeline   ) [ 0000000]
mul_ln8           (mul            ) [ 0000000]
sum               (add            ) [ 0111100]
empty             (specregionend  ) [ 0000000]
br_ln6            (br             ) [ 0111100]
sext_ln10         (sext           ) [ 0000000]
array_addr_2      (getelementptr  ) [ 0000001]
array_load_2      (load           ) [ 0000000]
add_ln10          (add            ) [ 0000000]
store_ln10        (store          ) [ 0000000]
ret_ln11          (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="index">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel4_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="offset_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="index_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_load/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="array_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="10" slack="0"/>
<pin id="78" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
<pin id="80" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_load/2 array_load_1/2 array_load_2/5 store_ln10/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="array_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="array_addr_2_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/5 "/>
</bind>
</comp>

<comp id="90" class="1005" name="sum_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="sum_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="32" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_0_in_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0_in (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_0_in_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_in/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln6_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sext_ln8_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln8_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln8_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln8_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mul_ln8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sum_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln10_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln10_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/6 "/>
</bind>
</comp>

<comp id="167" class="1005" name="offset_read_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="178" class="1005" name="icmp_ln6_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="index_addr_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_addr "/>
</bind>
</comp>

<comp id="187" class="1005" name="array_addr_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="array_addr_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="1"/>
<pin id="194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="index_load_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_load "/>
</bind>
</comp>

<comp id="202" class="1005" name="sub_ln8_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln8 "/>
</bind>
</comp>

<comp id="207" class="1005" name="sum_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="212" class="1005" name="array_addr_2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="115"><net_src comp="105" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="111" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="133"><net_src comp="105" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="144"><net_src comp="64" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="64" pin="7"/><net_sink comp="140" pin=1"/></net>

<net id="154"><net_src comp="146" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="90" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="156" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="164"><net_src comp="64" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="90" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="2"/><net_sink comp="64" pin=4"/></net>

<net id="170"><net_src comp="38" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="176"><net_src comp="111" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="181"><net_src comp="117" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="44" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="190"><net_src comp="57" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="195"><net_src comp="70" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="200"><net_src comp="51" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="205"><net_src comp="140" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="210"><net_src comp="150" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="215"><net_src comp="82" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="64" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {6 }
 - Input state : 
	Port: kernel4 : array_r | {2 3 5 6 }
	Port: kernel4 : index | {2 3 }
	Port: kernel4 : offset | {1 }
  - Chain level:
	State 1
	State 2
		i : 1
		icmp_ln6 : 2
		br_ln6 : 3
		sext_ln8 : 2
		index_addr : 3
		index_load : 4
		add_ln8 : 1
		sext_ln8_1 : 2
		array_addr : 3
		array_load : 4
		array_addr_1 : 3
		array_load_1 : 4
	State 3
		sub_ln8 : 1
	State 4
		sum : 1
		empty : 1
	State 5
		array_addr_2 : 1
		array_load_2 : 2
	State 6
		add_ln10 : 1
		store_ln10 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_111        |    0    |    0    |    39   |
|    add   |     add_ln8_fu_129     |    0    |    0    |    39   |
|          |       sum_fu_150       |    0    |    0    |    39   |
|          |     add_ln10_fu_160    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln8_fu_140     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln8_fu_146     |    3    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|   icmp   |     icmp_ln6_fu_117    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|   read   | offset_read_read_fu_38 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     sext_ln8_fu_123    |    0    |    0    |    0    |
|   sext   |    sext_ln8_1_fu_135   |    0    |    0    |    0    |
|          |    sext_ln10_fu_156    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   234   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|array_addr_1_reg_192|   10   |
|array_addr_2_reg_212|   10   |
| array_addr_reg_187 |   10   |
|   i_0_in_reg_102   |   32   |
|      i_reg_173     |   32   |
|  icmp_ln6_reg_178  |    1   |
| index_addr_reg_182 |   10   |
| index_load_reg_197 |   32   |
| offset_read_reg_167|   32   |
|   sub_ln8_reg_202  |   32   |
|    sum_0_reg_90    |   32   |
|     sum_reg_207    |   32   |
+--------------------+--------+
|        Total       |   265  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_64 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_64 |  p2  |   3  |   0  |    0   ||    15   |
|   sum_0_reg_90   |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   124  ||  4.4495 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   234  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   54   |
|  Register |    -   |    -   |   265  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   265  |   288  |
+-----------+--------+--------+--------+--------+
