<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 39. ISCA 2012</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2012">39. ISCA 2012:
Portland, OR, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2012">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2012">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2012">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2012">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>

 

<h2>Memory Systems I</h2>
 

<ul>
<li id="LiuJVM12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Jamie">Jamie Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaiyen:Ben">Ben Jaiyen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Veras:Richard">Richard Veras</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>RAIDR: Retention-aware intelligent DRAM refresh.</b> 1-12<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237001"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LiuJVM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LiuJVM12.xml">XML</a></small></small></li>
<li id="BojnordiI12"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bojnordi:Mahdi_Nazm">Mahdi Nazm Bojnordi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ipek:Engin">Engin Ipek</a>:<br /><b>PARDIS: A programmable memory controller for the DDRx interfacing standards.</b> 13-24<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237002"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BojnordiI12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BojnordiI12.xml">XML</a></small></small></li>
<li id="YoonCMR12"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yoon:Doe_Hyun">Doe Hyun Yoon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Jichuan">Jichuan Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:Parthasarathy">Parthasarathy Ranganathan</a>:<br /><b>BOOM: Enabling mobile memory based low-power server DIMMs.</b> 25-36<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237003"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YoonCMR12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YoonCMR12.xml">XML</a></small></small></li>
<li id="MalladiNPLKH12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Malladi:Krishna_T=">Krishna T. Malladi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nothaft:Frank_A=">Frank A. Nothaft</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Periyathambi:Karthika">Karthika Periyathambi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Benjamin_C=">Benjamin C. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Towards energy-proportional datacenter memory with mobile DRAM.</b> 37-48<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MalladiNPLKH12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MalladiNPLKH12.xml">XML</a></small></small></li>
</ul>



<h2>GPU Architectures</h2>
 

<ul>
<li id="BrunieCD12"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brunie:Nicolas">Nicolas Brunie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Collange:Sylvain">Sylvain Collange</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Diamos:Gregory_Frederick">Gregory Frederick Diamos</a>:<br /><b>Simultaneous branch and warp interweaving for sustained GPU performance.</b> 49-60<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237005"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BrunieCD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BrunieCD12.xml">XML</a></small></small></li>
<li id="RhuE12"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rhu:Minsoo">Minsoo Rhu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>CAPRI: Prediction of compaction-adequacy for handling control-divergence in GPGPU architectures.</b> 61-71<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237006"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RhuE12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RhuE12.xml">XML</a></small></small></li>
<li id="MenonKS12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Menon:Jaikrishnan">Jaikrishnan Menon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kruijf:Marc_de">Marc de Kruijf</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>:<br /><b>iGPU: Exception support and speculative execution on GPUs.</b> 72-83<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237007"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MenonKS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MenonKS12.xml">XML</a></small></small></li>
<li id="ArnauPX12"><a href="http://dblp.dagstuhl.de/pers/hc/a/Arnau:Jose=Maria">Jose-Maria Arnau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xekalakis:Polychronis">Polychronis Xekalakis</a>:<br /><b>Boosting mobile GPU performance with a decoupled access/execute fragment processor.</b> 84-93<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237008"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ArnauPX12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ArnauPX12.xml">XML</a></small></small></li>
</ul>



<h2>Architectures for Security</h2>
 

<ul>
<li id="KayaalpOAP12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kayaalp:Mehmet">Mehmet Kayaalp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozsoy:Meltem">Meltem Ozsoy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abu=Ghazaleh:Nael_B=">Nael B. Abu-Ghazaleh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Ponomarev:Dmitry">Dmitry Ponomarev</a>:<br /><b>Branch regulation: Low-overhead protection from code reuse attacks.</b> 94-105<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237009"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KayaalpOAP12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KayaalpOAP12.xml">XML</a></small></small></li>
<li id="DemmeMWS12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Demme:John">John Demme</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Robert">Robert Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Waksman:Adam">Adam Waksman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sethumadhavan:Simha">Simha Sethumadhavan</a>:<br /><b>Side-channel vulnerability factor: A metric for measuring information leakage.</b> 106-117<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237010"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DemmeMWS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DemmeMWS12.xml">XML</a></small></small></li>
<li id="MartinDS12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Robert">Robert Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Demme:John">John Demme</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sethumadhavan:Simha">Simha Sethumadhavan</a>:<br /><b>TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks.</b> 118-129<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237011"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MartinDS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MartinDS12.xml">XML</a></small></small></li>
<li id="ValamehrCKPSVS12"><a href="http://dblp.dagstuhl.de/pers/hc/v/Valamehr:Jonathan">Jonathan Valamehr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chase:Melissa">Melissa Chase</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kamara:Seny">Seny Kamara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Putnam:Andrew">Andrew Putnam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shumow:Daniel">Daniel Shumow</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vaikuntanathan:Vinod">Vinod Vaikuntanathan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>:<br /><b>Inspection resistant memory: Architectural support for security from physical examination.</b> 130-141<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237012"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ValamehrCKPSVS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ValamehrCKPSVS12.xml">XML</a></small></small></li>
</ul>



<h2>Interconnection Networks</h2>
 

<ul>
<li id="XuYM12"><a href="http://dblp.dagstuhl.de/pers/hc/x/Xu:Yi">Yi Xu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>:<br /><b>Tolerating process variations in nanophotonic on-chip networks.</b> 142-152<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237013"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/XuYM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/XuYM12.xml">XML</a></small></small></li>
<li id="KokaMSCZHRK12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Koka:Pranay">Pranay Koka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McCracken:Michael_O=">Michael O. McCracken</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schwetman:Herb">Herb Schwetman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Chia=Hsin_Owen">Chia-Hsin Owen Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Xuezhe">Xuezhe Zheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Ho:Ron">Ron Ho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Raj:Kannan">Kannan Raj</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamoorthy:Ashok_V=">Ashok V. Krishnamoorthy</a>:<br /><b>A micro-architectural analysis of switched photonic multi-chip interconnects.</b> 153-164<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237014"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KokaMSCZHRK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KokaMSCZHRK12.xml">XML</a></small></small></li>
<li id="CarpenterHKHW12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Carpenter:Aaron">Aaron Carpenter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Jianyun">Jianyun Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kocabas:=Ouml=v=uuml=n=ccedil=">&#214;v&#252;n&#231; Kocabas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Hui">Hui Wu</a>:<br /><b>Enhancing effective throughput for transmission line-based bus.</b> 165-176<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237015"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CarpenterHKHW12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CarpenterHKHW12.xml">XML</a></small></small></li>
<li id="KoibuchiMAHC12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Koibuchi:Michihiro">Michihiro Koibuchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Matsutani:Hiroki">Hiroki Matsutani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amano:Hideharu">Hideharu Amano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:D=_Frank">D. Frank Hsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Casanova:Henri">Henri Casanova</a>:<br /><b>A case for random shortcut topologies for HPC interconnects.</b> 177-188<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237016"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KoibuchiMAHC12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KoibuchiMAHC12.xml">XML</a></small></small></li>
</ul>



<h2>Architectures for Software Productivity</h2>
 

<ul>
<li id="NagarakatteMZ12"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagarakatte:Santosh">Santosh Nagarakatte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Milo_M=_K=">Milo M. K. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zdancewic:Steve">Steve Zdancewic</a>:<br /><b>Watchdog: Hardware for safe and secure manual memory management and full memory safety.</b> 189-200<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237017"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NagarakatteMZ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NagarakatteMZ12.xml">XML</a></small></small></li>
<li id="DeviettiWSCGQ12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Devietti:Joseph">Joseph Devietti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:Benjamin_P=">Benjamin P. Wood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Strauss:Karin">Karin Strauss</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Ceze:Luis">Luis Ceze</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grossman:Dan">Dan Grossman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qadeer:Shaz">Shaz Qadeer</a>:<br /><b>RADISH: Always-on sound and complete race detection in software and hardware.</b> 201-212<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237018"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DeviettiWSCGQ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DeviettiWSCGQ12.xml">XML</a></small></small></li>
</ul>



<h2>Heterogeneity</h2>
 

<ul>
<li id="CraeynestJENE12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Craeynest:Kenzo_Van">Kenzo Van Craeynest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narv=aacute=ez:Paolo">Paolo Narv&#225;ez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Scheduling heterogeneous multi-cores through performance impact estimation (PIE).</b> 213-224<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237019"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CraeynestJENE12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CraeynestJENE12.xml">XML</a></small></small></li>
<li id="CaoBGM12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cao:Ting">Ting Cao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blackburn:Stephen_M=">Stephen M. Blackburn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Tiejun">Tiejun Gao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>:<br /><b>The Yin and Yang of power and performance for asymmetric hardware and managed software.</b> 225-236<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237020"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CaoBGM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CaoBGM12.xml">XML</a></small></small></li>
</ul>



<h2>Circuits and Technology</h2>
 

<ul>
<li id="KrimerCE12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Krimer:Evgeni">Evgeni Krimer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chiang:Patrick">Patrick Chiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures.</b> 237-248<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237021"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KrimerCE12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KrimerCE12.xml">XML</a></small></small></li>
<li id="MillerTPT12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Timothy_N=">Timothy N. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thomas:Renji">Renji Thomas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pan:Xiang">Xiang Pan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Teodorescu:Radu">Radu Teodorescu</a>:<br /><b>VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors.</b> 249-260<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237022"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MillerTPT12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MillerTPT12.xml">XML</a></small></small></li>
</ul>



<h2>Reliability</h2>
 

<ul>
<li id="DoudalisP12"><a href="http://dblp.dagstuhl.de/pers/hc/d/Doudalis:Ioannis">Ioannis Doudalis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>:<br /><b>Euripus: A flexible unified hardware memory checkpointing accelerator for bidirectional-debugging and reliability.</b> 261-272<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237023"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DoudalisP12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DoudalisP12.xml">XML</a></small></small></li>
<li id="NairEEJ12"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nair:Arun_A=">Arun A. Nair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eyerman:Stijn">Stijn Eyerman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>A first-order mechanistic model for architectural vulnerability factor.</b> 273-284<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237024"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NairEEJ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NairEEJ12.xml">XML</a></small></small></li>
<li id="UdipiMBDJ12"><a href="http://dblp.dagstuhl.de/pers/hc/u/Udipi:Aniruddha_N=">Aniruddha N. Udipi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muralimanohar:Naveen">Naveen Muralimanohar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems.</b> 285-296<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237025"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/UdipiMBDJ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/UdipiMBDJ12.xml">XML</a></small></small></li>
</ul>



<h2>Cache Systems</h2>
 

<ul>
<li id="BasuHS12"><a href="http://dblp.dagstuhl.de/pers/hc/b/Basu:Arkaprava">Arkaprava Basu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swift:Michael_M=">Michael M. Swift</a>:<br /><b>Reducing memory reference energy with opportunistic virtual caching.</b> 297-308<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237026"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BasuHS12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BasuHS12.xml">XML</a></small></small></li>
<li id="WangKJ12"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhe">Zhe Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Samira_Manabi">Samira Manabi Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>:<br /><b>Improving writeback efficiency with decoupled last-write prediction.</b> 309-320<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237027"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WangKJ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WangKJ12.xml">XML</a></small></small></li>
<li id="SimLQK12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sim:Jaewoong">Jaewoong Sim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaekyu">Jaekyu Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>:<br /><b>FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion.</b> 321-332<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237028"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SimLQK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SimLQK12.xml">XML</a></small></small></li>
</ul>



<h2>Dependable Architectures</h2>
 

<ul>
<li id="UpasaniVG12"><a href="http://dblp.dagstuhl.de/pers/hc/u/Upasani:Gaurang">Gaurang Upasani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Xavier">Xavier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Setting an error detection infrastructure with low cost acoustic wave detectors.</b> 333-343<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237029"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/UpasaniVG12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/UpasaniVG12.xml">XML</a></small></small></li>
<li id="PellegriniGB12"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pellegrini:Andrea">Andrea Pellegrini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greathouse:Joseph_L=">Joseph L. Greathouse</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bertacco:Valeria">Valeria Bertacco</a>:<br /><b>Viper: Virtual pipelines for enhanced reliability.</b> 344-355<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237030"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PellegriniGB12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PellegriniGB12.xml">XML</a></small></small></li>
<li id="Temam12"><a href="http://dblp.dagstuhl.de/pers/hc/t/Temam:Olivier">Olivier Temam</a>:<br /><b>A defect-tolerant accelerator for emerging high-performance applications.</b> 356-367<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237031"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Temam12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Temam12.xml">XML</a></small></small></li>
</ul>



<h2>Memory Systems II</h2>
 

<ul>
<li id="KimSLLM12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Yoongu">Yoongu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seshadri:Vivek">Vivek Seshadri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Donghyuk">Donghyuk Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Jamie">Jamie Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>A case for exploiting subarray-level parallelism (SALP) in DRAM.</b> 368-379<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237032"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimSLLM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimSLLM12.xml">XML</a></small></small></li>
<li id="QureshiFJL12"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franceschini:Michele">Michele Franceschini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jagmohan:Ashish">Ashish Jagmohan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lastras:Luis">Luis Lastras</a>:<br /><b>PreSET: Improving performance of phase change memories by exploiting asymmetry in write times.</b> 380-391<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237033"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/QureshiFJL12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/QureshiFJL12.xml">XML</a></small></small></li>
<li id="Cooper-BalisRJ12"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cooper=Balis:Elliott">Elliott Cooper-Balis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenfeld:Paul">Paul Rosenfeld</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacob:Bruce">Bruce Jacob</a>:<br /><b>Buffer-on-board memory systems.</b> 392-403<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237034"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Cooper-BalisRJ12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Cooper-BalisRJ12.xml">XML</a></small></small></li>
</ul>



<h2>Scheduling and Resource Management</h2>
 

<ul>
<li id="JungWK12"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jung:Myoungsoo">Myoungsoo Jung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilson:Ellis_Herbert">Ellis Herbert Wilson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>:<br /><b>Physically Addressed Queueing (PAQ): Improving parallelism in Solid State Disks.</b> 404-415<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237035"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JungWK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JungWK12.xml">XML</a></small></small></li>
<li id="AusavarungnirunCSLM12"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ausavarungnirun:Rachata">Rachata Ausavarungnirun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Kevin_Kai=Wei">Kevin Kai-Wei Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Subramanian:Lavanya">Lavanya Subramanian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>:<br /><b>Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems.</b> 416-427<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237036"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AusavarungnirunCSLM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AusavarungnirunCSLM12.xml">XML</a></small></small></li>
<li id="ManikantanRG12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Manikantan:R=">R. Manikantan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajan:Kaushik">Kaushik Rajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:R=">R. Govindarajan</a>:<br /><b>Probabilistic Shared Cache Management (PriSM).</b> 428-439<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237037"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ManikantanRG12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ManikantanRG12.xml">XML</a></small></small></li>
</ul>



<h2>Application Analysis</h2>
 

<ul>
<li id="SatishKCSKSGD12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Satish:Nadathur">Nadathur Satish</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Changkyu">Changkyu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chhugani:Jatin">Jatin Chhugani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Saito:Hideki">Hideki Saito</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnaiyer:Rakesh">Rakesh Krishnaiyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smelyanskiy:Mikhail">Mikhail Smelyanskiy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Girkar:Milind">Milind Girkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubey:Pradeep">Pradeep Dubey</a>:<br /><b>Can traditional programming bridge the Ninja performance gap for parallel computing applications?</b> 440-451<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237038"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SatishKCSKSGD12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SatishKCSKSGD12.xml">XML</a></small></small></li>
<li id="KambadurTK12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kambadur:Melanie">Melanie Kambadur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tang:Kui">Kui Tang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Martha_A=">Martha A. Kim</a>:<br /><b>Harmony: Collection and analysis of parallel block vectors.</b> 452-463<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237039"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KambadurTK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KambadurTK12.xml">XML</a></small></small></li>
</ul>



<h2>Virtualized Systems</h2>
 

<ul>
<li id="WentzlaffJGA12"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wentzlaff:David">David Wentzlaff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jackson:Christopher_J=">Christopher J. Jackson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Griffin:Patrick">Patrick Griffin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>Configurable fine-grain protection for multicore processor virtualization.</b> 464-475<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237040"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WentzlaffJGA12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WentzlaffJGA12.xml">XML</a></small></small></li>
<li id="AhnJH12"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jeongseob">Jeongseob Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jin:Seongwook">Seongwook Jin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>:<br /><b>Revisiting hardware-assisted page walks for virtualized systems.</b> 476-487<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237041"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AhnJH12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AhnJH12.xml">XML</a></small></small></li>
</ul>



<h2>Data Centers</h2>
 

<ul>
<li id="KontorinisZASHPTR12"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kontorinis:Vasileios">Vasileios Kontorinis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Liuyi_Eric">Liuyi Eric Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aksanli:Baris">Baris Aksanli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sampson:Jack">Jack Sampson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Homayoun:Houman">Houman Homayoun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pettis:Eddie">Eddie Pettis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosing:Tajana_Simunic">Tajana Simunic Rosing</a>:<br /><b>Managing distributed UPS energy for effective power capping in data centers.</b> 488-499<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237042"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KontorinisZASHPTR12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KontorinisZASHPTR12.xml">XML</a></small></small></li>
<li id="Lotfi-KamranGFVKPAJIOF12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lotfi=Kamran:Pejman">Pejman Lotfi-Kamran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grot:Boris">Boris Grot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferdman:Michael">Michael Ferdman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Volos:Stavros">Stavros Volos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Ko=ccedil=berber:Yusuf_Onur">Yusuf Onur Ko&#231;berber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Picorel:Javier">Javier Picorel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adileh:Almutaz">Almutaz Adileh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jevdjic:Djordje">Djordje Jevdjic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Idgunji:Sachin">Sachin Idgunji</a>, <a href="http://dblp.dagstuhl.de/pers/hc/=/=Ouml=zer:Emre">Emre &#214;zer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Scale-out processors.</b> 500-511<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237043"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Lotfi-KamranGFVKPAJIOF12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Lotfi-KamranGFVKPAJIOF12.xml">XML</a></small></small></li>
<li id="LiQL12"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Chao">Chao Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Qouneh:Amer">Amer Qouneh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>iSwitch: Coordinating and optimizing renewable energy powered server clusters.</b> 512-523<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237044"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LiQL12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LiQL12.xml">XML</a></small></small></li>
</ul>



<h2>HW/SW Interface and Flexibility</h2>
 

<ul>
<li id="SinghNMMM12"><a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Abhayendra">Abhayendra Singh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marino:Daniel">Daniel Marino</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Millstein:Todd_D=">Todd D. Millstein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Musuvathi:Madanlal">Madanlal Musuvathi</a>:<br /><b>End-to-end sequential consistency.</b> 524-535<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237045"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SinghNMMM12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SinghNMMM12.xml">XML</a></small></small></li>
<li id="MarsK12"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mars:Jason">Jason Mars</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Naveen">Naveen Kumar</a>:<br /><b>BlockChop: Dynamic squash elimination for hybrid processor architecture.</b> 536-547<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237046"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MarsK12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MarsK12.xml">XML</a></small></small></li>
<li id="YoonJSE12"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yoon:Doe_Hyun">Doe Hyun Yoon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jeong:Min_Kyu">Min Kyu Jeong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sullivan:Michael">Michael Sullivan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>:<br /><b>The dynamic granularity memory system.</b> 548-560<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2012.6237047"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/YoonJSE12.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/YoonJSE12.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
