// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FFTipfn_HH_
#define _FFTipfn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFTipfn_faddfsub_bkb.h"
#include "FFTipfn_fmul_32nscud.h"
#include "FFTipfn_mul_mul_1dEe.h"
#include "FFTipfn_W_real.h"
#include "FFTipfn_W_imag.h"
#include "FFTipfn_tempout_R.h"

namespace ap_rtl {

struct FFTipfn : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > FFTIN_TDATA;
    sc_in< sc_logic > FFTIN_TVALID;
    sc_out< sc_logic > FFTIN_TREADY;
    sc_in< sc_lv<1> > FFTIN_TLAST;
    sc_in< sc_lv<8> > FFTIN_TKEEP;
    sc_out< sc_lv<64> > FFTOUT_TDATA;
    sc_out< sc_logic > FFTOUT_TVALID;
    sc_in< sc_logic > FFTOUT_TREADY;
    sc_out< sc_lv<1> > FFTOUT_TLAST;
    sc_out< sc_lv<8> > FFTOUT_TKEEP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    FFTipfn(sc_module_name name);
    SC_HAS_PROCESS(FFTipfn);

    ~FFTipfn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    FFTipfn_W_real* W_real_U;
    FFTipfn_W_imag* W_imag_U;
    FFTipfn_tempout_R* tempout_R_U;
    FFTipfn_tempout_R* tempout_I_U;
    FFTipfn_tempout_R* FFTIn_R_U;
    FFTipfn_tempout_R* FFTIn_I_U;
    FFTipfn_faddfsub_bkb<1,5,32,32,32>* FFTipfn_faddfsub_bkb_U1;
    FFTipfn_faddfsub_bkb<1,5,32,32,32>* FFTipfn_faddfsub_bkb_U2;
    FFTipfn_fmul_32nscud<1,4,32,32,32>* FFTipfn_fmul_32nscud_U3;
    FFTipfn_fmul_32nscud<1,4,32,32,32>* FFTipfn_fmul_32nscud_U4;
    FFTipfn_fmul_32nscud<1,4,32,32,32>* FFTipfn_fmul_32nscud_U5;
    FFTipfn_fmul_32nscud<1,4,32,32,32>* FFTipfn_fmul_32nscud_U6;
    FFTipfn_mul_mul_1dEe<1,1,11,10,21>* FFTipfn_mul_mul_1dEe_U7;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > FFTIN_V_data_0_data_out;
    sc_signal< sc_logic > FFTIN_V_data_0_vld_in;
    sc_signal< sc_logic > FFTIN_V_data_0_vld_out;
    sc_signal< sc_logic > FFTIN_V_data_0_ack_in;
    sc_signal< sc_logic > FFTIN_V_data_0_ack_out;
    sc_signal< sc_lv<64> > FFTIN_V_data_0_payload_A;
    sc_signal< sc_lv<64> > FFTIN_V_data_0_payload_B;
    sc_signal< sc_logic > FFTIN_V_data_0_sel_rd;
    sc_signal< sc_logic > FFTIN_V_data_0_sel_wr;
    sc_signal< sc_logic > FFTIN_V_data_0_sel;
    sc_signal< sc_logic > FFTIN_V_data_0_load_A;
    sc_signal< sc_logic > FFTIN_V_data_0_load_B;
    sc_signal< sc_lv<2> > FFTIN_V_data_0_state;
    sc_signal< sc_logic > FFTIN_V_data_0_state_cmp_full;
    sc_signal< sc_logic > FFTIN_V_keep_V_0_vld_in;
    sc_signal< sc_logic > FFTIN_V_keep_V_0_ack_out;
    sc_signal< sc_lv<2> > FFTIN_V_keep_V_0_state;
    sc_signal< sc_lv<64> > FFTOUT_V_data_1_data_out;
    sc_signal< sc_logic > FFTOUT_V_data_1_vld_in;
    sc_signal< sc_logic > FFTOUT_V_data_1_vld_out;
    sc_signal< sc_logic > FFTOUT_V_data_1_ack_in;
    sc_signal< sc_logic > FFTOUT_V_data_1_ack_out;
    sc_signal< sc_lv<64> > FFTOUT_V_data_1_payload_A;
    sc_signal< sc_lv<64> > FFTOUT_V_data_1_payload_B;
    sc_signal< sc_logic > FFTOUT_V_data_1_sel_rd;
    sc_signal< sc_logic > FFTOUT_V_data_1_sel_wr;
    sc_signal< sc_logic > FFTOUT_V_data_1_sel;
    sc_signal< sc_logic > FFTOUT_V_data_1_load_A;
    sc_signal< sc_logic > FFTOUT_V_data_1_load_B;
    sc_signal< sc_lv<2> > FFTOUT_V_data_1_state;
    sc_signal< sc_logic > FFTOUT_V_data_1_state_cmp_full;
    sc_signal< sc_lv<1> > FFTOUT_V_last_V_1_data_out;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_vld_in;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_vld_out;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_ack_in;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > FFTOUT_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > FFTOUT_V_last_V_1_payload_B;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_sel_rd;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_sel_wr;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_sel;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_load_A;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > FFTOUT_V_last_V_1_state;
    sc_signal< sc_logic > FFTOUT_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > FFTOUT_V_keep_V_1_data_out;
    sc_signal< sc_logic > FFTOUT_V_keep_V_1_vld_in;
    sc_signal< sc_logic > FFTOUT_V_keep_V_1_vld_out;
    sc_signal< sc_logic > FFTOUT_V_keep_V_1_ack_out;
    sc_signal< sc_logic > FFTOUT_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > FFTOUT_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > FFTOUT_V_keep_V_1_state;
    sc_signal< sc_lv<9> > W_real_address0;
    sc_signal< sc_logic > W_real_ce0;
    sc_signal< sc_lv<32> > W_real_q0;
    sc_signal< sc_lv<9> > W_imag_address0;
    sc_signal< sc_logic > W_imag_ce0;
    sc_signal< sc_lv<32> > W_imag_q0;
    sc_signal< sc_logic > FFTIN_TDATA_blk_n;
    sc_signal< sc_lv<36> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln20_fu_391_p2;
    sc_signal< sc_logic > FFTOUT_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln58_reg_787;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<1> > icmp_ln58_reg_787_pp2_iter1_reg;
    sc_signal< sc_lv<11> > i_1_reg_287;
    sc_signal< sc_lv<11> > i_3_reg_330;
    sc_signal< sc_lv<32> > tempout_R_q0;
    sc_signal< sc_lv<32> > reg_365;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<32> > tempout_I_q0;
    sc_signal< sc_lv<32> > reg_372;
    sc_signal< sc_lv<32> > grp_fu_341_p2;
    sc_signal< sc_lv<32> > reg_379;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<32> > grp_fu_345_p2;
    sc_signal< sc_lv<32> > reg_385;
    sc_signal< sc_lv<11> > i_fu_397_p2;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_437_p2;
    sc_signal< sc_lv<1> > icmp_ln29_reg_636;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state4_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<11> > i_4_fu_443_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > or_ln31_8_fu_455_p4;
    sc_signal< sc_lv<10> > or_ln31_8_reg_650;
    sc_signal< sc_lv<1> > icmp_ln38_fu_474_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > zext_ln40_fu_486_p1;
    sc_signal< sc_lv<32> > zext_ln40_reg_664;
    sc_signal< sc_lv<10> > lshr_ln_fu_490_p4;
    sc_signal< sc_lv<10> > lshr_ln_reg_669;
    sc_signal< sc_lv<32> > BFWidth_fu_500_p1;
    sc_signal< sc_lv<32> > BFWidth_reg_674;
    sc_signal< sc_lv<21> > zext_ln42_fu_510_p1;
    sc_signal< sc_lv<21> > zext_ln42_reg_679;
    sc_signal< sc_lv<32> > zext_ln42_1_fu_514_p1;
    sc_signal< sc_lv<32> > zext_ln42_1_reg_684;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<10> > j_fu_527_p2;
    sc_signal< sc_lv<10> > j_reg_692;
    sc_signal< sc_lv<21> > mul_ln43_fu_623_p2;
    sc_signal< sc_lv<21> > mul_ln43_reg_697;
    sc_signal< sc_lv<1> > icmp_ln42_fu_522_p2;
    sc_signal< sc_lv<4> > stage_fu_533_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > BFWeight_cos_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > BFWeight_sin_reg_723;
    sc_signal< sc_lv<10> > tempout_R_addr_2_reg_732;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln45_fu_554_p2;
    sc_signal< sc_lv<10> > tempout_I_addr_2_reg_737;
    sc_signal< sc_lv<10> > tempout_R_addr_3_reg_742;
    sc_signal< sc_lv<10> > tempout_I_addr_3_reg_747;
    sc_signal< sc_lv<32> > i_7_fu_577_p2;
    sc_signal< sc_lv<32> > i_7_reg_752;
    sc_signal< sc_lv<32> > grp_fu_349_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_757;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > grp_fu_353_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_762;
    sc_signal< sc_lv<32> > grp_fu_357_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_767;
    sc_signal< sc_lv<32> > grp_fu_361_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_772;
    sc_signal< sc_lv<32> > tmp_5_reg_777;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > tmp_6_reg_782;
    sc_signal< sc_lv<1> > icmp_ln58_fu_582_p2;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state37_io;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state38_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<11> > i_5_fu_588_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > tmp_last_V_fu_600_p2;
    sc_signal< sc_lv<1> > tmp_last_V_reg_806;
    sc_signal< sc_lv<64> > tmp_data_1_fu_614_p3;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state36;
    sc_signal< sc_lv<10> > tempout_R_address0;
    sc_signal< sc_logic > tempout_R_ce0;
    sc_signal< sc_logic > tempout_R_we0;
    sc_signal< sc_lv<32> > tempout_R_d0;
    sc_signal< sc_lv<10> > tempout_I_address0;
    sc_signal< sc_logic > tempout_I_ce0;
    sc_signal< sc_logic > tempout_I_we0;
    sc_signal< sc_lv<32> > tempout_I_d0;
    sc_signal< sc_lv<10> > FFTIn_R_address0;
    sc_signal< sc_logic > FFTIn_R_ce0;
    sc_signal< sc_logic > FFTIn_R_we0;
    sc_signal< sc_lv<32> > FFTIn_R_d0;
    sc_signal< sc_lv<32> > FFTIn_R_q0;
    sc_signal< sc_lv<10> > FFTIn_I_address0;
    sc_signal< sc_logic > FFTIn_I_ce0;
    sc_signal< sc_logic > FFTIn_I_we0;
    sc_signal< sc_lv<32> > FFTIn_I_d0;
    sc_signal< sc_lv<32> > FFTIn_I_q0;
    sc_signal< sc_lv<11> > i_0_reg_276;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > stage_0_reg_298;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<10> > i_6_reg_310;
    sc_signal< sc_lv<32> > i_2_reg_321;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<64> > zext_ln24_fu_431_p1;
    sc_signal< sc_lv<64> > zext_ln31_fu_449_p1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln31_1_fu_465_p1;
    sc_signal< sc_lv<64> > zext_ln43_fu_539_p1;
    sc_signal< sc_lv<64> > sext_ln47_fu_565_p1;
    sc_signal< sc_lv<64> > sext_ln50_fu_571_p1;
    sc_signal< sc_lv<64> > zext_ln60_fu_594_p1;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<32> > grp_fu_341_p0;
    sc_signal< sc_lv<32> > grp_fu_341_p1;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > grp_fu_345_p0;
    sc_signal< sc_lv<32> > grp_fu_345_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<32> > trunc_ln7_fu_407_p1;
    sc_signal< sc_lv<32> > tmp_data_M_imag_loa_fu_416_p4;
    sc_signal< sc_lv<11> > zext_ln38_fu_470_p1;
    sc_signal< sc_lv<11> > subDFTSize_fu_480_p2;
    sc_signal< sc_lv<11> > lshr_ln43_fu_504_p2;
    sc_signal< sc_lv<22> > tmp_10_fu_544_p4;
    sc_signal< sc_lv<32> > i_lower_fu_560_p2;
    sc_signal< sc_lv<32> > bitcast_ln162_1_fu_610_p1;
    sc_signal< sc_lv<32> > bitcast_ln162_fu_606_p1;
    sc_signal< sc_lv<11> > mul_ln43_fu_623_p0;
    sc_signal< sc_lv<10> > mul_ln43_fu_623_p1;
    sc_signal< sc_lv<2> > grp_fu_341_opcode;
    sc_signal< sc_lv<2> > grp_fu_345_opcode;
    sc_signal< sc_lv<36> > ap_NS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< bool > ap_block_state39;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_lv<21> > mul_ln43_fu_623_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<36> ap_ST_fsm_state1;
    static const sc_lv<36> ap_ST_fsm_state2;
    static const sc_lv<36> ap_ST_fsm_state3;
    static const sc_lv<36> ap_ST_fsm_pp1_stage0;
    static const sc_lv<36> ap_ST_fsm_state6;
    static const sc_lv<36> ap_ST_fsm_state7;
    static const sc_lv<36> ap_ST_fsm_state8;
    static const sc_lv<36> ap_ST_fsm_state9;
    static const sc_lv<36> ap_ST_fsm_state10;
    static const sc_lv<36> ap_ST_fsm_state11;
    static const sc_lv<36> ap_ST_fsm_state12;
    static const sc_lv<36> ap_ST_fsm_state13;
    static const sc_lv<36> ap_ST_fsm_state14;
    static const sc_lv<36> ap_ST_fsm_state15;
    static const sc_lv<36> ap_ST_fsm_state16;
    static const sc_lv<36> ap_ST_fsm_state17;
    static const sc_lv<36> ap_ST_fsm_state18;
    static const sc_lv<36> ap_ST_fsm_state19;
    static const sc_lv<36> ap_ST_fsm_state20;
    static const sc_lv<36> ap_ST_fsm_state21;
    static const sc_lv<36> ap_ST_fsm_state22;
    static const sc_lv<36> ap_ST_fsm_state23;
    static const sc_lv<36> ap_ST_fsm_state24;
    static const sc_lv<36> ap_ST_fsm_state25;
    static const sc_lv<36> ap_ST_fsm_state26;
    static const sc_lv<36> ap_ST_fsm_state27;
    static const sc_lv<36> ap_ST_fsm_state28;
    static const sc_lv<36> ap_ST_fsm_state29;
    static const sc_lv<36> ap_ST_fsm_state30;
    static const sc_lv<36> ap_ST_fsm_state31;
    static const sc_lv<36> ap_ST_fsm_state32;
    static const sc_lv<36> ap_ST_fsm_state33;
    static const sc_lv<36> ap_ST_fsm_state34;
    static const sc_lv<36> ap_ST_fsm_state35;
    static const sc_lv<36> ap_ST_fsm_pp2_stage0;
    static const sc_lv<36> ap_ST_fsm_state39;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_22;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_23;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_BFWidth_fu_500_p1();
    void thread_FFTIN_TDATA_blk_n();
    void thread_FFTIN_TREADY();
    void thread_FFTIN_V_data_0_ack_in();
    void thread_FFTIN_V_data_0_ack_out();
    void thread_FFTIN_V_data_0_data_out();
    void thread_FFTIN_V_data_0_load_A();
    void thread_FFTIN_V_data_0_load_B();
    void thread_FFTIN_V_data_0_sel();
    void thread_FFTIN_V_data_0_state_cmp_full();
    void thread_FFTIN_V_data_0_vld_in();
    void thread_FFTIN_V_data_0_vld_out();
    void thread_FFTIN_V_keep_V_0_ack_out();
    void thread_FFTIN_V_keep_V_0_vld_in();
    void thread_FFTIn_I_address0();
    void thread_FFTIn_I_ce0();
    void thread_FFTIn_I_d0();
    void thread_FFTIn_I_we0();
    void thread_FFTIn_R_address0();
    void thread_FFTIn_R_ce0();
    void thread_FFTIn_R_d0();
    void thread_FFTIn_R_we0();
    void thread_FFTOUT_TDATA();
    void thread_FFTOUT_TDATA_blk_n();
    void thread_FFTOUT_TKEEP();
    void thread_FFTOUT_TLAST();
    void thread_FFTOUT_TVALID();
    void thread_FFTOUT_V_data_1_ack_in();
    void thread_FFTOUT_V_data_1_ack_out();
    void thread_FFTOUT_V_data_1_data_out();
    void thread_FFTOUT_V_data_1_load_A();
    void thread_FFTOUT_V_data_1_load_B();
    void thread_FFTOUT_V_data_1_sel();
    void thread_FFTOUT_V_data_1_state_cmp_full();
    void thread_FFTOUT_V_data_1_vld_in();
    void thread_FFTOUT_V_data_1_vld_out();
    void thread_FFTOUT_V_keep_V_1_ack_out();
    void thread_FFTOUT_V_keep_V_1_data_out();
    void thread_FFTOUT_V_keep_V_1_sel();
    void thread_FFTOUT_V_keep_V_1_vld_in();
    void thread_FFTOUT_V_keep_V_1_vld_out();
    void thread_FFTOUT_V_last_V_1_ack_in();
    void thread_FFTOUT_V_last_V_1_ack_out();
    void thread_FFTOUT_V_last_V_1_data_out();
    void thread_FFTOUT_V_last_V_1_load_A();
    void thread_FFTOUT_V_last_V_1_load_B();
    void thread_FFTOUT_V_last_V_1_sel();
    void thread_FFTOUT_V_last_V_1_state_cmp_full();
    void thread_FFTOUT_V_last_V_1_vld_in();
    void thread_FFTOUT_V_last_V_1_vld_out();
    void thread_W_imag_address0();
    void thread_W_imag_ce0();
    void thread_W_real_address0();
    void thread_W_real_ce0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state2();
    void thread_ap_block_state36_pp2_stage0_iter0();
    void thread_ap_block_state37_io();
    void thread_ap_block_state37_pp2_stage0_iter1();
    void thread_ap_block_state38_io();
    void thread_ap_block_state38_pp2_stage0_iter2();
    void thread_ap_block_state39();
    void thread_ap_block_state4_pp1_stage0_iter0();
    void thread_ap_block_state5_pp1_stage0_iter1();
    void thread_ap_condition_pp1_exit_iter0_state4();
    void thread_ap_condition_pp2_exit_iter0_state36();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln162_1_fu_610_p1();
    void thread_bitcast_ln162_fu_606_p1();
    void thread_grp_fu_341_opcode();
    void thread_grp_fu_341_p0();
    void thread_grp_fu_341_p1();
    void thread_grp_fu_345_opcode();
    void thread_grp_fu_345_p0();
    void thread_grp_fu_345_p1();
    void thread_i_4_fu_443_p2();
    void thread_i_5_fu_588_p2();
    void thread_i_7_fu_577_p2();
    void thread_i_fu_397_p2();
    void thread_i_lower_fu_560_p2();
    void thread_icmp_ln20_fu_391_p2();
    void thread_icmp_ln29_fu_437_p2();
    void thread_icmp_ln38_fu_474_p2();
    void thread_icmp_ln42_fu_522_p2();
    void thread_icmp_ln45_fu_554_p2();
    void thread_icmp_ln58_fu_582_p2();
    void thread_j_fu_527_p2();
    void thread_lshr_ln43_fu_504_p2();
    void thread_lshr_ln_fu_490_p4();
    void thread_mul_ln43_fu_623_p0();
    void thread_mul_ln43_fu_623_p1();
    void thread_mul_ln43_fu_623_p10();
    void thread_or_ln31_8_fu_455_p4();
    void thread_sext_ln47_fu_565_p1();
    void thread_sext_ln50_fu_571_p1();
    void thread_stage_fu_533_p2();
    void thread_subDFTSize_fu_480_p2();
    void thread_tempout_I_address0();
    void thread_tempout_I_ce0();
    void thread_tempout_I_d0();
    void thread_tempout_I_we0();
    void thread_tempout_R_address0();
    void thread_tempout_R_ce0();
    void thread_tempout_R_d0();
    void thread_tempout_R_we0();
    void thread_tmp_10_fu_544_p4();
    void thread_tmp_data_1_fu_614_p3();
    void thread_tmp_data_M_imag_loa_fu_416_p4();
    void thread_tmp_last_V_fu_600_p2();
    void thread_trunc_ln7_fu_407_p1();
    void thread_zext_ln24_fu_431_p1();
    void thread_zext_ln31_1_fu_465_p1();
    void thread_zext_ln31_fu_449_p1();
    void thread_zext_ln38_fu_470_p1();
    void thread_zext_ln40_fu_486_p1();
    void thread_zext_ln42_1_fu_514_p1();
    void thread_zext_ln42_fu_510_p1();
    void thread_zext_ln43_fu_539_p1();
    void thread_zext_ln60_fu_594_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
