// Seed: 827570606
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  pmos #(1) (id_1, id_3);
  assign id_3 = 1;
  logic id_4;
  assign {id_0, 1} = id_0;
  type_11(
      id_1, 1, 1, 1'h0
  );
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
