<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1100" height="800" x="0" y="0" />
 <generation
   path=""
   greybox="0"
   simulation="VHDL"
   vcs="0"
   modelsim="1"
   clear_previous="1"
   synthesis="VHDL" />
</preferences>
