Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/GIT/Universidad/Pracs_Hardware/Practica1_Modificacion/testbench_mult_sec_mod_isim_beh.exe -prj D:/GIT/Universidad/Pracs_Hardware/Practica1_Modificacion/testbench_mult_sec_mod_beh.prj work.testbench_mult_sec_mod 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GIT/Universidad/Pracs_Hardware/Practica1_Modificacion/mult_sec_mod.vhd" into library work
Parsing VHDL file "D:/GIT/Universidad/Pracs_Hardware/Practica1_Modificacion/mult_sec_mod_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity mult_sec_mod [mult_sec_mod_default]
Compiling architecture behavior of entity testbench_mult_sec_mod
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable D:/GIT/Universidad/Pracs_Hardware/Practica1_Modificacion/testbench_mult_sec_mod_isim_beh.exe
Fuse Memory Usage: 36048 KB
Fuse CPU Usage: 453 ms
