{
	"route__net": 12084,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 8052,
	"route__wirelength__iter:1": 347228,
	"route__drc_errors__iter:2": 4934,
	"route__wirelength__iter:2": 343836,
	"route__drc_errors__iter:3": 4284,
	"route__wirelength__iter:3": 343162,
	"route__drc_errors__iter:4": 606,
	"route__wirelength__iter:4": 342052,
	"route__drc_errors__iter:5": 31,
	"route__wirelength__iter:5": 342035,
	"route__drc_errors__iter:6": 11,
	"route__wirelength__iter:6": 342025,
	"route__drc_errors__iter:7": 0,
	"route__wirelength__iter:7": 342028,
	"route__drc_errors": 0,
	"route__wirelength": 342028,
	"route__vias": 99296,
	"route__vias__singlecut": 99296,
	"route__vias__multicut": 0,
	"design__io": 132,
	"design__die__area": 202500,
	"design__core__area": 187402,
	"design__instance__count": 14747,
	"design__instance__area": 116544,
	"design__instance__count__stdcell": 14747,
	"design__instance__area__stdcell": 116544,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.621894,
	"design__instance__utilization__stdcell": 0.621894,
	"design__instance__count__class:fill_cell": 314,
	"design__instance__count__class:tap_cell": 2623,
	"design__instance__count__class:antenna_cell": 46,
	"design__instance__count__class:clock_buffer": 75,
	"design__instance__count__class:timing_repair_buffer": 1317,
	"design__instance__count__class:inverter": 178,
	"design__instance__count__class:clock_inverter": 55,
	"design__instance__count__class:sequential_cell": 450,
	"design__instance__count__class:multi_input_combinational_cell": 10003,
	"flow__warnings__count": 12,
	"flow__errors__count": 0
}