
State Machine - |multicore|Embedded:u0|Embedded_CPUMaster:cpumaster|Embedded_CPUMaster_cpu:cpu|Embedded_CPUMaster_cpu_nios2_oci:the_Embedded_CPUMaster_cpu_nios2_oci|Embedded_CPUMaster_cpu_debug_slave_wrapper:the_Embedded_CPUMaster_cpu_debug_slave_wrapper|Embedded_CPUMaster_cpu_debug_slave_tck:the_Embedded_CPUMaster_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |multicore|Embedded:u0|Embedded_CPUSlave1:cpuslave1|Embedded_CPUSlave1_cpu:cpu|Embedded_CPUSlave1_cpu_nios2_oci:the_Embedded_CPUSlave1_cpu_nios2_oci|Embedded_CPUSlave1_cpu_debug_slave_wrapper:the_Embedded_CPUSlave1_cpu_debug_slave_wrapper|Embedded_CPUSlave1_cpu_debug_slave_tck:the_Embedded_CPUSlave1_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |multicore|Embedded:u0|Embedded_CPUSlave2:cpuslave2|Embedded_CPUSlave2_cpu:cpu|Embedded_CPUSlave2_cpu_nios2_oci:the_Embedded_CPUSlave2_cpu_nios2_oci|Embedded_CPUSlave2_cpu_debug_slave_wrapper:the_Embedded_CPUSlave2_cpu_debug_slave_wrapper|Embedded_CPUSlave2_cpu_debug_slave_tck:the_Embedded_CPUSlave2_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
