Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Oct 26 15:37:47 2021
| Host         : neumayer.inf.ed.ac.uk running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                              Violations  
---------  ----------------  -----------------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                         1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                       1           
SYNTH-4    Warning           Shallow depth for a dedicated block RAM                                  1           
SYNTH-10   Warning           Wide multiplier                                                          4           
SYNTH-16   Warning           Address collision                                                        2           
TIMING-9   Warning           Unknown CDC Logic                                                        1           
TIMING-10  Warning           Missing property on synchronizer                                         1           
TIMING-24  Warning           Overridden Max delay datapath only                                       5           
TIMING-34  Warning           Bus skew constraint with unrealistic value                               1           
TIMING-39  Warning           Invalid bus skew constraint on paths that have too many levels of logic  1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (8)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.775        0.000                      0                 9292        0.034        0.000                      0                 9148        2.000        0.000                       0                  3133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.667}        13.333          75.000          
  clkfbout_cpu_clock_gen        {0.000 20.000}       40.000          25.000          
  cpu_clk                       {0.000 8.333}        16.667          60.000          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.178        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         37.845        0.000                       0                     3  
  cpu_clk                             1.775        0.000                      0                 5634        0.034        0.000                      0                 5634        7.833        0.000                       0                  2799  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          12.908        0.000                      0                 1248        0.132        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  5.297        0.000                      0                 2266        0.661        0.000                      0                 2266  
**default**        cpu_clk                                    15.784        0.000                      0                  144                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.730ns  (logic 8.396ns (57.000%)  route 6.334ns (43.000%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          1.025    13.224    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.124    13.348 r  u_cpu/u_exec_unit/u_divider/div_acc_r[37]_i_2/O
                         net (fo=1, routed)           0.496    13.844    u_cpu/u_exec_unit/u_divider/div_acc_r[37]_i_2_n_0
    SLICE_X82Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.968 r  u_cpu/u_exec_unit/u_divider/div_acc_r[37]_i_1/O
                         net (fo=1, routed)           0.000    13.968    u_cpu/u_exec_unit/u_divider/div_acc_nxt[37]
    SLICE_X82Y118        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    15.208    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X82Y118        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[37]/C
                         clock pessimism              0.584    15.792    
                         clock uncertainty           -0.125    15.667    
    SLICE_X82Y118        FDCE (Setup_fdce_C_D)        0.077    15.744    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[37]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.633ns  (logic 8.396ns (57.378%)  route 6.237ns (42.622%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.934    13.134    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X84Y118        LUT5 (Prop_lut5_I3_O)        0.124    13.258 r  u_cpu/u_exec_unit/u_divider/div_acc_r[36]_i_3/O
                         net (fo=1, routed)           0.490    13.747    u_cpu/u_exec_unit/u_divider/div_acc_r[36]_i_3_n_0
    SLICE_X84Y118        LUT5 (Prop_lut5_I4_O)        0.124    13.871 r  u_cpu/u_exec_unit/u_divider/div_acc_r[36]_i_1/O
                         net (fo=1, routed)           0.000    13.871    u_cpu/u_exec_unit/u_divider/div_acc_nxt[36]
    SLICE_X84Y118        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.710    15.208    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X84Y118        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]/C
                         clock pessimism              0.584    15.792    
                         clock uncertainty           -0.125    15.667    
    SLICE_X84Y118        FDCE (Setup_fdce_C_D)        0.031    15.698    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]
  -------------------------------------------------------------------
                         required time                         15.698    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.599ns  (logic 8.396ns (57.511%)  route 6.203ns (42.489%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 15.204 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.957    13.157    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X83Y122        LUT5 (Prop_lut5_I3_O)        0.124    13.281 r  u_cpu/u_exec_unit/u_divider/div_acc_r[45]_i_2/O
                         net (fo=1, routed)           0.433    13.714    u_cpu/u_exec_unit/u_divider/div_acc_r[45]_i_2_n_0
    SLICE_X83Y122        LUT5 (Prop_lut5_I4_O)        0.124    13.838 r  u_cpu/u_exec_unit/u_divider/div_acc_r[45]_i_1/O
                         net (fo=1, routed)           0.000    13.838    u_cpu/u_exec_unit/u_divider/div_acc_nxt[45]
    SLICE_X83Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.706    15.204    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X83Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[45]/C
                         clock pessimism              0.584    15.788    
                         clock uncertainty           -0.125    15.663    
    SLICE_X83Y122        FDCE (Setup_fdce_C_D)        0.029    15.692    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[45]
  -------------------------------------------------------------------
                         required time                         15.692    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.647ns  (logic 8.396ns (57.322%)  route 6.251ns (42.678%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.942    13.141    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X82Y119        LUT5 (Prop_lut5_I3_O)        0.124    13.265 r  u_cpu/u_exec_unit/u_divider/div_acc_r[38]_i_2/O
                         net (fo=1, routed)           0.496    13.762    u_cpu/u_exec_unit/u_divider/div_acc_r[38]_i_2_n_0
    SLICE_X82Y119        LUT5 (Prop_lut5_I4_O)        0.124    13.886 r  u_cpu/u_exec_unit/u_divider/div_acc_r[38]_i_1/O
                         net (fo=1, routed)           0.000    13.886    u_cpu/u_exec_unit/u_divider/div_acc_nxt[38]
    SLICE_X82Y119        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.709    15.207    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X82Y119        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]/C
                         clock pessimism              0.584    15.791    
                         clock uncertainty           -0.125    15.666    
    SLICE_X82Y119        FDCE (Setup_fdce_C_D)        0.077    15.743    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[38]
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 8.396ns (57.357%)  route 6.242ns (42.643%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 15.206 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.936    13.135    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X82Y121        LUT5 (Prop_lut5_I3_O)        0.124    13.259 r  u_cpu/u_exec_unit/u_divider/div_acc_r[44]_i_3/O
                         net (fo=1, routed)           0.493    13.753    u_cpu/u_exec_unit/u_divider/div_acc_r[44]_i_3_n_0
    SLICE_X82Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.877 r  u_cpu/u_exec_unit/u_divider/div_acc_r[44]_i_1/O
                         net (fo=1, routed)           0.000    13.877    u_cpu/u_exec_unit/u_divider/div_acc_nxt[44]
    SLICE_X82Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.708    15.206    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X82Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]/C
                         clock pessimism              0.584    15.790    
                         clock uncertainty           -0.125    15.665    
    SLICE_X82Y121        FDCE (Setup_fdce_C_D)        0.081    15.746    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[44]
  -------------------------------------------------------------------
                         required time                         15.746    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.578ns  (logic 8.396ns (57.596%)  route 6.182ns (42.404%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.920    13.119    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X83Y119        LUT5 (Prop_lut5_I3_O)        0.124    13.243 r  u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_2/O
                         net (fo=1, routed)           0.449    13.692    u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_2_n_0
    SLICE_X84Y119        LUT5 (Prop_lut5_I4_O)        0.124    13.816 r  u_cpu/u_exec_unit/u_divider/div_acc_r[35]_i_1/O
                         net (fo=1, routed)           0.000    13.816    u_cpu/u_exec_unit/u_divider/div_acc_nxt[35]
    SLICE_X84Y119        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.709    15.207    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X84Y119        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/C
                         clock pessimism              0.584    15.791    
                         clock uncertainty           -0.125    15.666    
    SLICE_X84Y119        FDCE (Setup_fdce_C_D)        0.031    15.697    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.563ns  (logic 8.396ns (57.654%)  route 6.167ns (42.346%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 15.204 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.910    13.109    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X84Y122        LUT5 (Prop_lut5_I3_O)        0.124    13.233 r  u_cpu/u_exec_unit/u_divider/div_acc_r[50]_i_2/O
                         net (fo=1, routed)           0.444    13.677    u_cpu/u_exec_unit/u_divider/div_acc_r[50]_i_2_n_0
    SLICE_X84Y122        LUT5 (Prop_lut5_I4_O)        0.124    13.801 r  u_cpu/u_exec_unit/u_divider/div_acc_r[50]_i_1/O
                         net (fo=1, routed)           0.000    13.801    u_cpu/u_exec_unit/u_divider/div_acc_nxt[50]
    SLICE_X84Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.706    15.204    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X84Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[50]/C
                         clock pessimism              0.584    15.788    
                         clock uncertainty           -0.125    15.663    
    SLICE_X84Y122        FDCE (Setup_fdce_C_D)        0.029    15.692    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[50]
  -------------------------------------------------------------------
                         required time                         15.692    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.572ns  (logic 8.396ns (57.619%)  route 6.176ns (42.381%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.866    13.066    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X82Y120        LUT5 (Prop_lut5_I3_O)        0.124    13.190 r  u_cpu/u_exec_unit/u_divider/div_acc_r[40]_i_3/O
                         net (fo=1, routed)           0.496    13.686    u_cpu/u_exec_unit/u_divider/div_acc_r[40]_i_3_n_0
    SLICE_X82Y120        LUT5 (Prop_lut5_I4_O)        0.124    13.810 r  u_cpu/u_exec_unit/u_divider/div_acc_r[40]_i_1/O
                         net (fo=1, routed)           0.000    13.810    u_cpu/u_exec_unit/u_divider/div_acc_nxt[40]
    SLICE_X82Y120        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.709    15.207    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X82Y120        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]/C
                         clock pessimism              0.584    15.791    
                         clock uncertainty           -0.125    15.666    
    SLICE_X82Y120        FDCE (Setup_fdce_C_D)        0.077    15.743    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[40]
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.521ns  (logic 8.396ns (57.819%)  route 6.125ns (42.181%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 15.204 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.905    13.105    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X85Y122        LUT5 (Prop_lut5_I3_O)        0.124    13.229 r  u_cpu/u_exec_unit/u_divider/div_acc_r[48]_i_3/O
                         net (fo=1, routed)           0.407    13.636    u_cpu/u_exec_unit/u_divider/div_acc_r[48]_i_3_n_0
    SLICE_X85Y122        LUT5 (Prop_lut5_I4_O)        0.124    13.760 r  u_cpu/u_exec_unit/u_divider/div_acc_r[48]_i_1/O
                         net (fo=1, routed)           0.000    13.760    u_cpu/u_exec_unit/u_divider/div_acc_nxt[48]
    SLICE_X85Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.706    15.204    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X85Y122        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]/C
                         clock pessimism              0.584    15.788    
                         clock uncertainty           -0.125    15.663    
    SLICE_X85Y122        FDCE (Setup_fdce_C_D)        0.031    15.694    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[48]
  -------------------------------------------------------------------
                         required time                         15.694    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  1.934    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.495ns  (logic 8.396ns (57.923%)  route 6.099ns (42.077%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 15.206 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.955    -0.761    u_cpu/u_exec_unit/clk
    SLICE_X91Y123        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  u_cpu/u_exec_unit/exe_reg1_r_reg[31]/Q
                         net (fo=66, routed)          0.875     0.570    u_cpu/u_exec_unit/exe_reg1_r[31]
    SLICE_X95Y118        LUT3 (Prop_lut3_I0_O)        0.124     0.694 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.413     1.107    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_B[15]_P[44])
                                                      3.656     4.763 r  u_cpu/u_exec_unit/m32_result0/P[44]
                         net (fo=1, routed)           1.116     5.879    u_cpu/u_exec_unit/m32_result0_n_61
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_C[27]_P[2])
                                                      1.820     7.699 r  u_cpu/u_exec_unit/m32_result0__0/P[2]
                         net (fo=1, routed)           1.010     8.709    u_cpu/u_exec_unit/m32_result0__0_n_103
    SLICE_X94Y120        LUT2 (Prop_lut2_I1_O)        0.124     8.833 r  u_cpu/u_exec_unit/mem_result_r[7]_i_7/O
                         net (fo=1, routed)           0.000     8.833    u_cpu/u_exec_unit/mem_result_r[7]_i_7_n_0
    SLICE_X94Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.346 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.346    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X94Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.463 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.463    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X94Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.580 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.580    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X94Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.697    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X94Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.009     9.823    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X94Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.940 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000     9.940    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X94Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.255 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.612    10.867    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X91Y126        LUT6 (Prop_lut6_I5_O)        0.307    11.174 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.403    11.577    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X91Y126        LUT3 (Prop_lut3_I0_O)        0.124    11.701 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.374    12.076    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X90Y126        LUT6 (Prop_lut6_I1_O)        0.124    12.200 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.867    13.066    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X85Y121        LUT5 (Prop_lut5_I3_O)        0.124    13.190 r  u_cpu/u_exec_unit/u_divider/div_acc_r[42]_i_2/O
                         net (fo=1, routed)           0.420    13.610    u_cpu/u_exec_unit/u_divider/div_acc_r[42]_i_2_n_0
    SLICE_X84Y121        LUT5 (Prop_lut5_I4_O)        0.124    13.734 r  u_cpu/u_exec_unit/u_divider/div_acc_r[42]_i_1/O
                         net (fo=1, routed)           0.000    13.734    u_cpu/u_exec_unit/u_divider/div_acc_nxt[42]
    SLICE_X84Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.708    15.206    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X84Y121        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]/C
                         clock pessimism              0.584    15.790    
                         clock uncertainty           -0.125    15.665    
    SLICE_X84Y121        FDCE (Setup_fdce_C_D)        0.031    15.696    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]
  -------------------------------------------------------------------
                         required time                         15.696    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  1.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_cpu/u_exec_unit/clk
    SLICE_X105Y111       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_cpu/u_exec_unit/wrb_target_r_reg[5]/Q
                         net (fo=1, routed)           0.106    -0.296    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[5]
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.005    -0.734    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.485    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155    -0.330    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X100Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/mcycle_r_reg_n_0_[18]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/mcycle_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/mcycle_r_reg[16]_i_1_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/mcycle_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/mcycle_r_reg[20]_i_1_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.082 r  u_cpu/u_control_unit/mcycle_r_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.082    u_cpu/u_control_unit/mcycle_r_reg[24]_i_1_n_7
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[24]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X100Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X99Y99         FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.362    u_cpu/u_control_unit/minstret_r_reg_n_0_[24]
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.165 r  u_cpu/u_control_unit/minstret_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    u_cpu/u_control_unit/minstret_r_reg[24]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.110 r  u_cpu/u_control_unit/minstret_r_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.110    u_cpu/u_control_unit/minstret_r_reg[28]_i_1_n_7
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[28]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_cpu/u_exec_unit/clk
    SLICE_X103Y111       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_cpu/u_exec_unit/wrb_pc_r_reg[3]/Q
                         net (fo=11, routed)          0.183    -0.219    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[3]
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.005    -0.734    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.464    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.281    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/minstret_r_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/minstret_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X99Y99         FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  u_cpu/u_control_unit/minstret_r_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.362    u_cpu/u_control_unit/minstret_r_reg_n_0_[24]
    SLICE_X99Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.165 r  u_cpu/u_control_unit/minstret_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.164    u_cpu/u_control_unit/minstret_r_reg[24]_i_1_n_0
    SLICE_X99Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.099 r  u_cpu/u_control_unit/minstret_r_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.099    u_cpu/u_control_unit/minstret_r_reg[28]_i_1_n_5
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X99Y100        FDCE                                         r  u_cpu/u_control_unit/minstret_r_reg[30]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X99Y100        FDCE (Hold_fdce_C_D)         0.105    -0.166    u_cpu/u_control_unit/minstret_r_reg[30]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_cpu/u_control_unit/mcycle_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_control_unit/mcycle_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.609    -0.622    u_cpu/u_control_unit/clk
    SLICE_X100Y98        FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  u_cpu/u_control_unit/mcycle_r_reg[18]/Q
                         net (fo=2, routed)           0.127    -0.332    u_cpu/u_control_unit/mcycle_r_reg_n_0_[18]
    SLICE_X100Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.176 r  u_cpu/u_control_unit/mcycle_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.176    u_cpu/u_control_unit/mcycle_r_reg[16]_i_1_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.136 r  u_cpu/u_control_unit/mcycle_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.135    u_cpu/u_control_unit/mcycle_r_reg[20]_i_1_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.069 r  u_cpu/u_control_unit/mcycle_r_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.069    u_cpu/u_control_unit/mcycle_r_reg[24]_i_1_n_5
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.965    -0.775    u_cpu/u_control_unit/clk
    SLICE_X100Y100       FDCE                                         r  u_cpu/u_control_unit/mcycle_r_reg[26]/C
                         clock pessimism              0.504    -0.271    
    SLICE_X100Y100       FDCE (Hold_fdce_C_D)         0.134    -0.137    u_cpu/u_control_unit/mcycle_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.123%)  route 0.165ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_cpu/u_exec_unit/clk
    SLICE_X103Y110       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_cpu/u_exec_unit/wrb_target_r_reg[23]/Q
                         net (fo=1, routed)           0.165    -0.237    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[23]
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.005    -0.734    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.464    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.155    -0.309    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.230%)  route 0.127ns (49.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.686    -0.545    u_cpu/u_exec_unit/clk
    SLICE_X103Y114       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDRE (Prop_fdre_C_Q)         0.128    -0.417 r  u_cpu/u_exec_unit/wrb_target_r_reg[22]/Q
                         net (fo=1, routed)           0.127    -0.290    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[22]
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.005    -0.734    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.464    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.102    -0.362    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.302%)  route 0.126ns (49.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_cpu/u_exec_unit/clk
    SLICE_X103Y110       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDRE (Prop_fdre_C_Q)         0.128    -0.415 r  u_cpu/u_exec_unit/wrb_target_r_reg[9]/Q
                         net (fo=1, routed)           0.126    -0.289    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[9]
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.005    -0.734    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.464    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.102    -0.362    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.392%)  route 0.170ns (54.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.688    -0.543    u_cpu/u_exec_unit/clk
    SLICE_X103Y110       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  u_cpu/u_exec_unit/wrb_target_r_reg[11]/Q
                         net (fo=1, routed)           0.170    -0.232    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[11]
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.005    -0.734    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y22         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.464    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155    -0.309    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y22     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y22     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X5Y42     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y40     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y42     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y41     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y43     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X5Y42     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y104    halt_detect_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y104    halt_detect_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X97Y102    run_detect_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X97Y102    run_detect_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y94    u_cpu/u_control_unit/mcycle_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y94    u_cpu/u_control_unit/mcycle_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y104    halt_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y104    halt_detect_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X97Y102    run_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X97Y102    run_detect_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y94    u_cpu/u_control_unit/mcycle_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y94    u_cpu/u_control_unit/mcycle_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X100Y96    u_cpu/u_control_unit/mcycle_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.666       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.666       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        11.063ns  (logic 0.580ns (5.243%)  route 10.483ns (94.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 26.528 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.009     6.519    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y90        LUT2 (Prop_lut2_I1_O)        0.124     6.643 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          6.474    13.117    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.525    26.528    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_7/CLKARDCLK
                         clock pessimism              0.014    26.542    
                         clock uncertainty           -0.157    26.384    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.025    u_dvi_display/u_frame_buffer/fb_memory_reg_0_7
  -------------------------------------------------------------------
                         required time                         26.025    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             13.586ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 0.580ns (5.484%)  route 9.997ns (94.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 26.701 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.009     6.519    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y90        LUT2 (Prop_lut2_I1_O)        0.124     6.643 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          5.988    12.631    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X2Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.699    26.701    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/CLKARDCLK
                         clock pessimism              0.032    26.733    
                         clock uncertainty           -0.157    26.575    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7
  -------------------------------------------------------------------
                         required time                         26.216    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                 13.586    

Slack (MET) :             13.660ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 0.580ns (5.523%)  route 9.922ns (94.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 26.700 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.009     6.519    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y90        LUT2 (Prop_lut2_I1_O)        0.124     6.643 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          5.913    12.556    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X2Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.698    26.700    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_9/CLKARDCLK
                         clock pessimism              0.032    26.732    
                         clock uncertainty           -0.157    26.574    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.215    u_dvi_display/u_frame_buffer/fb_memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         26.215    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                 13.660    

Slack (MET) :             13.702ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 0.580ns (5.736%)  route 9.532ns (94.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.021     6.531    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.124     6.655 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6/O
                         net (fo=22, routed)          5.510    12.166    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                 13.702    

Slack (MET) :             13.808ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.056ns  (logic 0.580ns (5.768%)  route 9.476ns (94.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.456     5.966    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y92        LUT4 (Prop_lut4_I1_O)        0.124     6.090 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          6.020    12.110    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    25.918    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.918    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 13.808    

Slack (MET) :             13.810ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        10.348ns  (logic 0.580ns (5.605%)  route 9.768ns (94.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 26.696 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.009     6.519    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X104Y90        LUT2 (Prop_lut2_I1_O)        0.124     6.643 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          5.759    12.402    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.694    26.696    u_dvi_display/u_frame_buffer/clk
    RAMB36_X2Y22         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_9/CLKARDCLK
                         clock pessimism              0.032    26.728    
                         clock uncertainty           -0.157    26.570    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.211    u_dvi_display/u_frame_buffer/fb_memory_reg_1_9
  -------------------------------------------------------------------
                         required time                         26.211    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                 13.810    

Slack (MET) :             13.953ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.915ns  (logic 0.580ns (5.850%)  route 9.335ns (94.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 26.581 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.456     5.966    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y92        LUT4 (Prop_lut4_I1_O)        0.124     6.090 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2/O
                         net (fo=22, routed)          5.879    11.969    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.578    26.581    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.014    26.595    
                         clock uncertainty           -0.157    26.437    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    25.922    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         25.922    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                 13.953    

Slack (MET) :             13.974ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 0.580ns (5.895%)  route 9.259ns (94.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.570     6.080    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X103Y93        LUT4 (Prop_lut4_I1_O)        0.124     6.204 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10/O
                         net (fo=22, routed)          5.689    11.893    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                 13.974    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 0.580ns (5.934%)  route 9.194ns (94.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 26.581 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         4.021     6.531    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y91        LUT4 (Prop_lut4_I1_O)        0.124     6.655 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6/O
                         net (fo=22, routed)          5.172    11.828    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6_n_0
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.578    26.581    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_16/CLKARDCLK
                         clock pessimism              0.014    26.595    
                         clock uncertainty           -0.157    26.437    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.871    u_dvi_display/u_frame_buffer/fb_memory_reg_1_16
  -------------------------------------------------------------------
                         required time                         25.871    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        9.711ns  (logic 0.580ns (5.973%)  route 9.131ns (94.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 24.999 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.051     2.054    u_dvi_display/u_vga_control/clk
    SLICE_X111Y132       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDCE (Prop_fdce_C_Q)         0.456     2.510 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         3.649     6.159    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X102Y93        LUT4 (Prop_lut4_I1_O)        0.124     6.283 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8/O
                         net (fo=22, routed)          5.482    11.765    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.574    26.577    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
                         clock pessimism              0.014    26.591    
                         clock uncertainty           -0.157    26.433    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    25.867    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         25.867    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 14.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.080     0.933    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.045     0.978 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.978    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[4]_i_1__1_n_0
    SLICE_X112Y122       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.260     0.725    
    SLICE_X112Y122       FDSE (Hold_fdse_C_D)         0.121     0.846    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.436%)  route 0.139ns (49.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.709     0.711    u_dvi_display/u_vga_control/clk
    SLICE_X109Y121       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y121       FDCE (Prop_fdce_C_Q)         0.141     0.852 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[20]/Q
                         net (fo=6, routed)           0.139     0.991    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X113Y121       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism             -0.238     0.748    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.075     0.823    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.707     0.709    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141     0.850 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.096     0.946    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X113Y125       LUT5 (Prop_lut5_I3_O)        0.045     0.991 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[2]_i_1/O
                         net (fo=1, routed)           0.000     0.991    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[2]
    SLICE_X113Y125       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.980     0.982    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X113Y125       FDSE (Hold_fdse_C_D)         0.092     0.814    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.120%)  route 0.111ns (36.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y121       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.111     0.964    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in6_in
    SLICE_X111Y121       LUT5 (Prop_lut5_I3_O)        0.049     1.013 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.013    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1_n_0
    SLICE_X111Y121       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y121       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism             -0.261     0.725    
    SLICE_X111Y121       FDRE (Hold_fdre_C_D)         0.104     0.829    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.707     0.709    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141     0.850 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.138     0.988    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X112Y125       LUT5 (Prop_lut5_I3_O)        0.045     1.033 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.033    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X112Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.980     0.982    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121     0.843    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.138     0.991    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X112Y122       LUT2 (Prop_lut2_I1_O)        0.045     1.036 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.036    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X112Y122       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism             -0.260     0.725    
    SLICE_X112Y122       FDRE (Hold_fdre_C_D)         0.121     0.846    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.139     0.992    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X112Y122       LUT2 (Prop_lut2_I0_O)        0.045     1.037 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.037    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X112Y122       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.983     0.985    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.260     0.725    
    SLICE_X112Y122       FDSE (Hold_fdse_C_D)         0.121     0.846    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.709%)  route 0.103ns (31.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.708     0.710    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y126       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.128     0.838 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.103     0.941    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X112Y126       LUT5 (Prop_lut5_I3_O)        0.098     1.039 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.039    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1__1_n_0
    SLICE_X112Y126       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.981     0.983    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism             -0.260     0.723    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121     0.844    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.226ns (68.709%)  route 0.103ns (31.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.982ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.707     0.709    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.128     0.837 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.103     0.940    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X112Y125       LUT5 (Prop_lut5_I3_O)        0.098     1.038 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000     1.038    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X112Y125       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.980     0.982    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.260     0.722    
    SLICE_X112Y125       FDSE (Hold_fdse_C_D)         0.121     0.843    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.407%)  route 0.133ns (48.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.710     0.712    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y121       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.133     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X112Y121       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.984     0.986    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X112Y121       FDSE (Hold_fdse_C_D)         0.060     0.786    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y7      u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y9      u_dvi_display/u_frame_buffer/fb_memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y11     u_dvi_display/u_frame_buffer/fb_memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y28     u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y24     u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y26     u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y16     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X3Y18     u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_1_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_1_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_2_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_2_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_1_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_1_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_2_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y96    u_dvi_display/sync_px_2_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X106Y95    u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y124   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 0.580ns (5.488%)  route 9.989ns (94.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 15.181 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.331     9.905    u_ssd_driver/reset
    SLICE_X112Y88        FDCE                                         f  u_ssd_driver/counter_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.683    15.181    u_ssd_driver/clk
    SLICE_X112Y88        FDCE                                         r  u_ssd_driver/counter_r_reg[0]/C
                         clock pessimism              0.466    15.647    
                         clock uncertainty           -0.125    15.522    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.319    15.203    u_ssd_driver/counter_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 0.580ns (5.488%)  route 9.989ns (94.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 15.181 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.331     9.905    u_ssd_driver/reset
    SLICE_X112Y88        FDCE                                         f  u_ssd_driver/counter_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.683    15.181    u_ssd_driver/clk
    SLICE_X112Y88        FDCE                                         r  u_ssd_driver/counter_r_reg[1]/C
                         clock pessimism              0.466    15.647    
                         clock uncertainty           -0.125    15.522    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.319    15.203    u_ssd_driver/counter_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 0.580ns (5.488%)  route 9.989ns (94.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 15.181 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.331     9.905    u_ssd_driver/reset
    SLICE_X112Y88        FDCE                                         f  u_ssd_driver/counter_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.683    15.181    u_ssd_driver/clk
    SLICE_X112Y88        FDCE                                         r  u_ssd_driver/counter_r_reg[2]/C
                         clock pessimism              0.466    15.647    
                         clock uncertainty           -0.125    15.522    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.319    15.203    u_ssd_driver/counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.569ns  (logic 0.580ns (5.488%)  route 9.989ns (94.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 15.181 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.331     9.905    u_ssd_driver/reset
    SLICE_X112Y88        FDCE                                         f  u_ssd_driver/counter_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.683    15.181    u_ssd_driver/clk
    SLICE_X112Y88        FDCE                                         r  u_ssd_driver/counter_r_reg[3]/C
                         clock pessimism              0.466    15.647    
                         clock uncertainty           -0.125    15.522    
    SLICE_X112Y88        FDCE (Recov_fdce_C_CLR)     -0.319    15.203    u_ssd_driver/counter_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[4]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 0.580ns (5.562%)  route 9.848ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.190     9.764    u_ssd_driver/reset
    SLICE_X112Y89        FDCE                                         f  u_ssd_driver/counter_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    15.182    u_ssd_driver/clk
    SLICE_X112Y89        FDCE                                         r  u_ssd_driver/counter_r_reg[4]/C
                         clock pessimism              0.466    15.648    
                         clock uncertainty           -0.125    15.523    
    SLICE_X112Y89        FDCE (Recov_fdce_C_CLR)     -0.319    15.204    u_ssd_driver/counter_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 0.580ns (5.562%)  route 9.848ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.190     9.764    u_ssd_driver/reset
    SLICE_X112Y89        FDCE                                         f  u_ssd_driver/counter_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    15.182    u_ssd_driver/clk
    SLICE_X112Y89        FDCE                                         r  u_ssd_driver/counter_r_reg[5]/C
                         clock pessimism              0.466    15.648    
                         clock uncertainty           -0.125    15.523    
    SLICE_X112Y89        FDCE (Recov_fdce_C_CLR)     -0.319    15.204    u_ssd_driver/counter_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 0.580ns (5.562%)  route 9.848ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.190     9.764    u_ssd_driver/reset
    SLICE_X112Y89        FDCE                                         f  u_ssd_driver/counter_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    15.182    u_ssd_driver/clk
    SLICE_X112Y89        FDCE                                         r  u_ssd_driver/counter_r_reg[6]/C
                         clock pessimism              0.466    15.648    
                         clock uncertainty           -0.125    15.523    
    SLICE_X112Y89        FDCE (Recov_fdce_C_CLR)     -0.319    15.204    u_ssd_driver/counter_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[7]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 0.580ns (5.562%)  route 9.848ns (94.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.190     9.764    u_ssd_driver/reset
    SLICE_X112Y89        FDCE                                         f  u_ssd_driver/counter_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    15.182    u_ssd_driver/clk
    SLICE_X112Y89        FDCE                                         r  u_ssd_driver/counter_r_reg[7]/C
                         clock pessimism              0.466    15.648    
                         clock uncertainty           -0.125    15.523    
    SLICE_X112Y89        FDCE (Recov_fdce_C_CLR)     -0.319    15.204    u_ssd_driver/counter_r_reg[7]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[10]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 0.580ns (5.644%)  route 9.697ns (94.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.039     9.614    u_ssd_driver/reset
    SLICE_X112Y90        FDCE                                         f  u_ssd_driver/counter_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    15.182    u_ssd_driver/clk
    SLICE_X112Y90        FDCE                                         r  u_ssd_driver/counter_r_reg[10]/C
                         clock pessimism              0.466    15.648    
                         clock uncertainty           -0.125    15.523    
    SLICE_X112Y90        FDCE (Recov_fdce_C_CLR)     -0.319    15.204    u_ssd_driver/counter_r_reg[10]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ssd_driver/counter_r_reg[11]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.277ns  (logic 0.580ns (5.644%)  route 9.697ns (94.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 15.182 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.053    -0.663    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.207 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.658     0.451    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.124     0.575 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        9.039     9.614    u_ssd_driver/reset
    SLICE_X112Y90        FDCE                                         f  u_ssd_driver/counter_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.684    15.182    u_ssd_driver/clk
    SLICE_X112Y90        FDCE                                         r  u_ssd_driver/counter_r_reg[11]/C
                         clock pessimism              0.466    15.648    
                         clock uncertainty           -0.125    15.523    
    SLICE_X112Y90        FDCE (Recov_fdce_C_CLR)     -0.319    15.204    u_ssd_driver/counter_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                  5.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.601%)  route 0.442ns (70.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.221     0.112    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X108Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.987    -0.753    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X108Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][17]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X108Y137       FDCE (Remov_fdce_C_CLR)     -0.067    -0.549    u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][17]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.601%)  route 0.442ns (70.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.221     0.112    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X109Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.987    -0.753    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X109Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][17]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X109Y137       FDCE (Remov_fdce_C_CLR)     -0.092    -0.574    u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][17]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.519%)  route 0.444ns (70.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.223     0.114    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X107Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.987    -0.753    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X107Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][17]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X107Y137       FDCE (Remov_fdce_C_CLR)     -0.092    -0.574    u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[17][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.316%)  route 0.448ns (70.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.228     0.118    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X106Y137       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[17][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.987    -0.753    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X106Y137       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[17][17]/C
                         clock pessimism              0.271    -0.482    
    SLICE_X106Y137       FDCE (Remov_fdce_C_CLR)     -0.092    -0.574    u_cpu/u_exec_unit/u_regfile/r_reg_reg[17][17]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][9]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.150%)  route 0.431ns (69.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.210     0.101    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X111Y135       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.989    -0.751    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X111Y135       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][9]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X111Y135       FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][9]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][9]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.938%)  route 0.435ns (70.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.214     0.105    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X110Y135       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.989    -0.751    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X110Y135       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][9]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X110Y135       FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][9]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.403%)  route 0.493ns (72.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.272     0.163    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X110Y136       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.989    -0.751    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X110Y136       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][17]/C
                         clock pessimism              0.249    -0.502    
    SLICE_X110Y136       FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    u_cpu/u_exec_unit/u_regfile/r_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[9][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.501%)  route 0.516ns (73.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.295     0.186    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X107Y136       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[9][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.986    -0.754    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X107Y136       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[9][17]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X107Y136       FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    u_cpu/u_exec_unit/u_regfile/r_reg_reg[9][17]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][17]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.338%)  route 0.520ns (73.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.299     0.190    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X106Y136       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.986    -0.754    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X106Y136       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][17]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X106Y136       FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][17]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][9]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.078%)  route 0.556ns (74.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.715    -0.516    u_resync/clk
    SLICE_X110Y137       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.375 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.154    u_resync/p_0_in
    SLICE_X110Y137       LUT1 (Prop_lut1_I0_O)        0.045    -0.109 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.335     0.226    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X108Y135       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.986    -0.754    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X108Y135       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][9]/C
                         clock pessimism              0.271    -0.483    
    SLICE_X108Y135       FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][9]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.776    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  cpu_clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.784ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/WEA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/WEA[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y14         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y14         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/WEA[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X4Y14         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_18/WEA[3]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y14         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_18
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X3Y19         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_17
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/WEA[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_17/WEA[3]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X3Y19         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_17
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/WEA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/WEA[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y15         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y15         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/WEA[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.216ns  (logic 0.580ns (13.757%)  route 3.636ns (86.243%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.636     4.092    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y83         LUT3 (Prop_lut3_I0_O)        0.124     4.216 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1/O
                         net (fo=10, unplaced)        0.000     4.216    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1_n_0
    RAMB36_X4Y15         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_18/WEA[3]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y15         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_18
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.852ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/WEA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.148ns  (logic 0.580ns (13.982%)  route 3.568ns (86.018%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.568     4.024    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.148 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1/O
                         net (fo=4, unplaced)         0.000     4.148    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/WEA[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X3Y16         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 15.852    

Slack (MET) :             15.852ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.148ns  (logic 0.580ns (13.982%)  route 3.568ns (86.018%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y99        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.568     4.024    u_dvi_display/u_frame_buffer/px_write
    SLICE_X92Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.148 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1/O
                         net (fo=4, unplaced)         0.000     4.148    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X3Y16         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_16
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                 15.852    





