# PipelinedCPU

A design of 5-stage pipelined CPU, based on Verilog, course project of EI332.

Completed and tested on FPGA.