package framework.memdomain.configs

import upickle.default._

case class AdaptivePrefetchParam(
  enable:            Boolean,
  topK:              Int,
  descriptorDepth:   Int,
  monitorWidth:      Int,
  pressureWidth:     Int,
  scoreWidth:        Int,
  emaWidth:          Int,
  emaShift:          Int,
  coverageThreshold: Int,
  accuracyThreshold: Int,
  safetyMargin:      Int)

object AdaptivePrefetchParam {
  implicit val rw: ReadWriter[AdaptivePrefetchParam] = macroRW

  def disabled: AdaptivePrefetchParam = AdaptivePrefetchParam(
    enable = false,
    topK = 2,
    descriptorDepth = 2,
    monitorWidth = 4,
    pressureWidth = 8,
    scoreWidth = 12,
    emaWidth = 8,
    emaShift = 3,
    coverageThreshold = 128,
    accuracyThreshold = 128,
    safetyMargin = 2
  )

}

/**
 * MemDomain Parameter
 *
 * Real values are injected by `ChipLoader`. The no-arg `apply()` is a
 * stub used only by `GlobalConfig()` before bundle overrides land — matching
 * how `BallDomainParam()` returns an empty default.
 */
case class MemDomainParam(
  bankNum:                 Int,
  bankWidth:               Int,
  bankEntries:             Int,
  bankMaskLen:             Int,
  sharedEnable:            Boolean,
  sharedEntries:           Int,
  sharedInputChannels:     Int,
  sharedDefaultGroupCount: Int,
  tlb_size:                Int,
  dma_n_xacts:             Int,
  dma_burst_maxbytes:      Int,
  bankChannel:             Int,
  max_in_flight_mem_reqs:  Int,
  dma_buswidth:            Int,
  memAddrLen:              Int,
  tmaReadChannel:          Int,
  tmaWriteChannel:         Int,
  mmioEnable:              Boolean,
  mmioBankNum:             Int,
  mmioBankEntries:         Int,
  mmioBankWidth:           Int,
  mmioReadWidth:           Int,
  adaptivePrefetch:        AdaptivePrefetchParam) {

  // MMIO derived values
  val mmioBankBytes:  Int = mmioBankEntries * (mmioBankWidth / 8)
  val mmioTotalBytes: Int = mmioBankNum * mmioBankBytes
}

object MemDomainParam {
  implicit val rw: ReadWriter[MemDomainParam] = macroRW

  /** Stub default; real values come from ChipLoader. */
  def apply(): MemDomainParam = MemDomainParam(
    bankNum = 0,
    bankWidth = 0,
    bankEntries = 0,
    bankMaskLen = 0,
    sharedEnable = false,
    sharedEntries = 0,
    sharedInputChannels = 0,
    sharedDefaultGroupCount = 0,
    tlb_size = 0,
    dma_n_xacts = 0,
    dma_burst_maxbytes = 0,
    bankChannel = 0,
    max_in_flight_mem_reqs = 0,
    dma_buswidth = 0,
    memAddrLen = 0,
    tmaReadChannel = 0,
    tmaWriteChannel = 0,
    mmioEnable = false,
    mmioBankNum = 0,
    mmioBankEntries = 0,
    mmioBankWidth = 0,
    mmioReadWidth = 0,
    adaptivePrefetch = AdaptivePrefetchParam.disabled
  )

}
