##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for UART_XB2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. UART_XB2_IntClock:R)
		5.2::Critical Path Report for (UART_XB2_IntClock:R vs. UART_XB2_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ClockBlock/ff_div_2  | N/A                   | Target: 100.00 MHz  | 
Clock: CyECO                | N/A                   | Target: 24.00 MHz   | 
Clock: CyHFCLK              | Frequency: 48.19 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK              | N/A                   | Target: 0.03 MHz    | 
Clock: CyRouted1            | N/A                   | Target: 48.00 MHz   | 
Clock: CySYSCLK             | N/A                   | Target: 48.00 MHz   | 
Clock: CyWCO                | N/A                   | Target: 0.03 MHz    | 
Clock: UART_XB2_IntClock    | Frequency: 44.75 MHz  | Target: 0.08 MHz    | 
Clock: UART_XB_SCBCLK       | N/A                   | Target: 0.12 MHz    | 
Clock: UART_XB_SCBCLK(FFB)  | N/A                   | Target: 0.12 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK            UART_XB2_IntClock  20833.3          80          N/A              N/A         N/A              N/A         N/A              N/A         
UART_XB2_IntClock  UART_XB2_IntClock  1.30208e+007     12998488    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase     
-----------  ------------  -------------------  
Tx_1(0)_PAD  30848         UART_XB2_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 48.19 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 80p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell12        4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1         macrocell6      4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q              macrocell6      3350  12364     80  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3179  15543     80  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_XB2_IntClock
***********************************************
Clock: UART_XB2_IntClock
Frequency: 44.75 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12998488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                         -11520
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13009313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10825
-------------------------------------   ----- 
End-of-path arrival time (ps)           10825
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:counter_load_not\/main_2           macrocell2      4217   5217  12998488  RISE       1
\UART_XB2:BUART:counter_load_not\/q                macrocell2      3350   8567  12998488  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2258  10825  12998488  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. UART_XB2_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 80p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell12        4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1         macrocell6      4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q              macrocell6      3350  12364     80  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3179  15543     80  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (UART_XB2_IntClock:R vs. UART_XB2_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12998488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                         -11520
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13009313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10825
-------------------------------------   ----- 
End-of-path arrival time (ps)           10825
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:counter_load_not\/main_2           macrocell2      4217   5217  12998488  RISE       1
\UART_XB2:BUART:counter_load_not\/q                macrocell2      3350   8567  12998488  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2258  10825  12998488  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 80p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -5210
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15543
-------------------------------------   ----- 
End-of-path arrival time (ps)           15543
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell12        4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1         macrocell6      4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q              macrocell6      3350  12364     80  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3179  15543     80  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1786p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15537
-------------------------------------   ----- 
End-of-path arrival time (ps)           15537
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                   iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1          macrocell6    4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q               macrocell6    3350  12364     80  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_3  macrocell26   3173  15537   1786  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 1814p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15509
-------------------------------------   ----- 
End-of-path arrival time (ps)           15509
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1  macrocell6    4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q       macrocell6    3350  12364     80  RISE       1
\UART_XB2:BUART:rx_state_0\/main_3   macrocell16   3145  15509   1814  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_XB2:BUART:rx_status_3\/clock_0
Path slack     : 1814p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15509
-------------------------------------   ----- 
End-of-path arrival time (ps)           15509
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1  macrocell6    4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q       macrocell6    3350  12364     80  RISE       1
\UART_XB2:BUART:rx_status_3\/main_3  macrocell25   3145  15509   1814  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 1814p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15509
-------------------------------------   ----- 
End-of-path arrival time (ps)           15509
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/main_1    macrocell6    4967   9014     80  RISE       1
\UART_XB2:BUART:rx_postpoll\/q         macrocell6    3350  12364     80  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_3  macrocell28   3145  15509   1814  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:rx_last\/main_0
Capture Clock  : \UART_XB2:BUART:rx_last\/clock_0
Path slack     : 7393p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:rx_last\/main_0  macrocell27   5884   9931   7393  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_last\/clock_0                          macrocell27                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 7403p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9921
-------------------------------------   ---- 
End-of-path arrival time (ps)           9921
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:rx_state_2\/main_5  macrocell19   5874   9921   7403  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:pollcount_1\/main_3
Capture Clock  : \UART_XB2:BUART:pollcount_1\/clock_0
Path slack     : 8309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:pollcount_1\/main_3  macrocell22   4967   9014   8309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_1\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_XB2:BUART:pollcount_0\/main_2
Capture Clock  : \UART_XB2:BUART:pollcount_0\/clock_0
Path slack     : 8309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyHFCLK:R#625 vs. UART_XB2_IntClock:R#2)   20833
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell12                0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell12      4047   4047     80  RISE       1
\UART_XB2:BUART:pollcount_0\/main_2  macrocell23   4967   9014   8309  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_0\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12998488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                         -11520
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13009313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10825
-------------------------------------   ----- 
End-of-path arrival time (ps)           10825
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:counter_load_not\/main_2           macrocell2      4217   5217  12998488  RISE       1
\UART_XB2:BUART:counter_load_not\/q                macrocell2      3350   8567  12998488  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2258  10825  12998488  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_XB2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_XB2:BUART:sTX:TxSts\/clock
Path slack     : 13005242p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13019263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14021
-------------------------------------   ----- 
End-of-path arrival time (ps)           14021
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13005242  RISE       1
\UART_XB2:BUART:tx_status_0\/main_3                 macrocell3      3136   8416  13005242  RISE       1
\UART_XB2:BUART:tx_status_0\/q                      macrocell3      3350  11766  13005242  RISE       1
\UART_XB2:BUART:sTX:TxSts\/status_0                 statusicell1    2255  14021  13005242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxSts\/clock                          statusicell1               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_XB2:BUART:sRX:RxBitCounter\/clock
Path slack     : 13005361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -4220
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13016613

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q            macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_counter_load\/main_1  macrocell5    4337   5587  13005361  RISE       1
\UART_XB2:BUART:rx_counter_load\/q       macrocell5    3350   8937  13005361  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/load   count7cell    2316  11253  13005361  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_XB2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_XB2:BUART:sRX:RxSts\/clock
Path slack     : 13005989p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13019263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13275
-------------------------------------   ----- 
End-of-path arrival time (ps)           13275
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13005989  RISE       1
\UART_XB2:BUART:rx_status_4\/main_1                 macrocell7      2314   7594  13005989  RISE       1
\UART_XB2:BUART:rx_status_4\/q                      macrocell7      3350  10944  13005989  RISE       1
\UART_XB2:BUART:sRX:RxSts\/status_4                 statusicell2    2331  13275  13005989  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_XB2:BUART:txn\/main_3
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13007786p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9537
-------------------------------------   ---- 
End-of-path arrival time (ps)           9537
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  13007786  RISE       1
\UART_XB2:BUART:txn\/main_3                macrocell9      2257   9537  13007786  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_XB2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13008078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9246
-------------------------------------   ---- 
End-of-path arrival time (ps)           9246
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13005242  RISE       1
\UART_XB2:BUART:tx_state_0\/main_3                  macrocell11     3966   9246  13008078  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008242p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q                macrocell16     1250   1250  13005361  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5041   6291  13008242  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13008494p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  13008494  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4790   6040  13008494  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_XB2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008795p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -6290
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4748   5748  13008795  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13009346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_state_0\/main_2   macrocell16   6727   7977  13009346  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13009346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_state_3\/main_2   macrocell18   6727   7977  13009346  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_XB2:BUART:rx_status_3\/clock_0
Path slack     : 13009346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_status_3\/main_2  macrocell25   6727   7977  13009346  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 13009346p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q    macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_2  macrocell28   6727   7977  13009346  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009885p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -6300
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13006311  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3398   4648  13009885  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_XB2:BUART:rx_load_fifo\/clock_0
Path slack     : 13009909p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_load_fifo\/main_2  macrocell17   6164   7414  13009909  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_load_fifo\/clock_0                     macrocell17                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 13009909p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_state_2\/main_2   macrocell19   6164   7414  13009909  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_status_2\/main_2
Capture Clock  : \UART_XB2:BUART:rx_status_2\/clock_0
Path slack     : 13009909p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_status_2\/main_2  macrocell24   6164   7414  13009909  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_bitclk_enable\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13009909p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_bitclk_enable\/q          macrocell20   1250   1250  13008494  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_2  macrocell26   6164   7414  13009909  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_XB2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009984p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -6290
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q                macrocell10     1250   1250  12999455  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3310   4560  13009984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_XB2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13009996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -6290
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13014543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q                macrocell11     1250   1250  12999025  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3297   4547  13009996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:TxShifter:u0\/clock                   datapathcell1              0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13011059p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q       macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_state_0\/main_1  macrocell16   5015   6265  13011059  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13011059p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q       macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_state_3\/main_1  macrocell18   5015   6265  13011059  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_XB2:BUART:rx_status_3\/clock_0
Path slack     : 13011059p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q        macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_status_3\/main_1  macrocell25   5015   6265  13011059  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 13011059p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q          macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_1  macrocell28   5015   6265  13011059  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q       macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_state_0\/main_4  macrocell16   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q       macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_state_3\/main_3  macrocell18   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_XB2:BUART:rx_status_3\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q        macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_status_3\/main_4  macrocell25   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 13011427p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q          macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_4  macrocell28   4646   5896  13011427  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_parity_bit\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13011576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_parity_bit\/q             macrocell28   1250   1250  13011576  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_7  macrocell26   4497   5747  13011576  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_bitclk\/q
Path End       : \UART_XB2:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART_XB2:BUART:tx_parity_bit\/clock_0
Path slack     : 13011630p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5694
-------------------------------------   ---- 
End-of-path arrival time (ps)           5694
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_bitclk\/q           macrocell13   1250   1250  13011630  RISE       1
\UART_XB2:BUART:tx_parity_bit\/main_4  macrocell15   4444   5694  13011630  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_XB2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13011737p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q               macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/main_1  macrocell21   4337   5587  13011737  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/clock_0               macrocell21                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_XB2:BUART:rx_load_fifo\/clock_0
Path slack     : 13011996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q         macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_load_fifo\/main_3  macrocell17   4077   5327  13011996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_load_fifo\/clock_0                     macrocell17                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 13011996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q       macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_state_2\/main_3  macrocell19   4077   5327  13011996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_status_2\/main_3
Capture Clock  : \UART_XB2:BUART:rx_status_2\/clock_0
Path slack     : 13011996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q        macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_status_2\/main_3  macrocell24   4077   5327  13011996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13011996p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q                macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_4  macrocell26   4077   5327  13011996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:pollcount_1\/q
Path End       : \UART_XB2:BUART:pollcount_1\/main_2
Capture Clock  : \UART_XB2:BUART:pollcount_1\/clock_0
Path slack     : 13012070p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_1\/clock_0                      macrocell22                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:pollcount_1\/q       macrocell22   1250   1250  13003841  RISE       1
\UART_XB2:BUART:pollcount_1\/main_2  macrocell22   4003   5253  13012070  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_1\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_XB2:BUART:tx_bitclk\/clock_0
Path slack     : 13012106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:tx_bitclk\/main_2                macrocell13     4217   5217  13012106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_bitclk\/q
Path End       : \UART_XB2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_XB2:BUART:tx_state_1\/clock_0
Path slack     : 13012155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_bitclk\/q        macrocell13   1250   1250  13011630  RISE       1
\UART_XB2:BUART:tx_state_1\/main_4  macrocell10   3918   5168  13012155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_bitclk\/q
Path End       : \UART_XB2:BUART:tx_state_0\/main_6
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13012155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_bitclk\/q        macrocell13   1250   1250  13011630  RISE       1
\UART_XB2:BUART:tx_state_0\/main_6  macrocell11   3918   5168  13012155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_bitclk\/q
Path End       : \UART_XB2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_XB2:BUART:tx_state_2\/clock_0
Path slack     : 13012155p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_bitclk\/q        macrocell13   1250   1250  13011630  RISE       1
\UART_XB2:BUART:tx_state_2\/main_4  macrocell12   3918   5168  13012155  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_XB2:BUART:rx_load_fifo\/clock_0
Path slack     : 13012313p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q         macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_load_fifo\/main_1  macrocell17   3760   5010  13012313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_load_fifo\/clock_0                     macrocell17                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 13012313p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q       macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_state_2\/main_1  macrocell19   3760   5010  13012313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_status_2\/main_1
Capture Clock  : \UART_XB2:BUART:rx_status_2\/clock_0
Path slack     : 13012313p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q        macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_status_2\/main_1  macrocell24   3760   5010  13012313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_0\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13012313p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_0\/q                macrocell16   1250   1250  13005361  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_1  macrocell26   3760   5010  13012313  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_XB2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_XB2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13012318  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/main_1   macrocell20   2895   5005  13012318  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_XB2:BUART:pollcount_1\/main_1
Capture Clock  : \UART_XB2:BUART:pollcount_1\/clock_0
Path slack     : 13012318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13012318  RISE       1
\UART_XB2:BUART:pollcount_1\/main_1        macrocell22   2895   5005  13012318  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_1\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_XB2:BUART:pollcount_0\/main_1
Capture Clock  : \UART_XB2:BUART:pollcount_0\/clock_0
Path slack     : 13012318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13012318  RISE       1
\UART_XB2:BUART:pollcount_0\/main_1        macrocell23   2895   5005  13012318  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_0\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_XB2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_XB2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13012322  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/main_0   macrocell20   2891   5001  13012322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_XB2:BUART:pollcount_1\/main_0
Capture Clock  : \UART_XB2:BUART:pollcount_1\/clock_0
Path slack     : 13012322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13012322  RISE       1
\UART_XB2:BUART:pollcount_1\/main_0        macrocell22   2891   5001  13012322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_1\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_XB2:BUART:pollcount_0\/main_0
Capture Clock  : \UART_XB2:BUART:pollcount_0\/clock_0
Path slack     : 13012322p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13012322  RISE       1
\UART_XB2:BUART:pollcount_0\/main_0        macrocell23   2891   5001  13012322  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_0\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_XB2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_XB2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13012326p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13012326  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/main_2   macrocell20   2888   4998  13012326  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_bitclk_enable\/clock_0                 macrocell20                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_XB2:BUART:tx_state_1\/clock_0
Path slack     : 13012476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:tx_state_1\/main_2               macrocell10     3847   4847  13012476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13012476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:tx_state_0\/main_2               macrocell11     3847   4847  13012476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_XB2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_XB2:BUART:tx_state_2\/clock_0
Path slack     : 13012476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  12998488  RISE       1
\UART_XB2:BUART:tx_state_2\/main_2               macrocell12     3847   4847  13012476  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_parity_bit\/q
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 13012552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_parity_bit\/q       macrocell28   1250   1250  13011576  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_6  macrocell28   3521   4771  13012552  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_XB2:BUART:tx_bitclk\/clock_0
Path slack     : 13012643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q      macrocell11   1250   1250  12999025  RISE       1
\UART_XB2:BUART:tx_bitclk\/main_1  macrocell13   3431   4681  13012643  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART_XB2:BUART:tx_parity_bit\/clock_0
Path slack     : 13012643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q          macrocell11   1250   1250  12999025  RISE       1
\UART_XB2:BUART:tx_parity_bit\/main_2  macrocell15   3431   4681  13012643  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:txn\/main_2
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13012652p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q  macrocell11   1250   1250  12999025  RISE       1
\UART_XB2:BUART:txn\/main_2    macrocell9    3421   4671  13012652  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_XB2:BUART:rx_load_fifo\/clock_0
Path slack     : 13012683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_load_fifo\/main_0  macrocell17   3391   4641  13012683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_load_fifo\/clock_0                     macrocell17                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 13012683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_state_2\/main_0    macrocell19   3391   4641  13012683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_status_2\/main_0
Capture Clock  : \UART_XB2:BUART:rx_status_2\/clock_0
Path slack     : 13012683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_status_2\/main_0   macrocell24   3391   4641  13012683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13012683p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q         macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_0  macrocell26   3391   4641  13012683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_XB2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/main_0  macrocell21   3386   4636  13012687  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/clock_0               macrocell21                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_XB2:BUART:tx_state_1\/clock_0
Path slack     : 13012764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q       macrocell10   1250   1250  12999455  RISE       1
\UART_XB2:BUART:tx_state_1\/main_0  macrocell10   3309   4559  13012764  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13012764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q       macrocell10   1250   1250  12999455  RISE       1
\UART_XB2:BUART:tx_state_0\/main_0  macrocell11   3309   4559  13012764  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_XB2:BUART:tx_state_2\/clock_0
Path slack     : 13012764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q       macrocell10   1250   1250  12999455  RISE       1
\UART_XB2:BUART:tx_state_2\/main_0  macrocell12   3309   4559  13012764  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:txn\/main_1
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13012768p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q  macrocell10   1250   1250  12999455  RISE       1
\UART_XB2:BUART:txn\/main_1    macrocell9    3306   4556  13012768  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_XB2:BUART:tx_state_1\/clock_0
Path slack     : 13012783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q       macrocell11   1250   1250  12999025  RISE       1
\UART_XB2:BUART:tx_state_1\/main_1  macrocell10   3291   4541  13012783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13012783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q       macrocell11   1250   1250  12999025  RISE       1
\UART_XB2:BUART:tx_state_0\/main_1  macrocell11   3291   4541  13012783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_0\/q
Path End       : \UART_XB2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_XB2:BUART:tx_state_2\/clock_0
Path slack     : 13012783p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_0\/q       macrocell11   1250   1250  12999025  RISE       1
\UART_XB2:BUART:tx_state_2\/main_1  macrocell12   3291   4541  13012783  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_3\/q
Path End       : \UART_XB2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_XB2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012808p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_3\/q               macrocell18   1250   1250  13006432  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/main_2  macrocell21   3266   4516  13012808  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/clock_0               macrocell21                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_XB2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13012880p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13012880  RISE       1
\UART_XB2:BUART:rx_state_0\/main_8         macrocell16   2333   4443  13012880  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_XB2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13012880p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13012880  RISE       1
\UART_XB2:BUART:rx_state_3\/main_7         macrocell18   2333   4443  13012880  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_XB2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13012897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13012897  RISE       1
\UART_XB2:BUART:rx_state_0\/main_7         macrocell16   2316   4426  13012897  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_XB2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13012897p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13012897  RISE       1
\UART_XB2:BUART:rx_state_3\/main_6         macrocell18   2316   4426  13012897  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_XB2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13012899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13012899  RISE       1
\UART_XB2:BUART:rx_state_0\/main_6         macrocell16   2314   4424  13012899  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_XB2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13012899p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxBitCounter\/clock                   count7cell                 0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13012899  RISE       1
\UART_XB2:BUART:rx_state_3\/main_5         macrocell18   2314   4424  13012899  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_bitclk\/q
Path End       : \UART_XB2:BUART:txn\/main_6
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13012912p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_bitclk\/q  macrocell13   1250   1250  13011630  RISE       1
\UART_XB2:BUART:txn\/main_6   macrocell9    3162   4412  13012912  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13012968p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_state_0\/main_0    macrocell16   3105   4355  13012968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13012968p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_state_3\/main_0    macrocell18   3105   4355  13012968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_XB2:BUART:rx_status_3\/clock_0
Path slack     : 13012968p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_status_3\/main_0   macrocell25   3105   4355  13012968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 13012968p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_ctrl_mark_last\/clock_0                macrocell14                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_ctrl_mark_last\/q   macrocell14   1250   1250  13006311  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_0  macrocell28   3105   4355  13012968  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_XB2:BUART:rx_load_fifo\/clock_0
Path slack     : 13012976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q         macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_load_fifo\/main_4  macrocell17   3097   4347  13012976  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_load_fifo\/clock_0                     macrocell17                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 13012976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q       macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_state_2\/main_4  macrocell19   3097   4347  13012976  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_status_2\/main_4
Capture Clock  : \UART_XB2:BUART:rx_status_2\/clock_0
Path slack     : 13012976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q        macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_status_2\/main_4  macrocell24   3097   4347  13012976  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13012976p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q                macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_5  macrocell26   3097   4347  13012976  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_XB2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13012981p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q               macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/main_3  macrocell21   3092   4342  13012981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_stop1_reg\/clock_0               macrocell21                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_XB2:BUART:tx_bitclk\/clock_0
Path slack     : 13013073p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q      macrocell10   1250   1250  12999455  RISE       1
\UART_XB2:BUART:tx_bitclk\/main_0  macrocell13   3000   4250  13013073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_1\/q
Path End       : \UART_XB2:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART_XB2:BUART:tx_parity_bit\/clock_0
Path slack     : 13013073p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_1\/q          macrocell10   1250   1250  12999455  RISE       1
\UART_XB2:BUART:tx_parity_bit\/main_1  macrocell15   3000   4250  13013073  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_2\/q
Path End       : \UART_XB2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_XB2:BUART:tx_bitclk\/clock_0
Path slack     : 13013106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_2\/q      macrocell12   1250   1250  12999488  RISE       1
\UART_XB2:BUART:tx_bitclk\/main_3  macrocell13   2968   4218  13013106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_bitclk\/clock_0                        macrocell13                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_2\/q
Path End       : \UART_XB2:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART_XB2:BUART:tx_parity_bit\/clock_0
Path slack     : 13013106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_2\/q          macrocell12   1250   1250  12999488  RISE       1
\UART_XB2:BUART:tx_parity_bit\/main_3  macrocell15   2968   4218  13013106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_2\/q
Path End       : \UART_XB2:BUART:txn\/main_4
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13013106p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_2\/q  macrocell12   1250   1250  12999488  RISE       1
\UART_XB2:BUART:txn\/main_4    macrocell9    2967   4217  13013106  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_XB2:BUART:rx_state_0\/clock_0
Path slack     : 13013125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q       macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_state_0\/main_5  macrocell16   2948   4198  13013125  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_0\/clock_0                       macrocell16                0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_XB2:BUART:rx_state_3\/clock_0
Path slack     : 13013125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q       macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_state_3\/main_4  macrocell18   2948   4198  13013125  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_3\/clock_0                       macrocell18                0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_XB2:BUART:rx_status_3\/clock_0
Path slack     : 13013125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q        macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_status_3\/main_5  macrocell25   2948   4198  13013125  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_state_2\/q
Path End       : \UART_XB2:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART_XB2:BUART:rx_parity_bit\/clock_0
Path slack     : 13013125p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_state_2\/q          macrocell19   1250   1250  13006605  RISE       1
\UART_XB2:BUART:rx_parity_bit\/main_5  macrocell28   2948   4198  13013125  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_bit\/clock_0                    macrocell28                0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_2\/q
Path End       : \UART_XB2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_XB2:BUART:tx_state_1\/clock_0
Path slack     : 13013231p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_2\/q       macrocell12   1250   1250  12999488  RISE       1
\UART_XB2:BUART:tx_state_1\/main_3  macrocell10   2842   4092  13013231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_1\/clock_0                       macrocell10                0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_2\/q
Path End       : \UART_XB2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13013231p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_2\/q       macrocell12   1250   1250  12999488  RISE       1
\UART_XB2:BUART:tx_state_0\/main_4  macrocell11   2842   4092  13013231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_state_2\/q
Path End       : \UART_XB2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_XB2:BUART:tx_state_2\/clock_0
Path slack     : 13013231p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_state_2\/q       macrocell12   1250   1250  12999488  RISE       1
\UART_XB2:BUART:tx_state_2\/main_3  macrocell12   2842   4092  13013231  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_2\/clock_0                       macrocell12                0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_parity_bit\/q
Path End       : \UART_XB2:BUART:txn\/main_7
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13013361p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_parity_bit\/q  macrocell15   1250   1250  13013361  RISE       1
\UART_XB2:BUART:txn\/main_7       macrocell9    2713   3963  13013361  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:tx_parity_bit\/q
Path End       : \UART_XB2:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART_XB2:BUART:tx_parity_bit\/clock_0
Path slack     : 13013372p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:tx_parity_bit\/q       macrocell15   1250   1250  13013361  RISE       1
\UART_XB2:BUART:tx_parity_bit\/main_5  macrocell15   2701   3951  13013372  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:txn\/q
Path End       : \UART_XB2:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART_XB2:BUART:tx_parity_bit\/clock_0
Path slack     : 13013389p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:txn\/q                 macrocell9    1250   1250  13013389  RISE       1
\UART_XB2:BUART:tx_parity_bit\/main_0  macrocell15   2685   3935  13013389  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_parity_bit\/clock_0                    macrocell15                0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:txn\/q
Path End       : \UART_XB2:BUART:txn\/main_0
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13013398p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:txn\/q       macrocell9    1250   1250  13013389  RISE       1
\UART_XB2:BUART:txn\/main_0  macrocell9    2675   3925  13013398  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_XB2:BUART:txn\/main_5
Capture Clock  : \UART_XB2:BUART:txn\/clock_0
Path slack     : 13013606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3718
-------------------------------------   ---- 
End-of-path arrival time (ps)           3718
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13013606  RISE       1
\UART_XB2:BUART:txn\/main_5                      macrocell9      2718   3718  13013606  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:txn\/clock_0                              macrocell9                 0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_XB2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_XB2:BUART:tx_state_0\/clock_0
Path slack     : 13013611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3712
-------------------------------------   ---- 
End-of-path arrival time (ps)           3712
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell2              0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13013606  RISE       1
\UART_XB2:BUART:tx_state_0\/main_5               macrocell11     2712   3712  13013611  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:tx_state_0\/clock_0                       macrocell11                0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_last\/q
Path End       : \UART_XB2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_XB2:BUART:rx_state_2\/clock_0
Path slack     : 13013766p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_last\/clock_0                          macrocell27                0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_last\/q          macrocell27   1250   1250  13013766  RISE       1
\UART_XB2:BUART:rx_state_2\/main_6  macrocell19   2307   3557  13013766  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_state_2\/clock_0                       macrocell19                0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_parity_error_pre\/q
Path End       : \UART_XB2:BUART:rx_status_2\/main_5
Capture Clock  : \UART_XB2:BUART:rx_status_2\/clock_0
Path slack     : 13013772p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_parity_error_pre\/q  macrocell26   1250   1250  13013772  RISE       1
\UART_XB2:BUART:rx_status_2\/main_5     macrocell24   2301   3551  13013772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_parity_error_pre\/q
Path End       : \UART_XB2:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART_XB2:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13013772p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_parity_error_pre\/q       macrocell26   1250   1250  13013772  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/main_6  macrocell26   2301   3551  13013772  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_parity_error_pre\/clock_0              macrocell26                0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:pollcount_0\/q
Path End       : \UART_XB2:BUART:pollcount_1\/main_4
Capture Clock  : \UART_XB2:BUART:pollcount_1\/clock_0
Path slack     : 13013847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_0\/clock_0                      macrocell23                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:pollcount_0\/q       macrocell23   1250   1250  13005618  RISE       1
\UART_XB2:BUART:pollcount_1\/main_4  macrocell22   2227   3477  13013847  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_1\/clock_0                      macrocell22                0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:pollcount_0\/q
Path End       : \UART_XB2:BUART:pollcount_0\/main_3
Capture Clock  : \UART_XB2:BUART:pollcount_0\/clock_0
Path slack     : 13013847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13017323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_0\/clock_0                      macrocell23                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_XB2:BUART:pollcount_0\/q       macrocell23   1250   1250  13005618  RISE       1
\UART_XB2:BUART:pollcount_0\/main_3  macrocell23   2227   3477  13013847  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:pollcount_0\/clock_0                      macrocell23                0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_load_fifo\/q
Path End       : \UART_XB2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_XB2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13015058p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -1930
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13018903

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_load_fifo\/clock_0                     macrocell17                0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_load_fifo\/q            macrocell17     1250   1250  13009742  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2595   3845  13015058  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxShifter:u0\/clock                   datapathcell3              0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_status_3\/q
Path End       : \UART_XB2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_XB2:BUART:sRX:RxSts\/clock
Path slack     : 13015696p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13019263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_3\/clock_0                      macrocell25                0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_status_3\/q       macrocell25    1250   1250  13015696  RISE       1
\UART_XB2:BUART:sRX:RxSts\/status_3  statusicell2   2318   3568  13015696  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_XB2:BUART:rx_status_2\/q
Path End       : \UART_XB2:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART_XB2:BUART:sRX:RxSts\/clock
Path slack     : 13015707p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_XB2_IntClock:R#1 vs. UART_XB2_IntClock:R#2)   13020833
- Setup time                                                          -1570
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13019263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:rx_status_2\/clock_0                      macrocell24                0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_XB2:BUART:rx_status_2\/q       macrocell24    1250   1250  13015707  RISE       1
\UART_XB2:BUART:sRX:RxSts\/status_2  statusicell2   2307   3557  13015707  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\UART_XB2:BUART:sRX:RxSts\/clock                          statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

