<stg><name>dut_max_pool</name>


<trans_list>

<trans id="369" from="1" to="2">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="2" to="3">
<condition id="114">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="3" to="4">
<condition id="116">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="3" to="2">
<condition id="217">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="4" to="5">
<condition id="117">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="4" to="3">
<condition id="215">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="5" to="6">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="6" to="45">
<condition id="121">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="123">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="124">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="7" to="6">
<condition id="165">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="8" to="9">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="9" to="10">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="10" to="11">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="11" to="12">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="12" to="13">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="13" to="14">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="14" to="15">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="15" to="16">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="16" to="17">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="17" to="18">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="18" to="19">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="19" to="20">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="20" to="21">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="21" to="22">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="22" to="23">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="23" to="24">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="24" to="25">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="25" to="26">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="26" to="27">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="27" to="28">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="28" to="29">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="29" to="30">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="30" to="31">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="31" to="32">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="32" to="33">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="33" to="34">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="34" to="35">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="35" to="36">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="36" to="37">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="37" to="38">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="38" to="39">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="39" to="40">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="40" to="41">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="41" to="42">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="42" to="43">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="43" to="44">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="44" to="7">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="45" to="46">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="46" to="47">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="47" to="48">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="48" to="49">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="49" to="50">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="50" to="51">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="51" to="52">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="52" to="53">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="53" to="54">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="54" to="55">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="55" to="56">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="56" to="57">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="57" to="58">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="58" to="59">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="59" to="60">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="60" to="61">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="61" to="62">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="62" to="63">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="63" to="64">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="64" to="65">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="65" to="66">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="66" to="67">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="67" to="68">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="68" to="69">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="69" to="70">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="70" to="71">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="71" to="72">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="72" to="73">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="73" to="74">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="74" to="75">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="75" to="4">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

]]></node>
<StgValue><ssdm name="I_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %M_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %M)

]]></node>
<StgValue><ssdm name="M_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %O = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %I_read, i32 1, i32 4)

]]></node>
<StgValue><ssdm name="O"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="12" op_0_bw="4">
<![CDATA[
:3  %O_cast10_cast1 = zext i4 %O to i12

]]></node>
<StgValue><ssdm name="O_cast10_cast1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="4">
<![CDATA[
:4  %O_cast10_cast = zext i4 %O to i8

]]></node>
<StgValue><ssdm name="O_cast10_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="6">
<![CDATA[
:5  %I_cast2 = zext i6 %I_read to i9

]]></node>
<StgValue><ssdm name="I_cast2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="14" op_0_bw="6">
<![CDATA[
:6  %I_cast = zext i6 %I_read to i14

]]></node>
<StgValue><ssdm name="I_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %m = phi i5 [ 0, %0 ], [ %m_1, %14 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %14 ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %next_mul = add i9 %phi_mul, %I_cast2

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="5">
<![CDATA[
:3  %m_cast8_cast = zext i5 %m to i8

]]></node>
<StgValue><ssdm name="m_cast8_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="5">
<![CDATA[
:4  %m_cast = zext i5 %m to i6

]]></node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tmp_1 = icmp slt i6 %m_cast, %M_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 16, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %m_1 = add i5 %m, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_1, label %2, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = mul i8 %O_cast10_cast, %m_cast8_cast

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %x = phi i4 [ 0, %2 ], [ %x_1, %13 ]

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="12" op_0_bw="4">
<![CDATA[
:1  %x_cast7 = zext i4 %x to i12

]]></node>
<StgValue><ssdm name="x_cast7"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond3 = icmp eq i4 %x, %O

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %x_1 = add i4 %x, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %14, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:2  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %x, i1 false)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="14" op_0_bw="5">
<![CDATA[
:3  %tmp_5_cast = zext i5 %tmp_5 to i14

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %y = phi i4 [ 0, %4 ], [ %y_1, %12 ]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="4">
<![CDATA[
:1  %y_cast6 = zext i4 %y to i8

]]></node>
<StgValue><ssdm name="y_cast6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond2 = icmp eq i4 %y, %O

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %y_1 = add i4 %y, 1

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %13, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp = add i8 %tmp_2, %y_cast6

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="12" op_0_bw="8">
<![CDATA[
:3  %tmp_cast_cast = zext i8 %tmp to i12

]]></node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp3 = mul i12 %O_cast10_cast1, %tmp_cast_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %o_index = add i12 %x_cast7, %tmp3

]]></node>
<StgValue><ssdm name="o_index"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:6  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="9" op_0_bw="5">
<![CDATA[
:7  %tmp_8_cast = zext i5 %tmp_8 to i9

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %max = phi float [ 0x3810000000000000, %6 ], [ %max_1, %10 ]

]]></node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %c = phi i2 [ 0, %6 ], [ %c_1, %10 ]

]]></node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="14" op_0_bw="2">
<![CDATA[
:2  %c_cast5 = zext i2 %c to i14

]]></node>
<StgValue><ssdm name="c_cast5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond1 = icmp eq i2 %c, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %c_1 = add i2 %c, 1

]]></node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond1, label %11, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="16" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="26" op_0_bw="12">
<![CDATA[
:2  %zext1_cast = zext i12 %o_index to i26

]]></node>
<StgValue><ssdm name="zext1_cast"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:3  %mul1 = mul i26 7134, %zext1_cast

]]></node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="2" op_0_bw="2" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i26.i32.i32(i26 %mul1, i32 23, i32 24)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %max_1 = phi float [ %max, %8 ], [ %max_2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %r = phi i2 [ 0, %8 ], [ %r_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="2">
<![CDATA[
:2  %r_cast4 = zext i2 %r to i9

]]></node>
<StgValue><ssdm name="r_cast4"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %exitcond = icmp eq i2 %r, -2

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %r_1 = add i2 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %10, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:1  %tmp1 = add i9 %r_cast4, %phi_mul

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:2  %tmp4 = add i9 %tmp_8_cast, %tmp1

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str7, i32 %tmp_15)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="14" op_0_bw="9">
<![CDATA[
._crit_edge:3  %tmp4_cast = zext i9 %tmp4 to i14

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:4  %tmp5 = mul i14 %I_cast, %tmp4_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:5  %tmp2 = add i14 %tmp5, %tmp_5_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:6  %i_index = add i14 %c_cast5, %tmp2

]]></node>
<StgValue><ssdm name="i_index"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="18" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="17" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="30" op_0_bw="14">
<![CDATA[
._crit_edge:9  %zext4_cast = zext i14 %i_index to i30

]]></node>
<StgValue><ssdm name="zext4_cast"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge:10  %mul5 = mul i30 %zext4_cast, 28533

]]></node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="4" op_0_bw="4" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:35  %tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i30.i32.i32(i30 %mul5, i32 25, i32 28)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="3" op_0_bw="3" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:36  %tmp_52 = call i3 @_ssdm_op_PartSelect.i3.i30.i32.i32(i30 %mul5, i32 25, i32 27)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="163" st_id="11" stage="16" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="164" st_id="12" stage="15" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="165" st_id="13" stage="14" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="13" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="12" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="168" st_id="16" stage="11" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="10" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="170" st_id="18" stage="9" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="171" st_id="19" stage="8" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="172" st_id="20" stage="7" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="173" st_id="21" stage="6" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="174" st_id="22" stage="5" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="175" st_id="23" stage="4" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="176" st_id="24" stage="3" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="177" st_id="25" stage="2" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="178" st_id="26" stage="1" lat="18">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="11" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge:7  %tmp_16 = urem i14 %i_index, 1176

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="11" op_0_bw="11">
<![CDATA[
._crit_edge:8  %tmp_50 = trunc i14 %tmp_16 to i11

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="24" op_0_bw="11">
<![CDATA[
._crit_edge:11  %zext_cast = zext i11 %tmp_50 to i24

]]></node>
<StgValue><ssdm name="zext_cast"/></StgValue>
</operation>

<operation id="181" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge:12  %mul = mul i24 %zext_cast, 3567

]]></node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="5" op_0_bw="5" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:13  %tmp_51 = call i5 @_ssdm_op_PartSelect.i5.i24.i32.i32(i24 %mul, i32 19, i32 23)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="186" st_id="30" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="187" st_id="31" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="188" st_id="32" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="190" st_id="34" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="191" st_id="35" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="192" st_id="36" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="193" st_id="37" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="194" st_id="38" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="195" st_id="39" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="196" st_id="40" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="197" st_id="41" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:16  %newIndex = urem i11 %tmp_50, 147

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="198" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:17  %newIndex3 = zext i11 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="199" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:18  %input_0_addr = getelementptr [147 x i128]* %input_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:19  %input_0_load = load i128* %input_0_addr, align 8

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="201" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:20  %input_1_addr = getelementptr [147 x i128]* %input_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="202" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:21  %input_1_load = load i128* %input_1_addr, align 8

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="203" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:22  %input_2_addr = getelementptr [147 x i128]* %input_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="204" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:23  %input_2_load = load i128* %input_2_addr, align 8

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="205" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:24  %input_3_addr = getelementptr [147 x i128]* %input_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_3_addr"/></StgValue>
</operation>

<operation id="206" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:25  %input_3_load = load i128* %input_3_addr, align 8

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="207" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:26  %input_4_addr = getelementptr [147 x i128]* %input_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_4_addr"/></StgValue>
</operation>

<operation id="208" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:27  %input_4_load = load i128* %input_4_addr, align 8

]]></node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="209" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:28  %input_5_addr = getelementptr [147 x i128]* %input_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_5_addr"/></StgValue>
</operation>

<operation id="210" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:29  %input_5_load = load i128* %input_5_addr, align 8

]]></node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="211" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:30  %input_6_addr = getelementptr [147 x i128]* %input_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_6_addr"/></StgValue>
</operation>

<operation id="212" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:31  %input_6_load = load i128* %input_6_addr, align 8

]]></node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:32  %input_7_addr = getelementptr [147 x i128]* %input_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="input_7_addr"/></StgValue>
</operation>

<operation id="214" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:33  %input_7_load = load i128* %input_7_addr, align 8

]]></node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="215" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="11" op_0_bw="5">
<![CDATA[
._crit_edge:14  %arrayNo = sext i5 %tmp_51 to i11

]]></node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="14" op_0_bw="11">
<![CDATA[
._crit_edge:15  %arrayNo_cast = zext i11 %arrayNo to i14

]]></node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:19  %input_0_load = load i128* %input_0_addr, align 8

]]></node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:21  %input_1_load = load i128* %input_1_addr, align 8

]]></node>
<StgValue><ssdm name="input_1_load"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:23  %input_2_load = load i128* %input_2_addr, align 8

]]></node>
<StgValue><ssdm name="input_2_load"/></StgValue>
</operation>

<operation id="220" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:25  %input_3_load = load i128* %input_3_addr, align 8

]]></node>
<StgValue><ssdm name="input_3_load"/></StgValue>
</operation>

<operation id="221" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:27  %input_4_load = load i128* %input_4_addr, align 8

]]></node>
<StgValue><ssdm name="input_4_load"/></StgValue>
</operation>

<operation id="222" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:29  %input_5_load = load i128* %input_5_addr, align 8

]]></node>
<StgValue><ssdm name="input_5_load"/></StgValue>
</operation>

<operation id="223" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:31  %input_6_load = load i128* %input_6_addr, align 8

]]></node>
<StgValue><ssdm name="input_6_load"/></StgValue>
</operation>

<operation id="224" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:33  %input_7_load = load i128* %input_7_addr, align 8

]]></node>
<StgValue><ssdm name="input_7_load"/></StgValue>
</operation>

<operation id="225" st_id="42" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="14">
<![CDATA[
._crit_edge:34  %tmp_17 = call i128 @_ssdm_op_Mux.ap_auto.8i128.i14(i128 %input_0_load, i128 %input_1_load, i128 %input_2_load, i128 %input_3_load, i128 %input_4_load, i128 %input_5_load, i128 %input_6_load, i128 %input_7_load, i14 %arrayNo_cast)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="226" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
._crit_edge:37  %tmp_19 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_18, i5 0)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="227" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:38  %tmp_20 = or i9 %tmp_19, 31

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:39  %tmp_53 = icmp ugt i9 %tmp_19, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
._crit_edge:40  %tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_52, i5 0)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="230" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge:41  %tmp_55 = trunc i9 %tmp_20 to i8

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:42  %tmp_56 = call i128 @llvm.part.select.i128(i128 %tmp_17, i32 127, i32 0)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:43  %tmp_57 = sub i8 %tmp_54, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:44  %tmp_58 = sub i8 127, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="234" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:45  %tmp_59 = sub i8 %tmp_55, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="235" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:46  %tmp_60 = select i1 %tmp_53, i8 %tmp_57, i8 %tmp_59

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="236" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge:47  %tmp_61 = select i1 %tmp_53, i128 %tmp_56, i128 %tmp_17

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:48  %tmp_62 = select i1 %tmp_53, i8 %tmp_58, i8 %tmp_54

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="238" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:49  %tmp_63 = sub i8 127, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="239" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:50  %tmp_64 = zext i8 %tmp_62 to i128

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="240" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge:52  %tmp_66 = lshr i128 %tmp_61, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="241" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge:51  %tmp_65 = zext i8 %tmp_63 to i128

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge:53  %tmp_67 = lshr i128 -1, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge:54  %tmp_68 = and i128 %tmp_66, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="128">
<![CDATA[
._crit_edge:55  %tmp_69 = trunc i128 %tmp_68 to i32

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="245" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:56  %tmp_22 = bitcast i32 %tmp_69 to float

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="246" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:57  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_68, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="247" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="23" op_0_bw="128">
<![CDATA[
._crit_edge:58  %tmp_70 = trunc i128 %tmp_68 to i23

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:62  %notlhs = icmp ne i8 %tmp_23, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="249" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:63  %notrhs = icmp eq i23 %tmp_70, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="250" st_id="43" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:69  %tmp_30 = fcmp ogt float %tmp_22, %max_1

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="251" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:59  %max_1_to_int = bitcast float %max_1 to i32

]]></node>
<StgValue><ssdm name="max_1_to_int"/></StgValue>
</operation>

<operation id="253" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:60  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="254" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:61  %tmp_71 = trunc i32 %max_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="255" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:64  %tmp_27 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="256" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:65  %notlhs4 = icmp ne i8 %tmp_25, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="257" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:66  %notrhs5 = icmp eq i23 %tmp_71, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="258" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:67  %tmp_28 = or i1 %notrhs5, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:68  %tmp_29 = and i1 %tmp_27, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="260" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:70  %tmp_31 = and i1 %tmp_29, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:71  %max_2 = select i1 %tmp_31, float %tmp_22, float %max_1

]]></node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:72  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="263" st_id="45" stage="15" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="264" st_id="46" stage="14" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="265" st_id="47" stage="13" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="266" st_id="48" stage="12" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="267" st_id="49" stage="11" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="268" st_id="50" stage="10" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="269" st_id="51" stage="9" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="270" st_id="52" stage="8" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="271" st_id="53" stage="7" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="272" st_id="54" stage="6" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="273" st_id="55" stage="5" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="274" st_id="56" stage="4" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="275" st_id="57" stage="3" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="276" st_id="58" stage="2" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="277" st_id="59" stage="1" lat="16">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0  %tmp_6 = urem i12 %o_index, 1176

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="278" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="11">
<![CDATA[
:1  %tmp_3 = trunc i12 %tmp_6 to i11

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="279" st_id="59" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="280" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="24" op_0_bw="11">
<![CDATA[
:4  %zext7_cast = zext i11 %tmp_3 to i24

]]></node>
<StgValue><ssdm name="zext7_cast"/></StgValue>
</operation>

<operation id="281" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:5  %mul8 = mul i24 3567, %zext7_cast

]]></node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="282" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="5" op_0_bw="5" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_14 = call i5 @_ssdm_op_PartSelect.i5.i24.i32.i32(i24 %mul8, i32 19, i32 23)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="283" st_id="60" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="284" st_id="61" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="285" st_id="62" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="286" st_id="63" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="287" st_id="64" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="288" st_id="65" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="289" st_id="66" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="290" st_id="67" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="291" st_id="68" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="292" st_id="69" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="293" st_id="70" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="294" st_id="71" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="295" st_id="72" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="296" st_id="73" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %newIndex1 = urem i11 %tmp_3, 147

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="297" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="11">
<![CDATA[
:10  %newIndex2 = zext i11 %newIndex1 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="298" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_0_addr = getelementptr [147 x i128]* %output_0, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="299" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %output_1_addr = getelementptr [147 x i128]* %output_1, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %output_2_addr = getelementptr [147 x i128]* %output_2, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="301" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %output_3_addr = getelementptr [147 x i128]* %output_3, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_3_addr"/></StgValue>
</operation>

<operation id="302" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %output_4_addr = getelementptr [147 x i128]* %output_4, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_4_addr"/></StgValue>
</operation>

<operation id="303" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %output_5_addr = getelementptr [147 x i128]* %output_5, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_5_addr"/></StgValue>
</operation>

<operation id="304" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %output_6_addr = getelementptr [147 x i128]* %output_6, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_6_addr"/></StgValue>
</operation>

<operation id="305" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %output_7_addr = getelementptr [147 x i128]* %output_7, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="output_7_addr"/></StgValue>
</operation>

<operation id="306" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="128" op_0_bw="8">
<![CDATA[
:20  %output_0_load = load i128* %output_0_addr, align 8

]]></node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="307" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="128" op_0_bw="8">
<![CDATA[
:21  %output_1_load = load i128* %output_1_addr, align 8

]]></node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="308" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="128" op_0_bw="8">
<![CDATA[
:22  %output_2_load = load i128* %output_2_addr, align 8

]]></node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="309" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="128" op_0_bw="8">
<![CDATA[
:23  %output_3_load = load i128* %output_3_addr, align 8

]]></node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="310" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="128" op_0_bw="8">
<![CDATA[
:24  %output_4_load = load i128* %output_4_addr, align 8

]]></node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="311" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="128" op_0_bw="8">
<![CDATA[
:25  %output_5_load = load i128* %output_5_addr, align 8

]]></node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="312" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="128" op_0_bw="8">
<![CDATA[
:26  %output_6_load = load i128* %output_6_addr, align 8

]]></node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="313" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="128" op_0_bw="8">
<![CDATA[
:27  %output_7_load = load i128* %output_7_addr, align 8

]]></node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="314" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
:30  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_11, i5 0)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="315" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:31  %tmp_13 = or i7 %tmp_12, 31

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="316" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:32  %tmp_21 = icmp ugt i7 %tmp_12, %tmp_13

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="317" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="11" op_0_bw="5">
<![CDATA[
:7  %arrayNo1 = sext i5 %tmp_14 to i11

]]></node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="318" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="11">
<![CDATA[
:8  %arrayNo1_cast3 = zext i11 %arrayNo1 to i14

]]></node>
<StgValue><ssdm name="arrayNo1_cast3"/></StgValue>
</operation>

<operation id="319" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_4 = bitcast float %max to i32

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="320" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="128" op_0_bw="8">
<![CDATA[
:20  %output_0_load = load i128* %output_0_addr, align 8

]]></node>
<StgValue><ssdm name="output_0_load"/></StgValue>
</operation>

<operation id="321" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="128" op_0_bw="8">
<![CDATA[
:21  %output_1_load = load i128* %output_1_addr, align 8

]]></node>
<StgValue><ssdm name="output_1_load"/></StgValue>
</operation>

<operation id="322" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="128" op_0_bw="8">
<![CDATA[
:22  %output_2_load = load i128* %output_2_addr, align 8

]]></node>
<StgValue><ssdm name="output_2_load"/></StgValue>
</operation>

<operation id="323" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="128" op_0_bw="8">
<![CDATA[
:23  %output_3_load = load i128* %output_3_addr, align 8

]]></node>
<StgValue><ssdm name="output_3_load"/></StgValue>
</operation>

<operation id="324" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="128" op_0_bw="8">
<![CDATA[
:24  %output_4_load = load i128* %output_4_addr, align 8

]]></node>
<StgValue><ssdm name="output_4_load"/></StgValue>
</operation>

<operation id="325" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="128" op_0_bw="8">
<![CDATA[
:25  %output_5_load = load i128* %output_5_addr, align 8

]]></node>
<StgValue><ssdm name="output_5_load"/></StgValue>
</operation>

<operation id="326" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="128" op_0_bw="8">
<![CDATA[
:26  %output_6_load = load i128* %output_6_addr, align 8

]]></node>
<StgValue><ssdm name="output_6_load"/></StgValue>
</operation>

<operation id="327" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="128" op_0_bw="8">
<![CDATA[
:27  %output_7_load = load i128* %output_7_addr, align 8

]]></node>
<StgValue><ssdm name="output_7_load"/></StgValue>
</operation>

<operation id="328" st_id="74" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128" op_5_bw="128" op_6_bw="128" op_7_bw="128" op_8_bw="128" op_9_bw="14">
<![CDATA[
:28  %tmp_10 = call i128 @_ssdm_op_Mux.ap_auto.8i128.i14(i128 %output_0_load, i128 %output_1_load, i128 %output_2_load, i128 %output_3_load, i128 %output_4_load, i128 %output_5_load, i128 %output_6_load, i128 %output_7_load, i14 %arrayNo1_cast3)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="329" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="7">
<![CDATA[
:33  %tmp_24 = zext i7 %tmp_12 to i8

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="330" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="8" op_0_bw="7">
<![CDATA[
:34  %tmp_26 = zext i7 %tmp_13 to i8

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="331" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="128" op_0_bw="32">
<![CDATA[
:35  %tmp_32 = zext i32 %tmp_4 to i128

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="332" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  %tmp_33 = xor i8 %tmp_24, 127

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="333" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  %tmp_34 = select i1 %tmp_21, i8 %tmp_24, i8 %tmp_26

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="334" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:38  %tmp_35 = select i1 %tmp_21, i8 %tmp_26, i8 %tmp_24

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="335" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:39  %tmp_36 = select i1 %tmp_21, i8 %tmp_33, i8 %tmp_24

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="336" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %tmp_37 = xor i8 %tmp_34, 127

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="337" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="128" op_0_bw="8">
<![CDATA[
:41  %tmp_38 = zext i8 %tmp_36 to i128

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="338" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="128" op_0_bw="8">
<![CDATA[
:42  %tmp_39 = zext i8 %tmp_35 to i128

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="339" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="128" op_0_bw="8">
<![CDATA[
:43  %tmp_40 = zext i8 %tmp_37 to i128

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="340" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:44  %tmp_41 = shl i128 %tmp_32, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="341" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45  %tmp_42 = call i128 @llvm.part.select.i128(i128 %tmp_41, i32 127, i32 0)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="342" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:46  %tmp_43 = select i1 %tmp_21, i128 %tmp_42, i128 %tmp_41

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="343" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:47  %tmp_44 = shl i128 -1, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="344" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:48  %tmp_45 = lshr i128 -1, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="345" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:49  %p_demorgan = and i128 %tmp_44, %tmp_45

]]></node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="346" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:50  %tmp_46 = xor i128 %p_demorgan, -1

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="347" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:51  %tmp_47 = and i128 %tmp_10, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="348" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:52  %tmp_48 = and i128 %tmp_43, %p_demorgan

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="349" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:53  %tmp_49 = or i128 %tmp_47, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="350" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0" op_12_bw="11" op_13_bw="0" op_14_bw="11" op_15_bw="0">
<![CDATA[
:54  switch i11 %arrayNo1, label %branch7 [
    i11 0, label %branch0
    i11 1, label %branch1
    i11 2, label %branch2
    i11 3, label %branch3
    i11 4, label %branch4
    i11 5, label %branch5
    i11 6, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="arrayNo1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch6:0  store i128 %tmp_49, i128* %output_6_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="arrayNo1" val="6"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="arrayNo1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch5:0  store i128 %tmp_49, i128* %output_5_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="arrayNo1" val="5"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="arrayNo1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch4:0  store i128 %tmp_49, i128* %output_4_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="arrayNo1" val="4"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="arrayNo1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch3:0  store i128 %tmp_49, i128* %output_3_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="arrayNo1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch2:0  store i128 %tmp_49, i128* %output_2_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="arrayNo1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch1:0  store i128 %tmp_49, i128* %output_1_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="arrayNo1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch0:0  store i128 %tmp_49, i128* %output_0_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="arrayNo1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="arrayNo1" val="!0"/>
<literal name="arrayNo1" val="!1"/>
<literal name="arrayNo1" val="!2"/>
<literal name="arrayNo1" val="!3"/>
<literal name="arrayNo1" val="!4"/>
<literal name="arrayNo1" val="!5"/>
<literal name="arrayNo1" val="!6"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="128" op_1_bw="8">
<![CDATA[
branch7:0  store i128 %tmp_49, i128* %output_7_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="arrayNo1" val="!0"/>
<literal name="arrayNo1" val="!1"/>
<literal name="arrayNo1" val="!2"/>
<literal name="arrayNo1" val="!3"/>
<literal name="arrayNo1" val="!4"/>
<literal name="arrayNo1" val="!5"/>
<literal name="arrayNo1" val="!6"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="367" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="368" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
