<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › chmctrl.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>chmctrl.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _SPARC64_CHMCTRL_H</span>
<span class="cp">#define _SPARC64_CHMCTRL_H</span>

<span class="cm">/* Cheetah memory controller programmable registers. */</span>
<span class="cp">#define CHMCTRL_TCTRL1		0x00 </span><span class="cm">/* Memory Timing Control I		*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_TCTRL2		0x08 </span><span class="cm">/* Memory Timing Control II	*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_TCTRL3		0x38 </span><span class="cm">/* Memory Timing Control III	*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_TCTRL4		0x40 </span><span class="cm">/* Memory Timing Control IV	*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_DECODE1		0x10 </span><span class="cm">/* Memory Address Decode I		*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_DECODE2		0x18 </span><span class="cm">/* Memory Address Decode II	*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_DECODE3		0x20 </span><span class="cm">/* Memory Address Decode III	*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_DECODE4		0x28 </span><span class="cm">/* Memory Address Decode IV	*/</span><span class="cp"></span>
<span class="cp">#define CHMCTRL_MACTRL		0x30 </span><span class="cm">/* Memory Address Control		*/</span><span class="cp"></span>

<span class="cm">/* Memory Timing Control I */</span>
<span class="cp">#define TCTRL1_SDRAMCTL_DLY	0xf000000000000000UL</span>
<span class="cp">#define TCTRL1_SDRAMCTL_DLY_SHIFT     60</span>
<span class="cp">#define TCTRL1_SDRAMCLK_DLY	0x0e00000000000000UL</span>
<span class="cp">#define TCTRL1_SDRAMCLK_DLY_SHIFT     57</span>
<span class="cp">#define TCTRL1_R		0x0100000000000000UL</span>
<span class="cp">#define TCTRL1_R_SHIFT 		      56</span>
<span class="cp">#define TCTRL1_AUTORFR_CYCLE	0x00fe000000000000UL</span>
<span class="cp">#define TCTRL1_AUTORFR_CYCLE_SHIFT    49</span>
<span class="cp">#define TCTRL1_RD_WAIT		0x0001f00000000000UL</span>
<span class="cp">#define TCTRL1_RD_WAIT_SHIFT	      44</span>
<span class="cp">#define TCTRL1_PC_CYCLE		0x00000fc000000000UL</span>
<span class="cp">#define TCTRL1_PC_CYCLE_SHIFT	      38</span>
<span class="cp">#define TCTRL1_WR_MORE_RAS_PW	0x0000003f00000000UL</span>
<span class="cp">#define TCTRL1_WR_MORE_RAS_PW_SHIFT   32</span>
<span class="cp">#define TCTRL1_RD_MORE_RAW_PW	0x00000000fc000000UL</span>
<span class="cp">#define TCTRL1_RD_MORE_RAS_PW_SHIFT   26</span>
<span class="cp">#define TCTRL1_ACT_WR_DLY	0x0000000003f00000UL</span>
<span class="cp">#define TCTRL1_ACT_WR_DLY_SHIFT	      20</span>
<span class="cp">#define TCTRL1_ACT_RD_DLY	0x00000000000fc000UL</span>
<span class="cp">#define TCTRL1_ACT_RD_DLY_SHIFT	      14</span>
<span class="cp">#define TCTRL1_BANK_PRESENT	0x0000000000003000UL</span>
<span class="cp">#define TCTRL1_BANK_PRESENT_SHIFT     12</span>
<span class="cp">#define TCTRL1_RFR_INT		0x0000000000000ff8UL</span>
<span class="cp">#define TCTRL1_RFR_INT_SHIFT	      3</span>
<span class="cp">#define TCTRL1_SET_MODE_REG	0x0000000000000004UL</span>
<span class="cp">#define TCTRL1_SET_MODE_REG_SHIFT     2</span>
<span class="cp">#define TCTRL1_RFR_ENABLE	0x0000000000000002UL</span>
<span class="cp">#define TCTRL1_RFR_ENABLE_SHIFT	      1</span>
<span class="cp">#define TCTRL1_PRECHG_ALL	0x0000000000000001UL</span>
<span class="cp">#define TCTRL1_PRECHG_ALL_SHIFT	      0</span>

<span class="cm">/* Memory Timing Control II */</span>
<span class="cp">#define TCTRL2_WR_MSEL_DLY	0xfc00000000000000UL</span>
<span class="cp">#define TCTRL2_WR_MSEL_DLY_SHIFT      58</span>
<span class="cp">#define TCTRL2_RD_MSEL_DLY	0x03f0000000000000UL</span>
<span class="cp">#define TCTRL2_RD_MSEL_DLY_SHIFT      52</span>
<span class="cp">#define TCTRL2_WRDATA_THLD	0x000c000000000000UL</span>
<span class="cp">#define TCTRL2_WRDATA_THLD_SHIFT      50</span>
<span class="cp">#define TCTRL2_RDWR_RD_TI_DLY	0x0003f00000000000UL</span>
<span class="cp">#define TCTRL2_RDWR_RD_TI_DLY_SHIFT   44</span>
<span class="cp">#define TCTRL2_AUTOPRECHG_ENBL	0x0000080000000000UL</span>
<span class="cp">#define TCTRL2_AUTOPRECHG_ENBL_SHIFT  43</span>
<span class="cp">#define TCTRL2_RDWR_PI_MORE_DLY	0x000007c000000000UL</span>
<span class="cp">#define TCTRL2_RDWR_PI_MORE_DLY_SHIFT 38</span>
<span class="cp">#define TCTRL2_RDWR_1_DLY	0x0000003f00000000UL</span>
<span class="cp">#define TCTRL2_RDWR_1_DLY_SHIFT       32</span>
<span class="cp">#define TCTRL2_WRWR_PI_MORE_DLY	0x00000000f8000000UL</span>
<span class="cp">#define TCTRL2_WRWR_PI_MORE_DLY_SHIFT 27</span>
<span class="cp">#define TCTRL2_WRWR_1_DLY	0x0000000007e00000UL</span>
<span class="cp">#define TCTRL2_WRWR_1_DLY_SHIFT       21</span>
<span class="cp">#define TCTRL2_RDWR_RD_PI_MORE_DLY 0x00000000001f0000UL</span>
<span class="cp">#define TCTRL2_RDWR_RD_PI_MORE_DLY_SHIFT 16</span>
<span class="cp">#define TCTRL2_R		0x0000000000008000UL</span>
<span class="cp">#define TCTRL2_R_SHIFT		      15</span>
<span class="cp">#define TCTRL2_SDRAM_MODE_REG_DATA 0x0000000000007fffUL</span>
<span class="cp">#define TCTRL2_SDRAM_MODE_REG_DATA_SHIFT 0</span>

<span class="cm">/* Memory Timing Control III */</span>
<span class="cp">#define TCTRL3_SDRAM_CTL_DLY	0xf000000000000000UL</span>
<span class="cp">#define TCTRL3_SDRAM_CTL_DLY_SHIFT    60</span>
<span class="cp">#define TCTRL3_SDRAM_CLK_DLY	0x0e00000000000000UL</span>
<span class="cp">#define TCTRL3_SDRAM_CLK_DLY_SHIFT    57</span>
<span class="cp">#define TCTRL3_R		0x0100000000000000UL</span>
<span class="cp">#define TCTRL3_R_SHIFT		      56</span>
<span class="cp">#define TCTRL3_AUTO_RFR_CYCLE	0x00fe000000000000UL</span>
<span class="cp">#define TCTRL3_AUTO_RFR_CYCLE_SHIFT   49</span>
<span class="cp">#define TCTRL3_RD_WAIT		0x0001f00000000000UL</span>
<span class="cp">#define TCTRL3_RD_WAIT_SHIFT	      44</span>
<span class="cp">#define TCTRL3_PC_CYCLE		0x00000fc000000000UL</span>
<span class="cp">#define TCTRL3_PC_CYCLE_SHIFT	      38</span>
<span class="cp">#define TCTRL3_WR_MORE_RAW_PW	0x0000003f00000000UL</span>
<span class="cp">#define TCTRL3_WR_MORE_RAW_PW_SHIFT   32</span>
<span class="cp">#define TCTRL3_RD_MORE_RAW_PW	0x00000000fc000000UL</span>
<span class="cp">#define TCTRL3_RD_MORE_RAW_PW_SHIFT   26</span>
<span class="cp">#define TCTRL3_ACT_WR_DLY	0x0000000003f00000UL</span>
<span class="cp">#define TCTRL3_ACT_WR_DLY_SHIFT       20</span>
<span class="cp">#define TCTRL3_ACT_RD_DLY	0x00000000000fc000UL</span>
<span class="cp">#define TCTRL3_ACT_RD_DLY_SHIFT       14</span>
<span class="cp">#define TCTRL3_BANK_PRESENT	0x0000000000003000UL</span>
<span class="cp">#define TCTRL3_BANK_PRESENT_SHIFT     12</span>
<span class="cp">#define TCTRL3_RFR_INT		0x0000000000000ff8UL</span>
<span class="cp">#define TCTRL3_RFR_INT_SHIFT	      3</span>
<span class="cp">#define TCTRL3_SET_MODE_REG	0x0000000000000004UL</span>
<span class="cp">#define TCTRL3_SET_MODE_REG_SHIFT     2</span>
<span class="cp">#define TCTRL3_RFR_ENABLE	0x0000000000000002UL</span>
<span class="cp">#define TCTRL3_RFR_ENABLE_SHIFT       1</span>
<span class="cp">#define TCTRL3_PRECHG_ALL	0x0000000000000001UL</span>
<span class="cp">#define TCTRL3_PRECHG_ALL_SHIFT	      0</span>

<span class="cm">/* Memory Timing Control IV */</span>
<span class="cp">#define TCTRL4_WR_MSEL_DLY	0xfc00000000000000UL</span>
<span class="cp">#define TCTRL4_WR_MSEL_DLY_SHIFT      58</span>
<span class="cp">#define TCTRL4_RD_MSEL_DLY	0x03f0000000000000UL</span>
<span class="cp">#define TCTRL4_RD_MSEL_DLY_SHIFT      52</span>
<span class="cp">#define TCTRL4_WRDATA_THLD	0x000c000000000000UL</span>
<span class="cp">#define TCTRL4_WRDATA_THLD_SHIFT      50</span>
<span class="cp">#define TCTRL4_RDWR_RD_RI_DLY	0x0003f00000000000UL</span>
<span class="cp">#define TCTRL4_RDWR_RD_RI_DLY_SHIFT   44</span>
<span class="cp">#define TCTRL4_AUTO_PRECHG_ENBL	0x0000080000000000UL</span>
<span class="cp">#define TCTRL4_AUTO_PRECHG_ENBL_SHIFT 43</span>
<span class="cp">#define TCTRL4_RD_WR_PI_MORE_DLY 0x000007c000000000UL</span>
<span class="cp">#define TCTRL4_RD_WR_PI_MORE_DLY_SHIFT 38</span>
<span class="cp">#define TCTRL4_RD_WR_TI_DLY	0x0000003f00000000UL</span>
<span class="cp">#define TCTRL4_RD_WR_TI_DLY_SHIFT     32</span>
<span class="cp">#define TCTRL4_WR_WR_PI_MORE_DLY 0x00000000f8000000UL</span>
<span class="cp">#define TCTRL4_WR_WR_PI_MORE_DLY_SHIFT 27</span>
<span class="cp">#define TCTRL4_WR_WR_TI_DLY	0x0000000007e00000UL</span>
<span class="cp">#define TCTRL4_WR_WR_TI_DLY_SHIFT     21</span>
<span class="cp">#define TCTRL4_RDWR_RD_PI_MORE_DLY 0x00000000001f000UL0</span>
<span class="cp">#define TCTRL4_RDWR_RD_PI_MORE_DLY_SHIFT 16</span>
<span class="cp">#define TCTRL4_R		0x0000000000008000UL</span>
<span class="cp">#define TCTRL4_R_SHIFT		      15</span>
<span class="cp">#define TCTRL4_SDRAM_MODE_REG_DATA 0x0000000000007fffUL</span>
<span class="cp">#define TCTRL4_SDRAM_MODE_REG_DATA_SHIFT 0</span>

<span class="cm">/* All 4 memory address decoding registers have the</span>
<span class="cm"> * same layout.</span>
<span class="cm"> */</span>
<span class="cp">#define MEM_DECODE_VALID	0x8000000000000000UL </span><span class="cm">/* Valid */</span><span class="cp"></span>
<span class="cp">#define MEM_DECODE_VALID_SHIFT	      63</span>
<span class="cp">#define MEM_DECODE_UK		0x001ffe0000000000UL </span><span class="cm">/* Upper mask */</span><span class="cp"></span>
<span class="cp">#define MEM_DECODE_UK_SHIFT	      41</span>
<span class="cp">#define MEM_DECODE_UM		0x0000001ffff00000UL </span><span class="cm">/* Upper match */</span><span class="cp"></span>
<span class="cp">#define MEM_DECODE_UM_SHIFT	      20</span>
<span class="cp">#define MEM_DECODE_LK		0x000000000003c000UL </span><span class="cm">/* Lower mask */</span><span class="cp"></span>
<span class="cp">#define MEM_DECODE_LK_SHIFT	      14</span>
<span class="cp">#define MEM_DECODE_LM		0x0000000000000f00UL </span><span class="cm">/* Lower match */</span><span class="cp"></span>
<span class="cp">#define MEM_DECODE_LM_SHIFT           8</span>

<span class="cp">#define PA_UPPER_BITS		0x000007fffc000000UL</span>
<span class="cp">#define PA_UPPER_BITS_SHIFT	26</span>
<span class="cp">#define PA_LOWER_BITS		0x00000000000003c0UL</span>
<span class="cp">#define PA_LOWER_BITS_SHIFT	6</span>

<span class="cp">#define MACTRL_R0		         0x8000000000000000UL</span>
<span class="cp">#define MACTRL_R0_SHIFT		         63</span>
<span class="cp">#define MACTRL_ADDR_LE_PW                0x7000000000000000UL</span>
<span class="cp">#define MACTRL_ADDR_LE_PW_SHIFT		 60</span>
<span class="cp">#define MACTRL_CMD_PW                    0x0f00000000000000UL</span>
<span class="cp">#define MACTRL_CMD_PW_SHIFT		 56</span>
<span class="cp">#define MACTRL_HALF_MODE_WR_MSEL_DLY     0x00fc000000000000UL</span>
<span class="cp">#define MACTRL_HALF_MODE_WR_MSEL_DLY_SHIFT 50</span>
<span class="cp">#define MACTRL_HALF_MODE_RD_MSEL_DLY     0x0003f00000000000UL</span>
<span class="cp">#define MACTRL_HALF_MODE_RD_MSEL_DLY_SHIFT 44</span>
<span class="cp">#define MACTRL_HALF_MODE_SDRAM_CTL_DLY   0x00000f0000000000UL</span>
<span class="cp">#define MACTRL_HALF_MODE_SDRAM_CTL_DLY_SHIFT 40</span>
<span class="cp">#define MACTRL_HALF_MODE_SDRAM_CLK_DLY   0x000000e000000000UL</span>
<span class="cp">#define MACTRL_HALF_MODE_SDRAM_CLK_DLY_SHIFT 37</span>
<span class="cp">#define MACTRL_R1                        0x0000001000000000UL</span>
<span class="cp">#define MACTRL_R1_SHIFT                      36</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B3 0x0000000f00000000UL</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B3_SHIFT 32</span>
<span class="cp">#define MACTRL_ENC_INTLV_B3              0x00000000f8000000UL</span>
<span class="cp">#define MACTRL_ENC_INTLV_B3_SHIFT              27</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B2 0x0000000007800000UL</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B2_SHIFT 23</span>
<span class="cp">#define MACTRL_ENC_INTLV_B2              0x00000000007c0000UL</span>
<span class="cp">#define MACTRL_ENC_INTLV_B2_SHIFT              18</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B1 0x000000000003c000UL</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B1_SHIFT 14</span>
<span class="cp">#define MACTRL_ENC_INTLV_B1              0x0000000000003e00UL</span>
<span class="cp">#define MACTRL_ENC_INTLV_B1_SHIFT               9</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B0 0x00000000000001e0UL</span>
<span class="cp">#define MACTRL_BANKSEL_N_ROWADDR_SIZE_B0_SHIFT  5</span>
<span class="cp">#define MACTRL_ENC_INTLV_B0              0x000000000000001fUL</span>
<span class="cp">#define MACTRL_ENC_INTLV_B0_SHIFT               0</span>

<span class="cp">#endif </span><span class="cm">/* _SPARC64_CHMCTRL_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
