CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3,VAR_0
EINVAL,VAR_1
ENOMEM,VAR_2
GFP_KERNEL,VAR_3
PHM_PlatformCaps_EVV,VAR_4
PP_TABLE_V0,VAR_5
PP_TABLE_V1,VAR_6
SMU7_MAX_HARDWARE_POWERLEVELS,VAR_7
kzalloc,FUNC_0
phm_cap_enabled,FUNC_1
phm_initializa_dynamic_state_adjustment_rule_settings,FUNC_2
pr_info,FUNC_3
smu7_complete_dependency_tables,FUNC_4
smu7_get_elb_voltages,FUNC_5
smu7_get_evv_voltages,FUNC_6
smu7_hwmgr_backend_fini,FUNC_7
smu7_init_dpm_defaults,FUNC_8
smu7_patch_dependency_tables_with_leakage,FUNC_9
smu7_patch_voltage_workaround,FUNC_10
smu7_set_private_data_based_on_pptable_v0,FUNC_11
smu7_set_private_data_based_on_pptable_v1,FUNC_12
smu7_thermal_parameter_init,FUNC_13
smu7_hwmgr_backend_init,FUNC_14
hwmgr,VAR_8
data,VAR_9
result,VAR_10
adev,VAR_11
