// SPDX-License-Identifier: BSD-3-Clause
// Copyright (c) 2025-2025, The OpenROAD Authors

#include "SizeDownMove.hh"

#include <algorithm>
#include <cmath>
#include <string>
#include <tuple>
#include <utility>
#include <vector>

#include "BaseMove.hh"
#include "sta/ArcDelayCalc.hh"
#include "sta/DcalcAnalysisPt.hh"
#include "sta/Delay.hh"
#include "sta/DelayFloat.hh"
#include "sta/Graph.hh"
#include "sta/GraphDelayCalc.hh"
#include "sta/Liberty.hh"
#include "sta/MinMax.hh"
#include "sta/NetworkClass.hh"
#include "sta/Path.hh"
#include "sta/PathExpanded.hh"
#include "sta/Vector.hh"
#include "utl/Logger.h"

namespace rsz {

using std::pair;
using std::string;
using std::vector;

using utl::RSZ;

using sta::ArcDelay;
using sta::DcalcAnalysisPt;
using sta::Edge;
using sta::Instance;
using sta::InstancePinIterator;
using sta::LibertyCell;
using sta::LibertyPort;
using sta::LoadPinIndexMap;
using sta::NetConnectedPinIterator;
using sta::Path;
using sta::PathExpanded;
using sta::Pin;
using sta::Slack;
using sta::Slew;
using sta::Vertex;
using sta::VertexOutEdgeIterator;

bool SizeDownMove::doMove(const Path* drvr_path,
                          int drvr_index,
                          Slack drvr_slack,
                          PathExpanded* expanded,
                          float setup_slack_margin)
{
  Pin* drvr_pin = drvr_path->pin(this);
  LibertyPort* drvr_port = network_->libertyPort(drvr_pin);
  Vertex* drvr_vertex = drvr_path->vertex(sta_);
  const Path* load_path = expanded->path(drvr_index + 1);
  Vertex* load_vertex = load_path->vertex(sta_);
  Pin* load_pin = load_vertex->pin();

  // Skip nets with large fanout because we will need to buffer them.
  const int fanout = this->fanout(drvr_vertex);
  if (fanout >= size_down_max_fanout_) {
    return false;
  }

  // Divide and conquer.
  debugPrint(logger_,
             RSZ,
             "size_down",
             2,
             "sizing down for crit fanout {} -> {}",
             network_->pathName(drvr_pin),
             network_->pathName(load_pin));

  const DcalcAnalysisPt* dcalc_ap = drvr_path->dcalcAnalysisPt(sta_);

  // Sort fanouts of the drvr by slack
  vector<pair<Vertex*, Slack>> fanout_slacks;
  VertexOutEdgeIterator edge_iter(drvr_vertex, graph_);
  while (edge_iter.hasNext()) {
    Edge* edge = edge_iter.next();
    // Watch out for problematic asap7 output->output timing arcs.
    if (edge->isWire()) {
      Vertex* fanout_vertex = edge->to(graph_);
      const Slack fanout_slack
          = sta_->vertexSlack(fanout_vertex, resizer_->max_);
      Pin* fanout_pin = fanout_vertex->pin();
      Instance* fanout_inst = network_->instance(fanout_pin);
      // If we already have a move on the fanout gate, don't try to size down
      // again
      if (!hasMoves(fanout_inst)) {
        fanout_slacks.emplace_back(fanout_vertex, fanout_slack);
      }
    }
  }

  // Sort fanouts by slack margin, so we can try the most margin first.
  sort(fanout_slacks.begin(),
       fanout_slacks.end(),
       [=](const pair<Vertex*, Slack>& pair1,
           const pair<Vertex*, Slack>& pair2) {
         return (pair1.second > pair2.second
                 || (pair1.second == pair2.second
                     && network_->pathNameLess(pair1.first->pin(),
                                               pair2.first->pin())));
       });

  for (auto& fanout_slack : fanout_slacks) {
    debugPrint(logger_,
               RSZ,
               "size_down",
               2,
               " fanout {} slack: {} drvr slack: {}",
               network_->pathName(fanout_slack.first->pin()),
               delayAsString(fanout_slack.second, sta_, 3),
               delayAsString(drvr_slack, sta_, 3))
  }

  bool accept_move = false;

  for (auto& fanout_slack : fanout_slacks) {
    Vertex* load_vertex = fanout_slack.first;

    Pin* load_pin = load_vertex->pin();
    LibertyPort* load_port = network_->libertyPort(load_pin);
    // Skip primary outputs
    if (!load_port) {
      continue;
    }
    LibertyCell* load_cell = load_port->libertyCell();
    Instance* load_inst = network_->instance(load_pin);

    if (resizer_->dontTouch(load_inst)
        || !resizer_->isLogicStdCell(load_inst)) {
      continue;
    }

    LibertyCell* new_cell = downSizeGate(
        drvr_port, load_port, load_pin, dcalc_ap, fanout_slack.second);
    if (new_cell && replaceCell(load_inst, new_cell)) {
      debugPrint(logger_,
                 RSZ,
                 "opt_moves",
                 1,
                 "ACCEPT size_down {} -> {} ({} -> {}) slack={}",
                 network_->pathName(drvr_pin),
                 network_->pathName(load_pin),
                 load_cell->name(),
                 new_cell->name(),
                 delayAsString(fanout_slack.second, sta_, 3));
      debugPrint(logger_,
                 RSZ,
                 "repair_setup",
                 3,
                 "size_down {} -> {} ({} -> {}) slack={}",
                 network_->pathName(drvr_pin),
                 network_->pathName(load_pin),
                 load_cell->name(),
                 new_cell->name(),
                 delayAsString(fanout_slack.second, sta_, 3));

      addMove(load_inst);
      accept_move = true;
    } else {
      debugPrint(logger_,
                 RSZ,
                 "opt_moves",
                 3,
                 "REJECT size_down {} -> {} ({} -> {}) slack={}",
                 network_->pathName(drvr_pin),
                 network_->pathName(load_pin),
                 load_cell->name(),
                 new_cell ? new_cell->name() : "none",
                 delayAsString(fanout_slack.second, sta_, 3));
    }
  }

  return accept_move;
}

// This will downsize the gate to the smallest input capacitance that that
// satisfies the given slack margin.
LibertyCell* SizeDownMove::downSizeGate(const LibertyPort* drvr_port,
                                        const LibertyPort* load_port,
                                        const Pin* load_pin,
                                        const DcalcAnalysisPt* dcalc_ap,
                                        float slack_margin)
{
  const int lib_ap = dcalc_ap->libertyIndex();
  LibertyCell* load_cell = load_port->libertyCell();
  const char* load_port_name = load_port->name();

  LibertyCellSeq swappable_cells = BaseMove::getSwappableCells(load_cell);
  LibertyCell* best_cell = nullptr;

  if (swappable_cells.size() > 1) {
    // Sort from the smallest input capacitance to the smallest
    // breaking tie by the intrinsic delay
    sort(&swappable_cells,
         [=](const LibertyCell* cell1, const LibertyCell* cell2) {
           LibertyPort* port1
               = cell1->findLibertyPort(load_port_name)->cornerPort(lib_ap);
           const LibertyPort* port2
               = cell2->findLibertyPort(load_port_name)->cornerPort(lib_ap);

           const float cap1 = port1->capacitance();
           const float cap2 = port2->capacitance();

           const ArcDelay intrinsic1 = getWorstIntrinsicDelay(port1);
           const ArcDelay intrinsic2 = getWorstIntrinsicDelay(port2);
           return (std::tie(cap1, intrinsic2) < std::tie(cap2, intrinsic1));
         });
  }

  if (logger_->debugCheck(RSZ, "size_down", 3)) {
    string swappable_names;
    for (LibertyCell* swappable : swappable_cells) {
      if (swappable == load_cell) {
        swappable_names += "*";
      }
      swappable_names += swappable->name();
      if (swappable == load_cell) {
        swappable_names += "*";
      }
      swappable_names += " ";
    }
    debugPrint(logger_,
               RSZ,
               "size_down",
               3,
               "size_down fanout {} swaps={}",
               network_->pathName(load_pin),
               swappable_names.c_str());
  }

  const float load_input_cap = load_port->cornerPort(lib_ap)->capacitance();

  // Get fanouts based on Liberty since STA arcs are not present in DFFs
  // Could have more than one fanout (e.g. Q and QN of a flop)
  const Instance* fanout_inst = network_->instance(load_pin);
  auto output_pins = getOutputPins(fanout_inst);

  vector<float> output_caps;
  vector<float> output_slew_factors;
  vector<float> output_delays;
  vector<const char*> output_port_names;

  for (const auto& output_pin : output_pins) {
    LibertyPort* output_port = network_->libertyPort(output_pin);
    const char* output_port_name = output_port->name();
    output_port_names.push_back(output_port_name);
    Vertex* output_vertex = graph_->pinLoadVertex(output_pin);

    // Find output capacitance
    const float output_load_cap
        = graph_delay_calc_->loadCap(output_pin, dcalc_ap);
    output_caps.push_back(output_load_cap);

    // Find output slew and slew factor
    const Slew output_slew = sta_->vertexSlew(output_vertex, resizer_->max_);
    float output_res = output_port->driveResistance();
    float elmore_slew_factor = 0.0;
    // Can have gates without fanout (e.g. QN of flop) which have no load
    if (output_res > 0.0 and output_load_cap > 0.0) {
      elmore_slew_factor = output_slew / (output_res * output_load_cap);
    }
    output_slew_factors.push_back(elmore_slew_factor);

    // Compute the baseline delay of the existing fanout cell outputs
    const float load_delay
        = resizer_->gateDelay(output_port, output_load_cap, dcalc_ap);
    output_delays.push_back(load_delay);

    debugPrint(logger_,
               RSZ,
               "size_down",
               4,
               " current {}->{} gate={} delay={} cap={} slew={} slack={}",
               network_->pathName(load_pin),
               network_->pathName(output_pin),
               load_cell->name(),
               delayAsString(load_delay, sta_, 3),
               output_load_cap,
               delayAsString(output_slew, sta_, 3),
               delayAsString(slack_margin, sta_, 3));
  }

  best_cell = load_cell;
  float best_cap = load_input_cap;
  float best_area = load_cell->area();
  for (LibertyCell* swappable : swappable_cells) {
    if (swappable == load_cell) {
      continue;
    }
    debugPrint(logger_,
               RSZ,
               "size_down",
               4,
               " considering swap {} {} -> {}",
               network_->pathName(load_pin),
               load_cell->name(),
               swappable->name());
    LibertyPort* new_load_port = swappable->findLibertyPort(load_port_name);
    float new_input_cap = new_load_port->cornerPort(lib_ap)->capacitance();
    float new_area = swappable->area();

    // Input cap and area improvement checking
    // Note: we check area because we don't want a bigger cell with smaller
    // cap.
    if (new_input_cap > best_cap || new_area > best_area) {
      debugPrint(logger_,
                 RSZ,
                 "size_down",
                 4,
                 "  skip based on cap/area {} gate={} cap={}>{} area={}>{}",
                 network_->pathName(load_pin),
                 swappable->name(),
                 new_input_cap,
                 best_cap,
                 new_area,
                 best_area);
      continue;
    }

    // Max capacitance and slew checking
    bool skip_cell = false;
    for (int i = 0; i < output_pins.size(); i++) {
      LibertyPort* output_port
          = swappable->findLibertyPort(output_port_names[i]);

      // FIXME: Only applies to current corner
      if (checkMaxCapViolation(output_pins[i], output_port, output_caps[i])) {
        skip_cell = true;
        break;
      }

      if (checkMaxSlewViolation(output_pins[i],
                                output_port,
                                output_slew_factors[i],
                                output_caps[i],
                                dcalc_ap)) {
        skip_cell = true;
        break;
      }
    }

    // This is here because delay computation gets more expensive to compute.
    if (skip_cell) {
      continue;
    }

    // Compute actual slack margin once before the loop
    float actual_slack_margin = slack_margin;
    Instance* load_inst = network_->instance(load_pin);
    if (load_cell->hasSequentials()) {
      // Sequential elements: use worst output slack
      actual_slack_margin = getWorstOutputSlack(load_inst);
      debugPrint(
          logger_,
          RSZ,
          "size_down",
          4,
          " Sequential element: using worst output slack: {} (pin slack: {})",
          delayAsString(actual_slack_margin, sta_, 3),
          delayAsString(slack_margin, sta_, 3));
    } else {
      // For combinational gates, consider worst slack of all input pins
      Slack worst_input_slack = getWorstInputSlack(load_inst);
      actual_slack_margin = std::min(slack_margin, worst_input_slack);
      debugPrint(logger_,
                 RSZ,
                 "size_down",
                 4,
                 " Combinational gate: using worst input slack: {} (pin slack: "
                 "{}, worst input: {})",
                 delayAsString(actual_slack_margin, sta_, 3),
                 delayAsString(slack_margin, sta_, 3),
                 delayAsString(worst_input_slack, sta_, 3));
    }

    float drvr_res = drvr_port->driveResistance();
    float drvr_delta_delay = -drvr_res * (load_input_cap - new_input_cap);
    float worst_delay_change = -sta::INF;

    // Check delay change for each output pin
    for (int output_index = 0; output_index < output_pins.size();
         output_index++) {
      LibertyPort* output_port
          = swappable->findLibertyPort(output_port_names[output_index]);
      float new_load_delay = resizer_->gateDelay(
          output_port, output_caps[output_index], dcalc_ap);
      float delay_change = 0.0;

      if (load_cell->hasSequentials()) {
        // Sequential elements: output timing determined by clock, not inputs
        // so we don't consider the driver delay change
        delay_change = new_load_delay - output_delays[output_index];
      } else {
        // Combinational gates: include driver delay change
        delay_change
            = new_load_delay + drvr_delta_delay - output_delays[output_index];
      }

      // Track worst delay change across all outputs
      worst_delay_change = std::max(worst_delay_change, delay_change);
    }

    // Use first output for debug display (representative)
    LibertyPort* first_output_port
        = swappable->findLibertyPort(output_port_names[0]);
    float first_new_load_delay
        = resizer_->gateDelay(first_output_port, output_caps[0], dcalc_ap);

    debugPrint(logger_,
               RSZ,
               "size_down",
               4,
               " new delay {}->{} gate={} drvr_delta {} + new_delay {} - "
               "old_delay {} < "
               "slack {} ({} < {})",
               network_->pathName(load_pin),
               network_->pathName(output_pins[0]),
               swappable->name(),
               delayAsString(drvr_delta_delay, sta_, 3),
               delayAsString(first_new_load_delay, sta_, 3),
               delayAsString(output_delays[0], sta_, 3),
               delayAsString(actual_slack_margin, sta_, 3),
               delayAsString(worst_delay_change, sta_, 3),
               delayAsString(actual_slack_margin, sta_, 3));

    // First case is positive slack and delay change doesn't get worse than
    // that slack. Second case is negative slack and delay is improved, but
    // doesn't necessarily fix the slack violation entirely.
    if ((actual_slack_margin > 0 && worst_delay_change > actual_slack_margin)
        || (actual_slack_margin < 0 && worst_delay_change > 0)) {
      debugPrint(logger_,
                 RSZ,
                 "size_down",
                 4,
                 " skip based on delay {}->{} gate={} drvr_delta {} + "
                 "new_delay {} - "
                 "old_delay {} < "
                 "slack {} ({} < {})",
                 network_->pathName(load_pin),
                 network_->pathName(output_pins[0]),
                 swappable->name(),
                 delayAsString(drvr_delta_delay, sta_, 3),
                 delayAsString(first_new_load_delay, sta_, 3),
                 delayAsString(output_delays[0], sta_, 3),
                 delayAsString(actual_slack_margin, sta_, 3),
                 delayAsString(worst_delay_change, sta_, 3),
                 delayAsString(actual_slack_margin, sta_, 3));
      continue;
    }

    // This cell passed all checks - update best candidate
    best_cell = swappable;
    best_cap = new_input_cap;
    best_area = new_area;
    debugPrint(logger_,
               RSZ,
               "size_down",
               3,
               " new best size down {} -> {} ({} -> {})",
               network_->pathName(load_pin),
               network_->pathName(output_pins[0]),
               load_cell->name(),
               swappable->name());
  }

  if (best_cell != load_cell) {
    return best_cell;
  }
  return nullptr;
}

}  // namespace rsz
