Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov 28 00:06:17 2019
| Host         : fpc running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file chksum_timing_summary_routed.rpt -pb chksum_timing_summary_routed.pb -rpx chksum_timing_summary_routed.rpx -warn_on_violation
| Design       : chksum
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.109        0.000                      0                  282        0.195        0.000                      0                  282        3.500        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.109        0.000                      0                  282        0.195        0.000                      0                  282        3.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.964ns (50.254%)  route 1.944ns (49.746%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 12.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.976     8.643    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y64        LUT3 (Prop_lut3_I1_O)        0.373     9.016 r  ChksumOut[14]_i_1/O
                         net (fo=1, routed)           0.000     9.016    p_0_in[14]
    SLICE_X112Y64        FDRE                                         r  ChksumOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.681    12.582    Clk_IBUF_BUFG
    SLICE_X112Y64        FDRE                                         r  ChksumOut_reg[14]/C
                         clock pessimism              0.497    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X112Y64        FDRE (Setup_fdre_C_D)        0.081    13.124    ChksumOut_reg[14]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.992ns (50.608%)  route 1.944ns (49.392%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 12.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.976     8.643    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y64        LUT3 (Prop_lut3_I1_O)        0.401     9.044 r  ChksumOut[15]_i_1/O
                         net (fo=1, routed)           0.000     9.044    p_0_in[15]
    SLICE_X112Y64        FDRE                                         r  ChksumOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.681    12.582    Clk_IBUF_BUFG
    SLICE_X112Y64        FDRE                                         r  ChksumOut_reg[15]/C
                         clock pessimism              0.497    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X112Y64        FDRE (Setup_fdre_C_D)        0.118    13.161    ChksumOut_reg[15]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.964ns (50.887%)  route 1.896ns (49.113%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 12.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.928     8.594    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y62        LUT3 (Prop_lut3_I1_O)        0.373     8.967 r  ChksumOut[0]_i_1/O
                         net (fo=1, routed)           0.000     8.967    p_0_in[0]
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.682    12.583    Clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[0]/C
                         clock pessimism              0.497    13.080    
                         clock uncertainty           -0.035    13.044    
    SLICE_X112Y62        FDRE (Setup_fdre_C_D)        0.077    13.121    ChksumOut_reg[0]
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.964ns (50.931%)  route 1.892ns (49.069%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 12.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.924     8.591    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.373     8.964 r  ChksumOut[10]_i_1/O
                         net (fo=1, routed)           0.000     8.964    p_0_in[10]
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.681    12.582    Clk_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[10]/C
                         clock pessimism              0.497    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X112Y63        FDRE (Setup_fdre_C_D)        0.077    13.120    ChksumOut_reg[10]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 1.964ns (50.926%)  route 1.893ns (49.074%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 12.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.925     8.591    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y62        LUT3 (Prop_lut3_I1_O)        0.373     8.964 r  ChksumOut[2]_i_1/O
                         net (fo=1, routed)           0.000     8.964    p_0_in[2]
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.682    12.583    Clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[2]/C
                         clock pessimism              0.497    13.080    
                         clock uncertainty           -0.035    13.044    
    SLICE_X112Y62        FDRE (Setup_fdre_C_D)        0.081    13.125    ChksumOut_reg[2]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.964ns (50.971%)  route 1.889ns (49.029%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 12.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.921     8.588    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.373     8.961 r  ChksumOut[8]_i_1/O
                         net (fo=1, routed)           0.000     8.961    p_0_in[8]
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.681    12.582    Clk_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[8]/C
                         clock pessimism              0.497    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X112Y63        FDRE (Setup_fdre_C_D)        0.081    13.124    ChksumOut_reg[8]
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.990ns (51.215%)  route 1.896ns (48.785%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 12.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.928     8.594    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y62        LUT3 (Prop_lut3_I1_O)        0.399     8.993 r  ChksumOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.993    p_0_in[1]
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.682    12.583    Clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[1]/C
                         clock pessimism              0.497    13.080    
                         clock uncertainty           -0.035    13.044    
    SLICE_X112Y62        FDRE (Setup_fdre_C_D)        0.118    13.162    ChksumOut_reg[1]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.171ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 1.990ns (51.260%)  route 1.892ns (48.740%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 12.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.924     8.591    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.399     8.990 r  ChksumOut[11]_i_1/O
                         net (fo=1, routed)           0.000     8.990    p_0_in[11]
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.681    12.582    Clk_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[11]/C
                         clock pessimism              0.497    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X112Y63        FDRE (Setup_fdre_C_D)        0.118    13.161    ChksumOut_reg[11]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  4.171    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.990ns (51.255%)  route 1.893ns (48.745%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 12.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.925     8.591    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y62        LUT3 (Prop_lut3_I1_O)        0.399     8.990 r  ChksumOut[3]_i_1/O
                         net (fo=1, routed)           0.000     8.990    p_0_in[3]
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.682    12.583    Clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  ChksumOut_reg[3]/C
                         clock pessimism              0.497    13.080    
                         clock uncertainty           -0.035    13.044    
    SLICE_X112Y62        FDRE (Setup_fdre_C_D)        0.118    13.162    ChksumOut_reg[3]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 s3_chksum_Partial_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ChksumOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.990ns (51.299%)  route 1.889ns (48.701%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 12.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.864     5.108    Clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  s3_chksum_Partial_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y58        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  s3_chksum_Partial_reg[2]/Q
                         net (fo=4, routed)           0.968     6.531    s3_chksum_Partial_reg_n_0_[2]
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.124     6.655 r  ChksumOut[3]_i_4/O
                         net (fo=1, routed)           0.000     6.655    ChksumOut[3]_i_4_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.053 r  ChksumOut_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.053    ChksumOut_reg[3]_i_2_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  ChksumOut_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.167    ChksumOut_reg[7]_i_2_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  ChksumOut_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.281    ChksumOut_reg[11]_i_2_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  ChksumOut_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    ChksumOut_reg[15]_i_2_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.666 r  ChksumOut_reg[15]_i_3/CO[0]
                         net (fo=16, routed)          0.921     8.588    ChksumOut_reg[15]_i_3_n_3
    SLICE_X112Y63        LUT3 (Prop_lut3_I1_O)        0.399     8.987 r  ChksumOut[9]_i_1/O
                         net (fo=1, routed)           0.000     8.987    p_0_in[9]
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    K19                                               0.000     8.000 r  Clk (IN)
                         net (fo=0)                   0.000     8.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804     8.804 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.810    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.901 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.681    12.582    Clk_IBUF_BUFG
    SLICE_X112Y63        FDRE                                         r  ChksumOut_reg[9]/C
                         clock pessimism              0.497    13.079    
                         clock uncertainty           -0.035    13.043    
    SLICE_X112Y63        FDRE (Setup_fdre_C_D)        0.118    13.161    ChksumOut_reg[9]
  -------------------------------------------------------------------
                         required time                         13.161    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  4.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 pktData4_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1_chksum45_Partial_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.035%)  route 0.092ns (26.965%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.635     1.502    Clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  pktData4_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  pktData4_reg_reg[3]/Q
                         net (fo=2, routed)           0.092     1.735    pktData4_reg[3]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.045     1.780 r  s1_chksum45_Partial[3]_i_2/O
                         net (fo=1, routed)           0.000     1.780    s1_chksum45_Partial[3]_i_2_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.844 r  s1_chksum45_Partial_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    plusOp1_out[3]
    SLICE_X112Y57        FDRE                                         r  s1_chksum45_Partial_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.907     2.022    Clk_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  s1_chksum45_Partial_reg[3]/C
                         clock pessimism             -0.508     1.515    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.134     1.649    s1_chksum45_Partial_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.250ns (72.010%)  route 0.097ns (27.990%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.634     1.501    Clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  s1_chksum23_Partial_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  s1_chksum23_Partial_reg[3]/Q
                         net (fo=1, routed)           0.097     1.739    s1_chksum23_Partial[3]
    SLICE_X108Y58        LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  s2_chksum0123_Partial[3]_i_2/O
                         net (fo=1, routed)           0.000     1.784    s2_chksum0123_Partial[3]_i_2_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.848 r  s2_chksum0123_Partial_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    s2_chksum0123_Partial_reg[3]_i_1_n_4
    SLICE_X108Y58        FDRE                                         r  s2_chksum0123_Partial_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.904     2.019    Clk_IBUF_BUFG
    SLICE_X108Y58        FDRE                                         r  s2_chksum0123_Partial_reg[3]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X108Y58        FDRE (Hold_fdre_C_D)         0.134     1.651    s2_chksum0123_Partial_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.250ns (72.010%)  route 0.097ns (27.990%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.634     1.501    Clk_IBUF_BUFG
    SLICE_X107Y59        FDRE                                         r  s1_chksum23_Partial_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  s1_chksum23_Partial_reg[7]/Q
                         net (fo=1, routed)           0.097     1.739    s1_chksum23_Partial[7]
    SLICE_X108Y59        LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  s2_chksum0123_Partial[7]_i_2/O
                         net (fo=1, routed)           0.000     1.784    s2_chksum0123_Partial[7]_i_2_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.848 r  s2_chksum0123_Partial_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    s2_chksum0123_Partial_reg[7]_i_1_n_4
    SLICE_X108Y59        FDRE                                         r  s2_chksum0123_Partial_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.904     2.019    Clk_IBUF_BUFG
    SLICE_X108Y59        FDRE                                         r  s2_chksum0123_Partial_reg[7]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X108Y59        FDRE (Hold_fdre_C_D)         0.134     1.651    s2_chksum0123_Partial_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.250ns (72.010%)  route 0.097ns (27.990%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.633     1.500    Clk_IBUF_BUFG
    SLICE_X107Y60        FDRE                                         r  s1_chksum23_Partial_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  s1_chksum23_Partial_reg[11]/Q
                         net (fo=1, routed)           0.097     1.738    s1_chksum23_Partial[11]
    SLICE_X108Y60        LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  s2_chksum0123_Partial[11]_i_2/O
                         net (fo=1, routed)           0.000     1.783    s2_chksum0123_Partial[11]_i_2_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.847 r  s2_chksum0123_Partial_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    s2_chksum0123_Partial_reg[11]_i_1_n_4
    SLICE_X108Y60        FDRE                                         r  s2_chksum0123_Partial_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.903     2.018    Clk_IBUF_BUFG
    SLICE_X108Y60        FDRE                                         r  s2_chksum0123_Partial_reg[11]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.134     1.650    s2_chksum0123_Partial_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.250ns (72.010%)  route 0.097ns (27.990%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.633     1.500    Clk_IBUF_BUFG
    SLICE_X107Y61        FDRE                                         r  s1_chksum23_Partial_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  s1_chksum23_Partial_reg[15]/Q
                         net (fo=1, routed)           0.097     1.738    s1_chksum23_Partial[15]
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  s2_chksum0123_Partial[15]_i_2/O
                         net (fo=1, routed)           0.000     1.783    s2_chksum0123_Partial[15]_i_2_n_0
    SLICE_X108Y61        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.847 r  s2_chksum0123_Partial_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    s2_chksum0123_Partial_reg[15]_i_1_n_4
    SLICE_X108Y61        FDRE                                         r  s2_chksum0123_Partial_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.903     2.018    Clk_IBUF_BUFG
    SLICE_X108Y61        FDRE                                         r  s2_chksum0123_Partial_reg[15]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.134     1.650    s2_chksum0123_Partial_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.256ns (71.474%)  route 0.102ns (28.526%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.634     1.501    Clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  s1_chksum23_Partial_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  s1_chksum23_Partial_reg[0]/Q
                         net (fo=1, routed)           0.102     1.744    s1_chksum23_Partial[0]
    SLICE_X108Y58        LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  s2_chksum0123_Partial[3]_i_5/O
                         net (fo=1, routed)           0.000     1.789    s2_chksum0123_Partial[3]_i_5_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.859 r  s2_chksum0123_Partial_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    s2_chksum0123_Partial_reg[3]_i_1_n_7
    SLICE_X108Y58        FDRE                                         r  s2_chksum0123_Partial_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.904     2.019    Clk_IBUF_BUFG
    SLICE_X108Y58        FDRE                                         r  s2_chksum0123_Partial_reg[0]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X108Y58        FDRE (Hold_fdre_C_D)         0.134     1.651    s2_chksum0123_Partial_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.256ns (71.474%)  route 0.102ns (28.526%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.634     1.501    Clk_IBUF_BUFG
    SLICE_X107Y59        FDRE                                         r  s1_chksum23_Partial_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  s1_chksum23_Partial_reg[4]/Q
                         net (fo=1, routed)           0.102     1.744    s1_chksum23_Partial[4]
    SLICE_X108Y59        LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  s2_chksum0123_Partial[7]_i_5/O
                         net (fo=1, routed)           0.000     1.789    s2_chksum0123_Partial[7]_i_5_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.859 r  s2_chksum0123_Partial_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    s2_chksum0123_Partial_reg[7]_i_1_n_7
    SLICE_X108Y59        FDRE                                         r  s2_chksum0123_Partial_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.904     2.019    Clk_IBUF_BUFG
    SLICE_X108Y59        FDRE                                         r  s2_chksum0123_Partial_reg[4]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X108Y59        FDRE (Hold_fdre_C_D)         0.134     1.651    s2_chksum0123_Partial_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.256ns (71.474%)  route 0.102ns (28.526%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.633     1.500    Clk_IBUF_BUFG
    SLICE_X107Y61        FDRE                                         r  s1_chksum23_Partial_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  s1_chksum23_Partial_reg[12]/Q
                         net (fo=1, routed)           0.102     1.743    s1_chksum23_Partial[12]
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  s2_chksum0123_Partial[15]_i_5/O
                         net (fo=1, routed)           0.000     1.788    s2_chksum0123_Partial[15]_i_5_n_0
    SLICE_X108Y61        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.858 r  s2_chksum0123_Partial_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    s2_chksum0123_Partial_reg[15]_i_1_n_7
    SLICE_X108Y61        FDRE                                         r  s2_chksum0123_Partial_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.903     2.018    Clk_IBUF_BUFG
    SLICE_X108Y61        FDRE                                         r  s2_chksum0123_Partial_reg[12]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.134     1.650    s2_chksum0123_Partial_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 s1_chksum23_Partial_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s2_chksum0123_Partial_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.256ns (71.474%)  route 0.102ns (28.526%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.633     1.500    Clk_IBUF_BUFG
    SLICE_X107Y60        FDRE                                         r  s1_chksum23_Partial_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  s1_chksum23_Partial_reg[8]/Q
                         net (fo=1, routed)           0.102     1.743    s1_chksum23_Partial[8]
    SLICE_X108Y60        LUT2 (Prop_lut2_I1_O)        0.045     1.788 r  s2_chksum0123_Partial[11]_i_5/O
                         net (fo=1, routed)           0.000     1.788    s2_chksum0123_Partial[11]_i_5_n_0
    SLICE_X108Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.858 r  s2_chksum0123_Partial_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    s2_chksum0123_Partial_reg[11]_i_1_n_7
    SLICE_X108Y60        FDRE                                         r  s2_chksum0123_Partial_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.903     2.018    Clk_IBUF_BUFG
    SLICE_X108Y60        FDRE                                         r  s2_chksum0123_Partial_reg[8]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.134     1.650    s2_chksum0123_Partial_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pktData4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            s1_chksum45_Partial_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.635     1.502    Clk_IBUF_BUFG
    SLICE_X113Y57        FDRE                                         r  pktData4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  pktData4_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     1.742    pktData4_reg[0]
    SLICE_X112Y57        LUT2 (Prop_lut2_I0_O)        0.045     1.787 r  s1_chksum45_Partial[3]_i_5/O
                         net (fo=1, routed)           0.000     1.787    s1_chksum45_Partial[3]_i_5_n_0
    SLICE_X112Y57        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.857 r  s1_chksum45_Partial_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    plusOp1_out[0]
    SLICE_X112Y57        FDRE                                         r  s1_chksum45_Partial_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  Clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.907     2.022    Clk_IBUF_BUFG
    SLICE_X112Y57        FDRE                                         r  s1_chksum45_Partial_reg[0]/C
                         clock pessimism             -0.508     1.515    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.134     1.649    s1_chksum45_Partial_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y62   ChksumOut_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y63   ChksumOut_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y63   ChksumOut_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y57   pktData2_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   pktData4_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   pktData4_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   pktData4_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   pktData4_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y57   pktData6_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   pktData6_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y57   pktData7_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y57   pktData7_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y58   pktData7_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y63   ChksumOut_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y63   ChksumOut_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y61   pktData2_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   pktData4_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   pktData4_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   pktData4_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   pktData4_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   pktData4_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y63   pktData4_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y61   s1_chksum01_Partial_reg[13]/C



