<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: RegId Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classRegId-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RegId Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Register ID: describe an architectural register with its class and index.  
 <a href="classRegId.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for RegId:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classRegId.png" usemap="#RegId_map" alt=""/>
  <map id="RegId_map" name="RegId_map">
<area href="classPhysRegId.html" title="Physical register ID. " alt="PhysRegId" shape="rect" coords="0,56,132,80"/>
<area href="structX86ISA_1_1InstRegIndex.html" title="Class for register indices passed to instruction constructors. " alt="X86ISA::InstRegIndex" shape="rect" coords="142,56,274,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1509136f04a580a0b8683ffc39e594f4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a1509136f04a580a0b8683ffc39e594f4">RegId</a> ()</td></tr>
<tr class="separator:a1509136f04a580a0b8683ffc39e594f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be0c168862e8d10cfcdc6482b6d3bad"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a9be0c168862e8d10cfcdc6482b6d3bad">RegId</a> (<a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a> reg_class, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx)</td></tr>
<tr class="separator:a9be0c168862e8d10cfcdc6482b6d3bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d2676845535cc2675c9f1dc66d14d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a28d2676845535cc2675c9f1dc66d14d7">RegId</a> (<a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a> reg_class, <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> elem_idx)</td></tr>
<tr class="separator:a28d2676845535cc2675c9f1dc66d14d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a034e71eb616430ce8dcfb2b9afd28757"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a034e71eb616430ce8dcfb2b9afd28757">operator==</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;that) const</td></tr>
<tr class="separator:a034e71eb616430ce8dcfb2b9afd28757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d41e8ba7ab8285fff04e80b2dd4159f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a0d41e8ba7ab8285fff04e80b2dd4159f">operator!=</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;that) const</td></tr>
<tr class="separator:a0d41e8ba7ab8285fff04e80b2dd4159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9310b8f5c1bcf1ecfb3086bd584a72"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#aaa9310b8f5c1bcf1ecfb3086bd584a72">operator&lt;</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;that) const</td></tr>
<tr class="memdesc:aaa9310b8f5c1bcf1ecfb3086bd584a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Order operator.  <a href="#aaa9310b8f5c1bcf1ecfb3086bd584a72">More...</a><br /></td></tr>
<tr class="separator:aaa9310b8f5c1bcf1ecfb3086bd584a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c2a006b807b493bbca7b00ce11128c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a03c2a006b807b493bbca7b00ce11128c">isRenameable</a> () const</td></tr>
<tr class="memdesc:a03c2a006b807b493bbca7b00ce11128c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this register can be renamed.  <a href="#a03c2a006b807b493bbca7b00ce11128c">More...</a><br /></td></tr>
<tr class="separator:a03c2a006b807b493bbca7b00ce11128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8988200bc6a9fb0e6d306f07fc58208"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ad8988200bc6a9fb0e6d306f07fc58208">isZeroReg</a> () const</td></tr>
<tr class="memdesc:ad8988200bc6a9fb0e6d306f07fc58208"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if this is the zero register.  <a href="#ad8988200bc6a9fb0e6d306f07fc58208">More...</a><br /></td></tr>
<tr class="separator:ad8988200bc6a9fb0e6d306f07fc58208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5911f87a4c221dc2280486a17ea5ab1f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a> () const</td></tr>
<tr class="separator:a5911f87a4c221dc2280486a17ea5ab1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c504412daaf3f713f899739544de6f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a> () const</td></tr>
<tr class="separator:a9c504412daaf3f713f899739544de6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0445adcd63868cc7580d42ed32b8a33b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a> () const</td></tr>
<tr class="memdesc:a0445adcd63868cc7580d42ed32b8a33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">true if it is a condition-code physical register.  <a href="#a0445adcd63868cc7580d42ed32b8a33b">More...</a><br /></td></tr>
<tr class="separator:a0445adcd63868cc7580d42ed32b8a33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1030d1d5e1d92c33a1858e95ffb5ca0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">isVecElem</a> () const</td></tr>
<tr class="memdesc:ad1030d1d5e1d92c33a1858e95ffb5ca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">true if it is a condition-code physical register.  <a href="#ad1030d1d5e1d92c33a1858e95ffb5ca0">More...</a><br /></td></tr>
<tr class="separator:ad1030d1d5e1d92c33a1858e95ffb5ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a986fcc7933d52a75054527d6854cf365"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a> () const</td></tr>
<tr class="memdesc:a986fcc7933d52a75054527d6854cf365"><td class="mdescLeft">&#160;</td><td class="mdescRight">true if it is a predicate physical register.  <a href="#a986fcc7933d52a75054527d6854cf365">More...</a><br /></td></tr>
<tr class="separator:a986fcc7933d52a75054527d6854cf365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d908dc8450ca54057e8f70c951eb28c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a> () const</td></tr>
<tr class="memdesc:a7d908dc8450ca54057e8f70c951eb28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">true if it is a condition-code physical register.  <a href="#a7d908dc8450ca54057e8f70c951eb28c">More...</a><br /></td></tr>
<tr class="separator:a7d908dc8450ca54057e8f70c951eb28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4760027b4fd92b075febb4d7f52a1e6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a> () const</td></tr>
<tr class="memdesc:ac4760027b4fd92b075febb4d7f52a1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">true if it is a condition-code physical register.  <a href="#ac4760027b4fd92b075febb4d7f52a1e6">More...</a><br /></td></tr>
<tr class="separator:ac4760027b4fd92b075febb4d7f52a1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d91cd91410969cb362a344279fdc6b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ac4d91cd91410969cb362a344279fdc6b">isRenameable</a> ()</td></tr>
<tr class="memdesc:ac4d91cd91410969cb362a344279fdc6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this register can be renamed.  <a href="#ac4d91cd91410969cb362a344279fdc6b">More...</a><br /></td></tr>
<tr class="separator:ac4d91cd91410969cb362a344279fdc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1357d22f686243d905133156c08adf5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ac1357d22f686243d905133156c08adf5">elemIndex</a> () const</td></tr>
<tr class="memdesc:ac1357d22f686243d905133156c08adf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Elem accessor.  <a href="#ac1357d22f686243d905133156c08adf5">More...</a><br /></td></tr>
<tr class="separator:ac1357d22f686243d905133156c08adf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485e48f4eb0ffeabc56071195c1790a5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a> () const</td></tr>
<tr class="memdesc:a485e48f4eb0ffeabc56071195c1790a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class accessor.  <a href="#a485e48f4eb0ffeabc56071195c1790a5">More...</a><br /></td></tr>
<tr class="separator:a485e48f4eb0ffeabc56071195c1790a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8a305682d6ee991a432977d9f190ca"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a4c8a305682d6ee991a432977d9f190ca">className</a> () const</td></tr>
<tr class="memdesc:a4c8a305682d6ee991a432977d9f190ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a const char* with the register class name.  <a href="#a4c8a305682d6ee991a432977d9f190ca">More...</a><br /></td></tr>
<tr class="separator:a4c8a305682d6ee991a432977d9f190ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f1dd53bbda34df0b16a3e5eec61773"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ae4f1dd53bbda34df0b16a3e5eec61773">getNumPinnedWrites</a> () const</td></tr>
<tr class="separator:ae4f1dd53bbda34df0b16a3e5eec61773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b76572d8d5711971fab9f2a7ce345e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ae4b76572d8d5711971fab9f2a7ce345e">setNumPinnedWrites</a> (int num_writes)</td></tr>
<tr class="separator:ae4b76572d8d5711971fab9f2a7ce345e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a71f999a53a753d40eb936374cc6cc844"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a> () const</td></tr>
<tr class="memdesc:a71f999a53a753d40eb936374cc6cc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index accessors.  <a href="#a71f999a53a753d40eb936374cc6cc844">More...</a><br /></td></tr>
<tr class="separator:a71f999a53a753d40eb936374cc6cc844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8efbf93ca982411aea5eb7fdb27515f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a8efbf93ca982411aea5eb7fdb27515f1">index</a> ()</td></tr>
<tr class="separator:a8efbf93ca982411aea5eb7fdb27515f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e7cad169403447699fa257adf2a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a8e4e7cad169403447699fa257adf2a15">flatIndex</a> () const</td></tr>
<tr class="memdesc:a8e4e7cad169403447699fa257adf2a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Index flattening.  <a href="#a8e4e7cad169403447699fa257adf2a15">More...</a><br /></td></tr>
<tr class="separator:a8e4e7cad169403447699fa257adf2a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a332d2891002b94d8a09dca33f50d63ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a332d2891002b94d8a09dca33f50d63ab">regClass</a></td></tr>
<tr class="separator:a332d2891002b94d8a09dca33f50d63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa878a688dabd7a96a27be7b8f2bb9a5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#aa878a688dabd7a96a27be7b8f2bb9a5c">regIdx</a></td></tr>
<tr class="separator:aa878a688dabd7a96a27be7b8f2bb9a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129b045c49d641332e7690afccb140a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a129b045c49d641332e7690afccb140a0">elemIdx</a></td></tr>
<tr class="separator:a129b045c49d641332e7690afccb140a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969821478201f8aa3f5b8a35d722296c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a969821478201f8aa3f5b8a35d722296c">numPinnedWrites</a></td></tr>
<tr class="separator:a969821478201f8aa3f5b8a35d722296c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:ab78a0c11aef3e4eaf2e525674536c153"><td class="memItemLeft" align="right" valign="top">static const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#ab78a0c11aef3e4eaf2e525674536c153">regClassStrings</a> []</td></tr>
<tr class="separator:ab78a0c11aef3e4eaf2e525674536c153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e65a50a8db4c9524cad9b8c62e2b97d"><td class="memItemLeft" align="right" valign="top">static constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a3e65a50a8db4c9524cad9b8c62e2b97d">Scale</a> = TheISA::NumVecElemPerVecReg</td></tr>
<tr class="separator:a3e65a50a8db4c9524cad9b8c62e2b97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a1b9a1f601ffce2ce983677e13b8456f3"><td class="memItemLeft" align="right" valign="top">struct&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a1b9a1f601ffce2ce983677e13b8456f3">std::hash&lt; RegId &gt;</a></td></tr>
<tr class="separator:a1b9a1f601ffce2ce983677e13b8456f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9470f968da01c04753fbdf7b91f9bf"><td class="memItemLeft" align="right" valign="top">std::ostream &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRegId.html#a2f9470f968da01c04753fbdf7b91f9bf">operator&lt;&lt;</a> (std::ostream &amp;os, const <a class="el" href="classRegId.html">RegId</a> &amp;rid)</td></tr>
<tr class="separator:a2f9470f968da01c04753fbdf7b91f9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register ID: describe an architectural register with its class and index. </p>
<p>This structure is used instead of just the register index to disambiguate between different classes of registers. For example, a integer register with index 3 is represented by Regid(IntRegClass, 3). </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00079">79</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a1509136f04a580a0b8683ffc39e594f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1509136f04a580a0b8683ffc39e594f4">&#9670;&nbsp;</a></span>RegId() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RegId::RegId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00091">91</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

</div>
</div>
<a id="a9be0c168862e8d10cfcdc6482b6d3bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be0c168862e8d10cfcdc6482b6d3bad">&#9670;&nbsp;</a></span>RegId() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RegId::RegId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a>&#160;</td>
          <td class="paramname"><em>reg_class</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00093">93</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

</div>
</div>
<a id="a28d2676845535cc2675c9f1dc66d14d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d2676845535cc2675c9f1dc66d14d7">&#9670;&nbsp;</a></span>RegId() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">RegId::RegId </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a>&#160;</td>
          <td class="paramname"><em>reg_class</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&#160;</td>
          <td class="paramname"><em>elem_idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00096">96</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="arch_2generic_2types_8hh_source.html#l00048">ILLEGAL_ELEM_INDEX</a>, <a class="el" href="logging_8hh_source.html#l00185">panic_if</a>, and <a class="el" href="reg__class_8hh_source.html#l00062">VecElemClass</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a4c8a305682d6ee991a432977d9f190ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8a305682d6ee991a432977d9f190ca">&#9670;&nbsp;</a></span>className()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* RegId::className </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a const char* with the register class name. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00208">208</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00082">regClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="free__list_8hh_source.html#l00298">UnifiedFreeList::addReg()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l01368">InstructionQueue&lt; Impl &gt;::addToDependents()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l01416">InstructionQueue&lt; Impl &gt;::addToProducers()</a>, <a class="el" href="regfile_8cc_source.html#l00224">PhysRegFile::getTrueId()</a>, <a class="el" href="rename__map_8hh_source.html#l00268">UnifiedRenameMap::lookup()</a>, <a class="el" href="reg__class_8hh_source.html#l00248">PhysRegId::PhysRegId()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="rename__map_8hh_source.html#l00229">UnifiedRenameMap::rename()</a>, <a class="el" href="rename__impl_8hh_source.html#l01133">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>, <a class="el" href="rename__impl_8hh_source.html#l01066">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>, <a class="el" href="rename__map_8hh_source.html#l00310">UnifiedRenameMap::setEntry()</a>, <a class="el" href="o3_2scoreboard_8hh_source.html#l00099">Scoreboard::setReg()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="elastic__trace_8cc_source.html#l00228">ElasticTrace::updateRegDep()</a>, and <a class="el" href="inst__queue__impl_8hh_source.html#l00990">InstructionQueue&lt; Impl &gt;::wakeDependents()</a>.</p>

</div>
</div>
<a id="a485e48f4eb0ffeabc56071195c1790a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a485e48f4eb0ffeabc56071195c1790a5">&#9670;&nbsp;</a></span>classValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a>&amp; RegId::classValue </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Class accessor. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00206">206</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00082">regClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="free__list_8hh_source.html#l00298">UnifiedFreeList::addReg()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00597">Checker&lt; O3CPUImpl &gt;::copyResult()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00074">X86ISA::ISA::flattenRegId()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00193">SparcISA::ISA::flattenRegId()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00449">ArmISA::ISA::flattenRegId()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00210">BaseO3DynInst&lt; Impl &gt;::forwardOldRegs()</a>, <a class="el" href="regfile_8cc_source.html#l00224">PhysRegFile::getTrueId()</a>, <a class="el" href="rename__map_8hh_source.html#l00268">UnifiedRenameMap::lookup()</a>, <a class="el" href="reg__class_8hh_source.html#l00120">operator&lt;()</a>, <a class="el" href="reg__class_8hh_source.html#l00108">operator==()</a>, <a class="el" href="reg__class_8hh_source.html#l00248">PhysRegId::PhysRegId()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00140">Minor::printRegName()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="rename__map_8hh_source.html#l00229">UnifiedRenameMap::rename()</a>, <a class="el" href="rename__impl_8hh_source.html#l01066">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>, <a class="el" href="rename__map_8hh_source.html#l00310">UnifiedRenameMap::setEntry()</a>, and <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>.</p>

</div>
</div>
<a id="ac1357d22f686243d905133156c08adf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1357d22f686243d905133156c08adf5">&#9670;&nbsp;</a></span>elemIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; RegId::elemIndex </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Elem accessor. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00204">204</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00084">elemIdx</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2isa_8hh_source.html#l00449">ArmISA::ISA::flattenRegId()</a>, <a class="el" href="regfile_8cc_source.html#l00224">PhysRegFile::getTrueId()</a>, <a class="el" href="reg__class_8hh_source.html#l00120">operator&lt;()</a>, <a class="el" href="reg__class_8hh_source.html#l00108">operator==()</a>, <a class="el" href="reg__class_8hh_source.html#l00248">PhysRegId::PhysRegId()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00140">Minor::printRegName()</a>, <a class="el" href="regfile_8hh_source.html#l00260">PhysRegFile::readVecElem()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00314">O3ThreadContext&lt; Impl &gt;::readVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00435">SimpleThread::readVecElem()</a>, <a class="el" href="regfile_8hh_source.html#l00239">PhysRegFile::readVecLane()</a>, <a class="el" href="simple__thread_8hh_source.html#l00360">SimpleThread::readVecLane()</a>, <a class="el" href="regfile_8hh_source.html#l00342">PhysRegFile::setVecElem()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00359">O3ThreadContext&lt; Impl &gt;::setVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00519">SimpleThread::setVecElem()</a>, <a class="el" href="regfile_8hh_source.html#l00247">PhysRegFile::setVecLane()</a>, <a class="el" href="cpu_2o3_2thread__context_8hh_source.html#l00288">O3ThreadContext&lt; Impl &gt;::setVecLane()</a>, and <a class="el" href="simple__thread_8hh_source.html#l00401">SimpleThread::setVecLaneT()</a>.</p>

</div>
</div>
<a id="a8e4e7cad169403447699fa257adf2a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4e7cad169403447699fa257adf2a15">&#9670;&nbsp;</a></span>flatIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> RegId::flatIndex </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Index flattening. </p>
<p>Required to be able to use a vector for the register mapping. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00185">185</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00064">CCRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00084">elemIdx</a>, <a class="el" href="reg__class_8hh_source.html#l00058">FloatRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00057">IntRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00065">MiscRegClass</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="reg__class_8hh_source.html#l00083">regIdx</a>, <a class="el" href="reg__class_8hh_source.html#l00062">VecElemClass</a>, <a class="el" href="reg__class_8hh_source.html#l00063">VecPredRegClass</a>, and <a class="el" href="reg__class_8hh_source.html#l00060">VecRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="rename__map_8hh_source.html#l00127">SimpleRenameMap::lookup()</a>, <a class="el" href="rename__map_8hh_source.html#l00268">UnifiedRenameMap::lookup()</a>, <a class="el" href="reg__class_8hh_source.html#l00359">std::hash&lt; RegId &gt;::operator()()</a>, <a class="el" href="rename__map_8cc_source.html#l00074">SimpleRenameMap::rename()</a>, and <a class="el" href="rename__map_8hh_source.html#l00139">SimpleRenameMap::setEntry()</a>.</p>

</div>
</div>
<a id="ae4f1dd53bbda34df0b16a3e5eec61773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f1dd53bbda34df0b16a3e5eec61773">&#9670;&nbsp;</a></span>getNumPinnedWrites()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int RegId::getNumPinnedWrites </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00210">210</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00086">numPinnedWrites</a>.</p>

<p class="reference">Referenced by <a class="el" href="rename__map_8cc_source.html#l00074">SimpleRenameMap::rename()</a>, and <a class="el" href="rename__impl_8hh_source.html#l01133">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>.</p>

</div>
</div>
<a id="a71f999a53a753d40eb936374cc6cc844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f999a53a753d40eb936374cc6cc844">&#9670;&nbsp;</a></span>index() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; RegId::index </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Index accessors. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00179">179</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00083">regIdx</a>.</p>

<p class="reference">Referenced by <a class="el" href="free__list_8hh_source.html#l00298">UnifiedFreeList::addReg()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l01368">InstructionQueue&lt; Impl &gt;::addToDependents()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l01416">InstructionQueue&lt; Impl &gt;::addToProducers()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00597">Checker&lt; O3CPUImpl &gt;::copyResult()</a>, <a class="el" href="reg__class_8hh_source.html#l00313">PhysRegId::elemId()</a>, <a class="el" href="timing__expr_8cc_source.html#l00059">TimingExprSrcReg::eval()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="x86_2isa_8hh_source.html#l00074">X86ISA::ISA::flattenRegId()</a>, <a class="el" href="sparc_2isa_8hh_source.html#l00193">SparcISA::ISA::flattenRegId()</a>, <a class="el" href="arm_2isa_8hh_source.html#l00449">ArmISA::ISA::flattenRegId()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="regfile_8cc_source.html#l00224">PhysRegFile::getTrueId()</a>, <a class="el" href="simple__thread_8hh_source.html#l00457">SimpleThread::getWritableVecPredReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00345">SimpleThread::getWritableVecReg()</a>, <a class="el" href="cpu_2o3_2cpu_8cc_source.html#l00772">FullO3CPU&lt; O3CPUImpl &gt;::insertThread()</a>, <a class="el" href="microldstop_8hh_source.html#l00069">X86ISA::MemOp::MemOp()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00107">X86ISA::X86StaticInst::merge()</a>, <a class="el" href="reg__class_8hh_source.html#l00120">operator&lt;()</a>, <a class="el" href="reg__class_8hh_source.html#l00108">operator==()</a>, <a class="el" href="reg__class_8hh_source.html#l00248">PhysRegId::PhysRegId()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00137">X86ISA::X86StaticInst::pick()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00039">PowerISA::PowerStaticInst::printReg()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00097">SparcISA::SparcStaticInst::printReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00140">Minor::printRegName()</a>, <a class="el" href="regfile_8hh_source.html#l00292">PhysRegFile::readCCReg()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00326">CheckerCPU::readCCRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00368">SimpleExecContext::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00416">Minor::ExecContext::readCCRegOperand()</a>, <a class="el" href="regfile_8hh_source.html#l00195">PhysRegFile::readFloatReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00152">Minor::ExecContext::readFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00199">SimpleExecContext::readFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00200">CheckerCPU::readFloatRegOperandBits()</a>, <a class="el" href="regfile_8hh_source.html#l00185">PhysRegFile::readIntReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00144">Minor::ExecContext::readIntRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00178">SimpleExecContext::readIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00192">CheckerCPU::readIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00174">BaseO3DynInst&lt; Impl &gt;::readMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00374">Minor::ExecContext::readMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00386">SimpleExecContext::readMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00485">CheckerCPU::readMiscRegOperand()</a>, <a class="el" href="mt_8hh_source.html#l00056">MipsISA::readRegOtherThread()</a>, <a class="el" href="regfile_8hh_source.html#l00260">PhysRegFile::readVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00435">SimpleThread::readVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00360">SimpleThread::readVecLane()</a>, <a class="el" href="regfile_8hh_source.html#l00273">PhysRegFile::readVecPredReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00446">SimpleThread::readVecPredReg()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">Iris::ArmThreadContext::readVecReg()</a>, <a class="el" href="regfile_8hh_source.html#l00209">PhysRegFile::readVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00334">SimpleThread::readVecReg()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00137">RiscvISA::registerName()</a>, <a class="el" href="rename__impl_8hh_source.html#l01133">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>, <a class="el" href="rename__impl_8hh_source.html#l01066">DefaultRename&lt; Impl &gt;::renameSrcRegs()</a>, <a class="el" href="regfile_8hh_source.html#l00366">PhysRegFile::setCCReg()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00377">SimpleExecContext::setCCRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00384">CheckerCPU::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00424">Minor::ExecContext::setCCRegOperand()</a>, <a class="el" href="regfile_8hh_source.html#l00317">PhysRegFile::setFloatReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00208">Minor::ExecContext::setFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00210">SimpleExecContext::setFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00375">CheckerCPU::setFloatRegOperandBits()</a>, <a class="el" href="regfile_8hh_source.html#l00305">PhysRegFile::setIntReg()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00188">SimpleExecContext::setIntRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00200">Minor::ExecContext::setIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00366">CheckerCPU::setIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00185">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00382">Minor::ExecContext::setMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00395">SimpleExecContext::setMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00493">CheckerCPU::setMiscRegOperand()</a>, <a class="el" href="o3_2scoreboard_8hh_source.html#l00099">Scoreboard::setReg()</a>, <a class="el" href="mt_8hh_source.html#l00080">MipsISA::setRegOtherThread()</a>, <a class="el" href="regfile_8hh_source.html#l00342">PhysRegFile::setVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00519">SimpleThread::setVecElem()</a>, <a class="el" href="regfile_8hh_source.html#l00247">PhysRegFile::setVecLane()</a>, <a class="el" href="simple__thread_8hh_source.html#l00401">SimpleThread::setVecLaneT()</a>, <a class="el" href="regfile_8hh_source.html#l00354">PhysRegFile::setVecPredReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00529">SimpleThread::setVecPredReg()</a>, <a class="el" href="regfile_8hh_source.html#l00330">PhysRegFile::setVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00509">SimpleThread::setVecReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00158">X86ISA::X86StaticInst::signedPick()</a>, <a class="el" href="inst__queue__impl_8hh_source.html#l00990">InstructionQueue&lt; Impl &gt;::wakeDependents()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8hh_source.html#l00085">X86ISA::X86StaticInst::X86StaticInst()</a>.</p>

</div>
</div>
<a id="a8efbf93ca982411aea5eb7fdb27515f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efbf93ca982411aea5eb7fdb27515f1">&#9670;&nbsp;</a></span>index() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; RegId::index </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00180">180</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00083">regIdx</a>.</p>

</div>
</div>
<a id="a7d908dc8450ca54057e8f70c951eb28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d908dc8450ca54057e8f70c951eb28c">&#9670;&nbsp;</a></span>isCCReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isCCReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>true if it is a condition-code physical register. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00164">164</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00064">CCRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00287">PhysRegId::isCCPhysReg()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00039">PowerISA::PowerStaticInst::printReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00326">CheckerCPU::readCCRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00368">SimpleExecContext::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00416">Minor::ExecContext::readCCRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00377">SimpleExecContext::setCCRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00384">CheckerCPU::setCCRegOperand()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00424">Minor::ExecContext::setCCRegOperand()</a>.</p>

</div>
</div>
<a id="a9c504412daaf3f713f899739544de6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c504412daaf3f713f899739544de6f8">&#9670;&nbsp;</a></span>isFloatReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isFloatReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it is a floating-point physical register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00152">152</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00058">FloatRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00284">PhysRegId::isFloatPhysReg()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00039">PowerISA::PowerStaticInst::printReg()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00097">SparcISA::SparcStaticInst::printReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00152">Minor::ExecContext::readFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00199">SimpleExecContext::readFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00200">CheckerCPU::readFloatRegOperandBits()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00208">Minor::ExecContext::setFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00210">SimpleExecContext::setFloatRegOperandBits()</a>, and <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00375">CheckerCPU::setFloatRegOperandBits()</a>.</p>

</div>
</div>
<a id="a5911f87a4c221dc2280486a17ea5ab1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5911f87a4c221dc2280486a17ea5ab1f">&#9670;&nbsp;</a></span>isIntReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isIntReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if it is an integer physical register. </dd></dl>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00149">149</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00057">IntRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00281">PhysRegId::isIntPhysReg()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00039">PowerISA::PowerStaticInst::printReg()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00097">SparcISA::SparcStaticInst::printReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00144">Minor::ExecContext::readIntRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00178">SimpleExecContext::readIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00192">CheckerCPU::readIntRegOperand()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00137">RiscvISA::registerName()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00188">SimpleExecContext::setIntRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00200">Minor::ExecContext::setIntRegOperand()</a>, and <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00366">CheckerCPU::setIntRegOperand()</a>.</p>

</div>
</div>
<a id="ac4760027b4fd92b075febb4d7f52a1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4760027b4fd92b075febb4d7f52a1e6">&#9670;&nbsp;</a></span>isMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isMiscReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>true if it is a condition-code physical register. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00167">167</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00065">MiscRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="reg__class_8hh_source.html#l00299">PhysRegId::isMiscPhysReg()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00039">PowerISA::PowerStaticInst::printReg()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00123">X86ISA::X86StaticInst::printReg()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00174">BaseO3DynInst&lt; Impl &gt;::readMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00374">Minor::ExecContext::readMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00386">SimpleExecContext::readMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00485">CheckerCPU::readMiscRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00185">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00382">Minor::ExecContext::setMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00395">SimpleExecContext::setMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00493">CheckerCPU::setMiscRegOperand()</a>, and <a class="el" href="elastic__trace_8cc_source.html#l00228">ElasticTrace::updateRegDep()</a>.</p>

</div>
</div>
<a id="a03c2a006b807b493bbca7b00ce11128c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03c2a006b807b493bbca7b00ce11128c">&#9670;&nbsp;</a></span>isRenameable() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isRenameable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this register can be renamed. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00130">130</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00065">MiscRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00305">PhysRegId::isFixedMapping()</a>.</p>

</div>
</div>
<a id="ac4d91cd91410969cb362a344279fdc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d91cd91410969cb362a344279fdc6b">&#9670;&nbsp;</a></span>isRenameable() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isRenameable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this register can be renamed. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00172">172</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00065">MiscRegClass</a>.</p>

</div>
</div>
<a id="ad1030d1d5e1d92c33a1858e95ffb5ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1030d1d5e1d92c33a1858e95ffb5ca0">&#9670;&nbsp;</a></span>isVecElem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isVecElem </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>true if it is a condition-code physical register. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00158">158</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00062">VecElemClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00293">PhysRegId::isVectorPhysElem()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00176">Minor::ExecContext::readVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00320">SimpleExecContext::readVecElemOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00311">Minor::ExecContext::setVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00330">SimpleExecContext::setVecElemOperand()</a>, and <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00403">CheckerCPU::setVecElemOperand()</a>.</p>

</div>
</div>
<a id="a986fcc7933d52a75054527d6854cf365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a986fcc7933d52a75054527d6854cf365">&#9670;&nbsp;</a></span>isVecPredReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isVecPredReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>true if it is a predicate physical register. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00161">161</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00063">VecPredRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00192">Minor::ExecContext::getWritableVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00318">CheckerCPU::getWritableVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00349">SimpleExecContext::getWritableVecPredRegOperand()</a>, <a class="el" href="reg__class_8hh_source.html#l00296">PhysRegId::isVecPredPhysReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00184">Minor::ExecContext::readVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00310">CheckerCPU::readVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00340">SimpleExecContext::readVecPredRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00225">Minor::ExecContext::setVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00358">SimpleExecContext::setVecPredRegOperand()</a>, and <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00412">CheckerCPU::setVecPredRegOperand()</a>.</p>

</div>
</div>
<a id="a0445adcd63868cc7580d42ed32b8a33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0445adcd63868cc7580d42ed32b8a33b">&#9670;&nbsp;</a></span>isVecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isVecReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>true if it is a condition-code physical register. </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00155">155</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00060">VecRegClass</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00168">Minor::ExecContext::getWritableVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00222">CheckerCPU::getWritableVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00230">SimpleExecContext::getWritableVecRegOperand()</a>, <a class="el" href="reg__class_8hh_source.html#l00290">PhysRegId::isVectorPhysReg()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00242">CheckerCPU::readVec16BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00247">Minor::ExecContext::readVec16BitLaneOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00251">CheckerCPU::readVec32BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00257">Minor::ExecContext::readVec32BitLaneOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00260">CheckerCPU::readVec64BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00267">Minor::ExecContext::readVec64BitLaneOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00233">CheckerCPU::readVec8BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00237">Minor::ExecContext::readVec8BitLaneOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00254">SimpleExecContext::readVecLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00160">Minor::ExecContext::readVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00211">CheckerCPU::readVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00220">SimpleExecContext::readVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00270">CheckerCPU::setVecLaneOperandT()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00278">Minor::ExecContext::setVecLaneOperandT()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00288">SimpleExecContext::setVecLaneOperandT()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00216">Minor::ExecContext::setVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00240">SimpleExecContext::setVecRegOperand()</a>, and <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00393">CheckerCPU::setVecRegOperand()</a>.</p>

</div>
</div>
<a id="ad8988200bc6a9fb0e6d306f07fc58208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8988200bc6a9fb0e6d306f07fc58208">&#9670;&nbsp;</a></span>isZeroReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::isZeroReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if this is the zero register. </p>
<p>Returns true if this register is a zero register (needs to have a constant zero value throughout the execution). </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00141">141</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00058">FloatRegClass</a>, <a class="el" href="reg__class_8hh_source.html#l00057">IntRegClass</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00075">AlphaISA::ZeroReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00051">Minor::Scoreboard::findIndex()</a>, <a class="el" href="o3_2scoreboard_8hh_source.html#l00081">Scoreboard::getReg()</a>, <a class="el" href="reg__class_8hh_source.html#l00248">PhysRegId::PhysRegId()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00140">Minor::printRegName()</a>, <a class="el" href="rename__map_8cc_source.html#l00074">SimpleRenameMap::rename()</a>, <a class="el" href="regfile_8hh_source.html#l00317">PhysRegFile::setFloatReg()</a>, <a class="el" href="regfile_8hh_source.html#l00305">PhysRegFile::setIntReg()</a>, <a class="el" href="o3_2scoreboard_8hh_source.html#l00116">Scoreboard::unsetReg()</a>, and <a class="el" href="elastic__trace_8cc_source.html#l00228">ElasticTrace::updateRegDep()</a>.</p>

</div>
</div>
<a id="a0d41e8ba7ab8285fff04e80b2dd4159f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d41e8ba7ab8285fff04e80b2dd4159f">&#9670;&nbsp;</a></span>operator!=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::operator!= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>that</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00113">113</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00275">PhysRegId::operator!=()</a>.</p>

</div>
</div>
<a id="aaa9310b8f5c1bcf1ecfb3086bd584a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9310b8f5c1bcf1ecfb3086bd584a72">&#9670;&nbsp;</a></span>operator<()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::operator&lt; </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>that</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Order operator. </p>
<p>The order is required to implement maps with key type <a class="el" href="classRegId.html" title="Register ID: describe an architectural register with its class and index. ">RegId</a> </p>

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00120">120</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00206">classValue()</a>, <a class="el" href="reg__class_8hh_source.html#l00204">elemIndex()</a>, and <a class="el" href="reg__class_8hh_source.html#l00179">index()</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00267">PhysRegId::operator&lt;()</a>.</p>

</div>
</div>
<a id="a034e71eb616430ce8dcfb2b9afd28757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a034e71eb616430ce8dcfb2b9afd28757">&#9670;&nbsp;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool RegId::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>that</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00108">108</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00206">classValue()</a>, <a class="el" href="reg__class_8hh_source.html#l00204">elemIndex()</a>, and <a class="el" href="reg__class_8hh_source.html#l00179">index()</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00271">PhysRegId::operator==()</a>.</p>

</div>
</div>
<a id="ae4b76572d8d5711971fab9f2a7ce345e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b76572d8d5711971fab9f2a7ce345e">&#9670;&nbsp;</a></span>setNumPinnedWrites()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RegId::setNumPinnedWrites </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>num_writes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00211">211</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="rename__impl_8hh_source.html#l01133">DefaultRename&lt; Impl &gt;::renameDestRegs()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="a2f9470f968da01c04753fbdf7b91f9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9470f968da01c04753fbdf7b91f9bf">&#9670;&nbsp;</a></span>operator<<</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::ostream&amp; operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>rid</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00214">214</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

</div>
</div>
<a id="a1b9a1f601ffce2ce983677e13b8456f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9a1f601ffce2ce983677e13b8456f3">&#9670;&nbsp;</a></span>std::hash< RegId ></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend struct std::hash&lt; <a class="el" href="classRegId.html">RegId</a> &gt;</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00088">88</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a129b045c49d641332e7690afccb140a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129b045c49d641332e7690afccb140a0">&#9670;&nbsp;</a></span>elemIdx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> RegId::elemIdx</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00084">84</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00204">elemIndex()</a>, and <a class="el" href="reg__class_8hh_source.html#l00185">flatIndex()</a>.</p>

</div>
</div>
<a id="a969821478201f8aa3f5b8a35d722296c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969821478201f8aa3f5b8a35d722296c">&#9670;&nbsp;</a></span>numPinnedWrites</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int RegId::numPinnedWrites</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00086">86</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00333">PhysRegId::decrNumPinnedWrites()</a>, <a class="el" href="reg__class_8hh_source.html#l00210">getNumPinnedWrites()</a>, <a class="el" href="reg__class_8hh_source.html#l00319">PhysRegId::getNumPinnedWrites()</a>, <a class="el" href="reg__class_8hh_source.html#l00334">PhysRegId::incrNumPinnedWrites()</a>, and <a class="el" href="reg__class_8hh_source.html#l00321">PhysRegId::setNumPinnedWrites()</a>.</p>

</div>
</div>
<a id="a332d2891002b94d8a09dca33f50d63ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332d2891002b94d8a09dca33f50d63ab">&#9670;&nbsp;</a></span>regClass</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0">RegClass</a> RegId::regClass</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00082">82</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00208">className()</a>, <a class="el" href="reg__class_8hh_source.html#l00206">classValue()</a>, and <a class="el" href="reg__class_8hh_source.html#l00359">std::hash&lt; RegId &gt;::operator()()</a>.</p>

</div>
</div>
<a id="ab78a0c11aef3e4eaf2e525674536c153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78a0c11aef3e4eaf2e525674536c153">&#9670;&nbsp;</a></span>regClassStrings</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char * RegId::regClassStrings</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">    <span class="stringliteral">&quot;IntRegClass&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;FloatRegClass&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;VecRegClass&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;VecElemClass&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;VecPredRegClass&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;CCRegClass&quot;</span>,</div><div class="line">    <span class="stringliteral">&quot;MiscRegClass&quot;</span></div><div class="line">}</div></div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00081">81</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

</div>
</div>
<a id="aa878a688dabd7a96a27be7b8f2bb9a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa878a688dabd7a96a27be7b8f2bb9a5c">&#9670;&nbsp;</a></span>regIdx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> RegId::regIdx</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00083">83</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="reg__class_8hh_source.html#l00185">flatIndex()</a>, and <a class="el" href="reg__class_8hh_source.html#l00179">index()</a>.</p>

</div>
</div>
<a id="a3e65a50a8db4c9524cad9b8c62e2b97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e65a50a8db4c9524cad9b8c62e2b97d">&#9670;&nbsp;</a></span>Scale</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t RegId::Scale = TheISA::NumVecElemPerVecReg</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="reg__class_8hh_source.html#l00085">85</a> of file <a class="el" href="reg__class_8hh_source.html">reg_class.hh</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/<a class="el" href="reg__class_8hh_source.html">reg_class.hh</a></li>
<li>cpu/<a class="el" href="reg__class_8cc_source.html">reg_class.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:20 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
