Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb  4 18:44:25 2018
| Host         : ALEXYZHOV running 64-bit major release  (build 9200)
| Command      : report_drc -file CAM_PS_Configure_wrapper_drc_routed.rpt -pb CAM_PS_Configure_wrapper_drc_routed.pb -rpx CAM_PS_Configure_wrapper_drc_routed.rpx
| Design       : CAM_PS_Configure_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 1          |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port clk100 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


