# Finite_State_Traffic_Light
Implemented a traffic light controller using Verilog and a finite state machine (FSM) design approach. The project aimed to simulate the behavior of a traffic light system with proper sequencing and timing.
