Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Mon Nov 13 17:49:44 2023
| Host              : UEM running 64-bit unknown
| Command           : report_clock_utilization -file top_fmc228_pcie_clock_utilization_routed.rpt
| Design            : top_fmc228_pcie
| Device            : 7k420t-ffg1156
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X1Y0
8. Cell Type Counts per Global Clock: Region X0Y1
9. Cell Type Counts per Global Clock: Region X1Y1
10. Cell Type Counts per Global Clock: Region X0Y2
11. Cell Type Counts per Global Clock: Region X0Y3
12. Cell Type Counts per Global Clock: Region X0Y4
13. Cell Type Counts per Global Clock: Region X1Y4
14. Cell Type Counts per Global Clock: Region X0Y5
15. Cell Type Counts per Global Clock: Region X1Y5
16. Cell Type Counts per Global Clock: Region X0Y6
17. Cell Type Counts per Global Clock: Region X1Y6
18. Cell Type Counts per Global Clock: Region X0Y7
19. Cell Type Counts per Global Clock: Region X1Y7
20. Load Cell Placement Summary for Global Clock g0
21. Load Cell Placement Summary for Global Clock g1
22. Load Cell Placement Summary for Global Clock g2
23. Load Cell Placement Summary for Global Clock g3
24. Load Cell Placement Summary for Global Clock g4
25. Load Cell Placement Summary for Global Clock g5
26. Load Cell Placement Summary for Global Clock g6
27. Load Cell Placement Summary for Global Clock g7
28. Load Cell Placement Summary for Global Clock g8
29. Load Cell Placement Summary for Global Clock g9
30. Load Cell Placement Summary for Global Clock g10
31. Load Cell Placement Summary for Global Clock g11
32. Load Cell Placement Summary for Global Clock g12
33. Load Cell Placement Summary for Global Clock g13
34. Load Cell Placement Summary for Global Clock g14
35. Load Cell Placement Summary for Global Clock g15
36. Load Cell Placement Summary for Global Clock g16
37. Load Cell Placement Summary for Global Clock g17
38. Load Cell Placement Summary for Global Clock g18

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |   19 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       192 |   0 |            0 |      0 |
| BUFIO    |    0 |        32 |   0 |            0 |      0 |
| BUFMR    |    0 |        16 |   0 |            0 |      0 |
| BUFR     |    0 |        32 |   0 |            0 |      0 |
| MMCM     |    2 |         8 |   0 |            0 |      0 |
| PLL      |    2 |         8 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                   | Driver Pin                                 | Net                                      |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |      |                   |            11 |        7868 |               0 |       10.000 | clk100mhz1_p                                                                                            | clk100mhz1_bufg_inst/O                     | clk                                      |
| g1    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y21 | n/a          |      |                   |             6 |        7307 |               0 |        8.000 | clkout0                                                                                                 | pcs_pma/U0/core_clocking_i/bufg_userclk2/O | pcs_pma/U0/core_clocking_i/userclk2      |
| g2    | src2  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             5 |        5222 |               0 |        4.000 | fmc228_dclkout0_p                                                                                       | fmc228_card0_imp/jesd204_core_clk_bufg/O   | fmc228_card0_imp/adc_clk                 |
| g3    | src3  | BUFG/O          | None       | BUFGCTRL_X0Y1  | n/a          |      |                   |             4 |         715 |               0 |              |                                                                                                         | fmc228_card1_imp/jesd204_core_clk_bufg/O   | fmc228_card1_imp/adc_clk                 |
| g4    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y22 | n/a          |      |                   |             6 |         578 |               0 |       50.000 | mmcm_imp_n_4                                                                                            | clk20mhz_bufg_inst/O                       | clk20mhz                                 |
| g5    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y5  | n/a          |      |                   |             3 |         280 |               4 |       25.000 | slave_bcoclk                                                                                            | amc502_imp/slave_bcoclk_bufg_imp/O         | amc502_imp/slave_bcoclk_bufg_imp_n_0     |
| g6    | src4  | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |             4 |         277 |               0 |        5.000 | I_1                                                                                                     | clk200mhz_bufg_inst/O                      | independent_clock_bufg                   |
| g7    | src1  | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |      |                   |             2 |         118 |               0 |       16.000 | clkout1                                                                                                 | pcs_pma/U0/core_clocking_i/bufg_userclk/O  | pcs_pma/U0/core_clocking_i/userclk       |
| g8    | src6  | BUFG/O          | None       | BUFGCTRL_X0Y6  | n/a          |      |                   |             2 |          46 |               2 |       25.000 | master_bcoclk                                                                                           | amc502_imp/master_bcoclk_bufg_imp/O        | amc502_imp/clk13_in                      |
| g9    | src5  | BUFG/O          | None       | BUFGCTRL_X0Y2  | n/a          |      |                   |             5 |          36 |               0 |       12.500 | slave_sysclk                                                                                            | amc502_imp/slave_sysclk_bufg_imp/O         | amc502_imp/slave_sysclk_bufg_imp_n_0     |
| g10   | src7  | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |      |                   |             1 |          10 |               0 |        8.000 | clk125mhz2_p                                                                                            | pcs_pma/U0/core_clocking_i/bufg_gtrefclk/O | pcs_pma/U0/core_clocking_i/gtrefclk_bufg |
| g11   | src6  | BUFG/O          | None       | BUFGCTRL_X0Y3  | n/a          |      |                   |             2 |           4 |               0 |       12.500 | master_sysclk                                                                                           | amc502_imp/master_sysclk_bufg_imp/O        | amc502_imp/sysclk11_in                   |
| g12   | src8  | BUFG/O          | None       | BUFGCTRL_X0Y23 | n/a          |      |                   |             2 |           2 |               0 |       25.000 | amc502_fpclkb_p                                                                                         | fpclkb_bufg/O                              | fpclkb                                   |
| g13   | src6  | BUFG/O          | None       | BUFGCTRL_X0Y7  | n/a          |      |                   |             1 |           1 |               0 |       25.000 | I                                                                                                       | amc502_imp/master_fb_bufg_imp/O            | amc502_imp/CLKFBIN                       |
| g14   | src5  | BUFG/O          | None       | BUFGCTRL_X0Y8  | n/a          |      |                   |             1 |           1 |               0 |       25.000 | Multiple                                                                                                | amc502_imp/slave_fb_bufg_imp/O             | amc502_imp/slave_fb_bufg_imp_n_0         |
| g15   | src9  | BUFG/O          | None       | BUFGCTRL_X0Y24 | n/a          |      |                   |             1 |           1 |               0 |       25.000 | amc502_fpclka_p                                                                                         | fpclka_bufg/O                              | fpclka                                   |
| g16   | src10 | BUFG/O          | None       | BUFGCTRL_X0Y25 | n/a          |      |                   |             1 |           1 |               0 |       16.000 | pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | pcs_pma/U0/core_clocking_i/bufg_txoutclk/O | pcs_pma/U0/core_clocking_i/txoutclk_bufg |
| g17   | src4  | BUFG/O          | None       | BUFGCTRL_X0Y20 | n/a          | n/a  | n/a               |             1 |           0 |               1 |      100.000 | mmcm_imp_n_12                                                                                           | fpclke_bufg/O                              | fpclke_bufg_n_0                          |
| g18   | src11 | BUFG/O          | None       | BUFGCTRL_X0Y4  | n/a          | n/a  | n/a               |             1 |           0 |               1 |          n/a | n/a                                                                                                     | fpclkg_bufg/O                              | fpclkg_bufg_n_0                          |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| SrcID | GlbIDs | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                            | Driver Pin                                                                                              | Net                                                                                             |
+-------+--------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| src0  | g0     | IBUFDS_GTE2/O          | IBUFDS_GTE2_X0Y6    | IBUFDS_GTE2_X0Y6    | X1Y3         |           0 |               1 |              10.000 | clk100mhz1_p                                                                                            | clk100mhz1_ibufds_gte2_inst/O                                                                           | clk100mhz1_ibufds_gte2_inst_n_0                                                                 |
| src1  | g1     | MMCME2_ADV/CLKOUT0     | None                | MMCME2_ADV_X0Y7     | X0Y7         |           0 |               1 |               8.000 | clkout0                                                                                                 | pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0                                                        | pcs_pma/U0/core_clocking_i/clkout0                                                              |
| src1  | g7     | MMCME2_ADV/CLKOUT1     | None                | MMCME2_ADV_X0Y7     | X0Y7         |           0 |               1 |              16.000 | clkout1                                                                                                 | pcs_pma/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                        | pcs_pma/U0/core_clocking_i/clkout1                                                              |
| src2  | g2     | IBUFDS_GTE2/O          | IBUFDS_GTE2_X0Y12   | IBUFDS_GTE2_X0Y12   | X1Y6         |           3 |               1 |               4.000 | fmc228_dclkout0_p                                                                                       | dclkout0_gtbclk0_inst/O                                                                                 | gte_refclk                                                                                      |
| src3  | g3     | IBUFDS_GTE2/O          | IBUFDS_GTE2_X0Y2    | IBUFDS_GTE2_X0Y2    | X1Y1         |           2 |               1 |                     |                                                                                                         | dclkout0_gtbclk0_inst_card1/O                                                                           | dclkout0_gtbclk0_inst_card1_n_0                                                                 |
| src4  | g6     | MMCME2_ADV/CLKOUT0     | None                | MMCME2_ADV_X0Y6     | X0Y6         |           0 |               1 |               5.000 | I_1                                                                                                     | mmcm_imp/CLKOUT0                                                                                        | I                                                                                               |
| src4  | g17    | MMCME2_ADV/CLKOUT6     | None                | MMCME2_ADV_X0Y6     | X0Y6         |           0 |               1 |             100.000 | mmcm_imp_n_12                                                                                           | mmcm_imp/CLKOUT6                                                                                        | mmcm_imp_n_12                                                                                   |
| src4  | g4     | MMCME2_ADV/CLKOUT1     | None                | MMCME2_ADV_X0Y6     | X0Y6         |           0 |               1 |              50.000 | mmcm_imp_n_4                                                                                            | mmcm_imp/CLKOUT1                                                                                        | mmcm_imp_n_4                                                                                    |
| src5  | g14    | PLLE2_ADV/CLKFBOUT     | None                | PLLE2_ADV_X0Y3      | X0Y3         |           0 |               1 |              25.000 | Multiple                                                                                                | amc502_imp/slave_pll_imp/CLKFBOUT                                                                       | amc502_imp/slave_pll_imp_n_0                                                                    |
| src5  | g5     | PLLE2_ADV/CLKOUT0      | None                | PLLE2_ADV_X0Y3      | X0Y3         |           0 |               1 |              25.000 | slave_bcoclk                                                                                            | amc502_imp/slave_pll_imp/CLKOUT0                                                                        | amc502_imp/slave_pll_imp_n_1                                                                    |
| src5  | g9     | PLLE2_ADV/CLKOUT1      | None                | PLLE2_ADV_X0Y3      | X0Y3         |           0 |               1 |              12.500 | slave_sysclk                                                                                            | amc502_imp/slave_pll_imp/CLKOUT1                                                                        | amc502_imp/slave_pll_imp_n_2                                                                    |
| src6  | g13    | PLLE2_ADV/CLKFBOUT     | None                | PLLE2_ADV_X0Y1      | X0Y1         |           0 |               1 |              25.000 | I                                                                                                       | amc502_imp/master_pll_imp/CLKFBOUT                                                                      | amc502_imp/I                                                                                    |
| src6  | g8     | PLLE2_ADV/CLKOUT0      | None                | PLLE2_ADV_X0Y1      | X0Y1         |           0 |               1 |              25.000 | master_bcoclk                                                                                           | amc502_imp/master_pll_imp/CLKOUT0                                                                       | amc502_imp/master_pll_imp_n_1                                                                   |
| src6  | g11    | PLLE2_ADV/CLKOUT1      | None                | PLLE2_ADV_X0Y1      | X0Y1         |           0 |               1 |              12.500 | master_sysclk                                                                                           | amc502_imp/master_pll_imp/CLKOUT1                                                                       | amc502_imp/master_pll_imp_n_2                                                                   |
| src7  | g10    | IBUFDS_GTE2/O          | IBUFDS_GTE2_X0Y11   | IBUFDS_GTE2_X0Y11   | X1Y5         |           2 |               1 |               8.000 | clk125mhz2_p                                                                                            | pcs_pma/U0/core_clocking_i/ibufds_gtrefclk/O                                                            | pcs_pma/U0/core_clocking_i/gtrefclk_out                                                         |
| src8  | g12    | IBUFDS/O               | IOB_X0Y322          | IOB_X0Y322          | X0Y6         |           0 |               1 |              25.000 | amc502_fpclkb_p                                                                                         | amc502_fpclkb_ibufds/O                                                                                  | amc502_fpclkb_ibufds_n_0                                                                        |
| src9  | g15    | IBUFDS/O               | IOB_X0Y328          | IOB_X0Y328          | X0Y6         |           0 |               1 |              25.000 | amc502_fpclka_p                                                                                         | amc502_fpclka_ibufds/O                                                                                  | amc502_fpclka_ibufds_n_0                                                                        |
| src10 | g16    | GTXE2_CHANNEL/TXOUTCLK | GTXE2_CHANNEL_X0Y20 | GTXE2_CHANNEL_X0Y20 | X1Y5         |           0 |               1 |              16.000 | pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk |
| src11 | g18    | IBUFDS/O               | IOB_X0Y178          | IOB_X0Y178          | X0Y3         |           0 |               1 |                     |                                                                                                         | amc502_fpclkg_ibufds/O                                                                                  | amc502_fpclkg_ibufds_n_0                                                                        |
+-------+--------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-------------------------+------------+--------------------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| LocId | Driver Type/Pin         | Constraint | Site/BEL                       | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                                | Net                                                                                                                  |
+-------+-------------------------+------------+--------------------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| 0     | GTXE2_COMMON/QPLLOUTCLK | None       | GTXE2_COMMON_X0Y6/GTXE2_COMMON | X1Y6         |           4 |               0 |              |       | fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/gtxe2_common_i/QPLLOUTCLK | fmc228_card0_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/common0_qpll_clk_out |
| 1     | GTXE2_COMMON/QPLLOUTCLK | None       | GTXE2_COMMON_X0Y7/GTXE2_COMMON | X1Y7         |           4 |               0 |              |       | fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/gtxe2_common_i/QPLLOUTCLK | fmc228_card0_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/common0_qpll_clk_out |
| 2     | GTXE2_COMMON/QPLLOUTCLK | None       | GTXE2_COMMON_X0Y1/GTXE2_COMMON | X1Y1         |           4 |               0 |              |       | fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/gtxe2_common_i/QPLLOUTCLK | fmc228_card1_imp/jesd204_adc0_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/common0_qpll_clk_out |
| 3     | GTXE2_COMMON/QPLLOUTCLK | None       | GTXE2_COMMON_X0Y0/GTXE2_COMMON | X1Y0         |           4 |               0 |              |       | fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/gtxe2_common_i/QPLLOUTCLK | fmc228_card1_imp/jesd204_adc1_imp/jesd204_phy_imp/inst/jesd204_phy_gt_common_i/jesd204_0_common/common0_qpll_clk_out |
| 4     | GTXE2_COMMON/QPLLOUTCLK | None       | GTXE2_COMMON_X0Y5/GTXE2_COMMON | X1Y5         |           1 |               0 |              |       | pcs_pma/U0/core_gt_common_i/gtxe2_common_i/QPLLOUTCLK                                                                     | pcs_pma/U0/core_gt_common_i/gt0_qplloutclk_out                                                                       |
+-------+-------------------------+------------+--------------------------------+--------------+-------------+-----------------+--------------+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |     0 |    0 |    60 |    0 |   120 |
| X1Y0              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  211 | 39200 |   12 |  7200 |    0 |     0 |    0 |    60 |    0 |   120 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 36800 |    0 |  6400 |    0 |     0 |    0 |    60 |    0 |   120 |
| X1Y1              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  192 | 39200 |   12 |  7200 |    0 |     0 |    0 |    60 |    0 |   120 |
| X0Y2              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    1 |    50 |    0 |    50 |   38 | 36800 |    1 |  6400 |    0 |     0 |    0 |    60 |    0 |   120 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |     0 |    0 |    60 |    0 |   120 |
| X0Y3              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    1 |    50 |    4 | 32000 |    2 |  6400 |    0 |     0 |    0 |    60 |    0 |   120 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 39200 |    0 |  7200 |    0 |     0 |    0 |    60 |    0 |   120 |
| X0Y4              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   12 | 32000 |    1 |  6400 |    0 |     0 |    0 |    60 |    0 |   120 |
| X1Y4              |    7 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  691 | 38000 |   54 |  7000 |    0 |     0 |   14 |    55 |   16 |   120 |
| X0Y5              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   78 | 36800 |    9 |  6400 |    0 |     0 |   26 |    60 |    0 |   120 |
| X1Y5              |   12 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    2 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 4908 | 39200 |  474 |  7200 |    0 |     0 |   37 |    60 |    8 |   120 |
| X0Y6              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  730 | 36800 |   22 |  6400 |    0 |     0 |   25 |    60 |    0 |   120 |
| X1Y6              |    6 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 4778 | 39200 |  349 |  7200 |    0 |     0 |   46 |    60 |    1 |   120 |
| X0Y7              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    3 | 36800 |    1 |  6400 |    0 |     0 |    6 |    60 |    0 |   120 |
| X1Y7              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     0 |    0 |     0 |    0 |     0 | 2152 | 39200 |   88 |  7200 |    0 |     0 |   38 |    60 |    0 |   120 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  5 |  3 |
| Y6 |  4 |  6 |
| Y5 |  2 | 12 |
| Y4 |  3 |  7 |
| Y3 |  7 |  0 |
| Y2 |  4 |  0 |
| Y1 |  2 |  2 |
| Y0 |  0 |  2 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                      |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             189 | 184 |      8 |    0 |   0 |  5 |    0 |   0 |       0 | clk                      |
| g3    | n/a   | BUFG/O          | None       |           0 |              32 |  28 |      5 |    0 |   0 |  4 |    0 |   0 |       0 | fmc228_card1_imp/adc_clk |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------+
| g12   | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | fpclkb             |
| g13   | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | amc502_imp/CLKFBIN |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                      |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             179 | 174 |     10 |    0 |   0 |  5 |    0 |   0 |       0 | clk                      |
| g3    | n/a   | BUFG/O          | None       |           0 |              24 |  20 |      4 |    0 |   0 |  4 |    0 |   0 |       0 | fmc228_card1_imp/adc_clk |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X0Y2
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                  |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |              38 | 38 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | clk                                  |
| g6    | n/a   | BUFG/O          | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | independent_clock_bufg               |
| g9    | n/a   | BUFG/O          | None       |           0 |               2 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | amc502_imp/slave_sysclk_bufg_imp_n_0 |
| g17   | n/a   | BUFG/O          | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | fpclke_bufg_n_0                      |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Cell Type Counts per Global Clock: Region X0Y3
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                  |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |               1 |  1 |      1 |    0 |   0 |  0 |    0 |   1 |       0 | clk                                  |
| g4    | n/a   | BUFG/O          | None       |           0 |               1 |  1 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | clk20mhz                             |
| g8    | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | amc502_imp/clk13_in                  |
| g9    | n/a   | BUFG/O          | None       |           0 |               2 |  2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | amc502_imp/slave_sysclk_bufg_imp_n_0 |
| g11   | n/a   | BUFG/O          | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | amc502_imp/sysclk11_in               |
| g14   | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | amc502_imp/slave_fb_bufg_imp_n_0     |
| g15   | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   1 |       0 | fpclka                               |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


12. Cell Type Counts per Global Clock: Region X0Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                  |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |               3 |  3 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | clk                                  |
| g5    | n/a   | BUFG/O          | None       |           0 |               2 |  2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | amc502_imp/slave_bcoclk_bufg_imp_n_0 |
| g9    | n/a   | BUFG/O          | None       |           0 |               7 |  7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | amc502_imp/slave_sysclk_bufg_imp_n_0 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+--------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


13. Cell Type Counts per Global Clock: Region X1Y4
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                  |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             261 | 247 |     38 |   14 |   0 |  0 |    0 |   0 |       0 | clk                                  |
| g3    | n/a   | BUFG/O          | None       |           0 |             358 | 358 |      8 |    0 |   0 |  0 |    0 |   0 |       0 | fmc228_card1_imp/adc_clk             |
| g4    | n/a   | BUFG/O          | None       |           0 |              26 |  26 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | clk20mhz                             |
| g5    | n/a   | BUFG/O          | None       |           0 |              42 |  26 |      2 |    0 |  16 |  0 |    0 |   0 |       0 | amc502_imp/slave_bcoclk_bufg_imp_n_0 |
| g6    | n/a   | BUFG/O          | None       |           0 |              19 |  19 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | independent_clock_bufg               |
| g7    | n/a   | BUFG/O          | None       |           0 |               5 |   5 |      2 |    0 |   0 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk   |
| g9    | n/a   | BUFG/O          | None       |           0 |              11 |  11 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | amc502_imp/slave_sysclk_bufg_imp_n_0 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


14. Cell Type Counts per Global Clock: Region X0Y5
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |               3 |  1 |      1 |    2 |   0 |  0 |    0 |   0 |       0 | clk                                 |
| g1    | n/a   | BUFG/O          | None       |           0 |             101 | 77 |      8 |   24 |   0 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk2 |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


15. Cell Type Counts per Global Clock: Region X1Y5
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |            3564 | 3547 |    259 |   16 |   1 |  0 |    0 |   0 |       0 | clk                                      |
| g1    | n/a   | BUFG/O          | None       |           0 |             796 |  776 |    131 |   19 |   1 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk2      |
| g2    | n/a   | BUFG/O          | None       |           0 |              19 |   19 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | fmc228_card0_imp/adc_clk                 |
| g3    | n/a   | BUFG/O          | None       |           0 |              59 |   59 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | fmc228_card1_imp/adc_clk                 |
| g4    | n/a   | BUFG/O          | None       |           0 |             141 |  141 |     68 |    0 |   0 |  0 |    0 |   0 |       0 | clk20mhz                                 |
| g5    | n/a   | BUFG/O          | None       |           0 |              96 |   91 |      5 |    2 |   3 |  0 |    0 |   0 |       0 | amc502_imp/slave_bcoclk_bufg_imp_n_0     |
| g6    | n/a   | BUFG/O          | None       |           0 |             188 |  186 |      4 |    0 |   0 |  2 |    0 |   0 |       0 | independent_clock_bufg                   |
| g7    | n/a   | BUFG/O          | None       |           0 |              60 |   59 |      4 |    0 |   0 |  1 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk       |
| g8    | n/a   | BUFG/O          | None       |           0 |              30 |   29 |      1 |    0 |   1 |  0 |    0 |   0 |       0 | amc502_imp/clk13_in                      |
| g9    | n/a   | BUFG/O          | None       |           0 |               3 |    2 |      0 |    0 |   1 |  0 |    0 |   0 |       0 | amc502_imp/slave_sysclk_bufg_imp_n_0     |
| g10   | n/a   | BUFG/O          | None       |           0 |               2 |    1 |      1 |    0 |   0 |  1 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/gtrefclk_bufg |
| g11   | n/a   | BUFG/O          | None       |           0 |               3 |    2 |      0 |    0 |   1 |  0 |    0 |   0 |       0 | amc502_imp/sysclk11_in                   |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


16. Cell Type Counts per Global Clock: Region X0Y6
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           1 |             307 | 307 |      2 |    0 |   0 |  0 |    1 |   0 |       0 | clk                                 |
| g1    | n/a   | BUFG/O          | None       |           0 |             364 | 337 |     14 |   25 |   0 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk2 |
| g2    | n/a   | BUFG/O          | None       |           0 |              19 |   5 |      2 |   13 |   0 |  0 |    0 |   0 |       0 | fmc228_card0_imp/adc_clk            |
| g4    | n/a   | BUFG/O          | None       |           0 |              81 |  81 |      4 |    0 |   0 |  0 |    0 |   0 |       0 | clk20mhz                            |
+-------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


17. Cell Type Counts per Global Clock: Region X1Y6
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             497 |  492 |     13 |    0 |   0 |  5 |    0 |   0 |       0 | clk                                 |
| g1    | n/a   | BUFG/O          | None       |           0 |            2696 | 2646 |    297 |   47 |   0 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk2 |
| g2    | n/a   | BUFG/O          | None       |           0 |            1691 | 1645 |     53 |   36 |   0 |  4 |    0 |   0 |       0 | fmc228_card0_imp/adc_clk            |
| g4    | n/a   | BUFG/O          | None       |           0 |               5 |    5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk20mhz                            |
| g6    | n/a   | BUFG/O          | None       |           0 |               4 |    4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | independent_clock_bufg              |
| g12   | n/a   | BUFG/O          | None       |           0 |               1 |    0 |      0 |    0 |   1 |  0 |    0 |   0 |       0 | fpclkb                              |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


18. Cell Type Counts per Global Clock: Region X0Y7
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                      |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------+
| g1    | n/a   | BUFG/O          | None       |           0 |               6 |  0 |      0 |    6 |   0 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk2      |
| g2    | n/a   | BUFG/O          | None       |           0 |               6 |  0 |      0 |    6 |   0 |  0 |    0 |   0 |       0 | fmc228_card0_imp/adc_clk                 |
| g4    | n/a   | BUFG/O          | None       |           0 |               3 |  3 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | clk20mhz                                 |
| g16   | n/a   | BUFG/O          | None       |           1 |               0 |  0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | pcs_pma/U0/core_clocking_i/txoutclk_bufg |
| g18   | n/a   | BUFG/O          | None       |           0 |               1 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | fpclkg_bufg_n_0                          |
+-------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


19. Cell Type Counts per Global Clock: Region X1Y7
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------+
| g0    | n/a   | BUFG/O          | None       |           0 |             183 |  178 |     11 |    0 |   0 |  5 |    0 |   0 |       0 | clk                                 |
| g1    | n/a   | BUFG/O          | None       |           0 |             430 |  388 |     40 |   39 |   0 |  0 |    0 |   0 |       0 | pcs_pma/U0/core_clocking_i/userclk2 |
| g2    | n/a   | BUFG/O          | None       |           0 |            1647 | 1597 |     48 |   40 |   0 |  4 |    0 |   0 |       0 | fmc228_card0_imp/adc_clk            |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-------------------------------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


20. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-----+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-----+
| g0    | BUFG/O          | n/a               | clk100mhz1_p |      10.000 | {0.000 5.000} |          |        5205 |        0 |           2 | 20 | clk |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+-----+


+----+------+-------+
|    | X0   | X1    |
+----+------+-------+
| Y7 |    0 |   183 |
| Y6 |  308 |   497 |
| Y5 |    3 |  3564 |
| Y4 |    3 |   261 |
| Y3 |    2 |     0 |
| Y2 |   38 |     0 |
| Y1 |    0 |   179 |
| Y0 |    0 |   189 |
+----+------+-------+


21. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                 |
+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------+
| g1    | BUFG/O          | n/a               | clkout0 |       8.000 | {0.000 4.000} |          |        4393 |        0 |           0 |  0 | pcs_pma/U0/core_clocking_i/userclk2 |
+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+-------------------------------------+


+----+------+-------+
|    | X0   | X1    |
+----+------+-------+
| Y7 |    6 |   430 |
| Y6 |  364 |  2696 |
| Y5 |  101 |   796 |
| Y4 |    0 |     0 |
| Y3 |    0 |     0 |
| Y2 |    0 |     0 |
| Y1 |    0 |     0 |
| Y0 |    0 |     0 |
+----+------+-------+


22. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+
| g2    | BUFG/O          | n/a               | fmc228_dclkout0_p |       4.000 | {0.000 2.000} |          |        3374 |        0 |           0 |  8 | fmc228_card0_imp/adc_clk |
+-------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+


+----+-----+-------+
|    | X0  | X1    |
+----+-----+-------+
| Y7 |   6 |  1647 |
| Y6 |  19 |  1691 |
| Y5 |   0 |    19 |
| Y4 |   0 |     0 |
| Y3 |   0 |     0 |
| Y2 |   0 |     0 |
| Y1 |   0 |     0 |
| Y0 |   0 |     0 |
+----+-----+-------+


23. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                      |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+
| g3    | BUFG/O          | n/a               |       |             |               |          |         465 |        0 |           0 |  8 | fmc228_card1_imp/adc_clk |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y7 |  0 |    0 |
| Y6 |  0 |    0 |
| Y5 |  0 |   59 |
| Y4 |  0 |  358 |
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |   24 |
| Y0 |  0 |   32 |
+----+----+------+


24. Load Cell Placement Summary for Global Clock g4
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+----------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net      |
+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+----------+
| g4    | BUFG/O          | n/a               | mmcm_imp_n_4 |      50.000 | {0.000 25.000} |          |         257 |        0 |           0 |  0 | clk20mhz |
+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+----------+


+----+-----+------+
|    | X0  | X1   |
+----+-----+------+
| Y7 |   3 |    0 |
| Y6 |  81 |    5 |
| Y5 |   0 |  141 |
| Y4 |   0 |   26 |
| Y3 |   1 |    0 |
| Y2 |   0 |    0 |
| Y1 |   0 |    0 |
| Y0 |   0 |    0 |
+----+-----+------+


25. Load Cell Placement Summary for Global Clock g5
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                  |
+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------+
| g5    | BUFG/O          | n/a               | slave_bcoclk |      25.000 | {0.000 12.500} |          |         140 |        0 |           0 |  0 | amc502_imp/slave_bcoclk_bufg_imp_n_0 |
+-------+-----------------+-------------------+--------------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y7 |  0 |   0 |
| Y6 |  0 |   0 |
| Y5 |  0 |  96 |
| Y4 |  2 |  42 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


26. Load Cell Placement Summary for Global Clock g6
---------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                    |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------+
| g6    | BUFG/O          | n/a               | I_1   |       5.000 | {0.000 2.500} |          |         210 |        0 |           0 |  2 | independent_clock_bufg |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------+


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y7 |  0 |    0 |
| Y6 |  0 |    4 |
| Y5 |  0 |  188 |
| Y4 |  0 |   19 |
| Y3 |  0 |    0 |
| Y2 |  1 |    0 |
| Y1 |  0 |    0 |
| Y0 |  0 |    0 |
+----+----+------+


27. Load Cell Placement Summary for Global Clock g7
---------------------------------------------------

+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                |
+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------+
| g7    | BUFG/O          | n/a               | clkout1 |      16.000 | {0.000 8.000} |          |          64 |        0 |           0 |  1 | pcs_pma/U0/core_clocking_i/userclk |
+-------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y7 |  0 |   0 |
| Y6 |  0 |   0 |
| Y5 |  0 |  60 |
| Y4 |  0 |   5 |
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


28. Load Cell Placement Summary for Global Clock g8
---------------------------------------------------

+-------+-----------------+-------------------+---------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                 |
+-------+-----------------+-------------------+---------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------+
| g8    | BUFG/O          | n/a               | master_bcoclk |      25.000 | {0.000 12.500} |          |          30 |        0 |           1 |  0 | amc502_imp/clk13_in |
+-------+-----------------+-------------------+---------------+-------------+----------------+----------+-------------+----------+-------------+----+---------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y7 |  0 |   0 |
| Y6 |  0 |   0 |
| Y5 |  0 |  30 |
| Y4 |  0 |   0 |
| Y3 |  1 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


29. Load Cell Placement Summary for Global Clock g9
---------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                  |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------+
| g9    | BUFG/O          | n/a               | slave_sysclk |      12.500 | {0.000 6.250} |          |          25 |        0 |           0 |  0 | amc502_imp/slave_sysclk_bufg_imp_n_0 |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+--------------------------------------+


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y7 |  0 |   0 |
| Y6 |  0 |   0 |
| Y5 |  0 |   3 |
| Y4 |  7 |  11 |
| Y3 |  2 |   0 |
| Y2 |  2 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |   0 |
+----+----+-----+


30. Load Cell Placement Summary for Global Clock g10
----------------------------------------------------

+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock        | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                      |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+
| g10   | BUFG/O          | n/a               | clk125mhz2_p |       8.000 | {0.000 4.000} |          |           1 |        0 |           0 |  1 | pcs_pma/U0/core_clocking_i/gtrefclk_bufg |
+-------+-----------------+-------------------+--------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  2 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


31. Load Cell Placement Summary for Global Clock g11
----------------------------------------------------

+-------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                    |
+-------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------+
| g11   | BUFG/O          | n/a               | master_sysclk |      12.500 | {0.000 6.250} |          |           4 |        0 |           0 |  0 | amc502_imp/sysclk11_in |
+-------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  3 |
| Y4 |  0 |  0 |
| Y3 |  1 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


32. Load Cell Placement Summary for Global Clock g12
----------------------------------------------------

+-------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+-------------+----+--------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net    |
+-------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+-------------+----+--------+
| g12   | BUFG/O          | n/a               | amc502_fpclkb_p |      25.000 | {0.000 12.500} |          |           1 |        0 |           1 |  0 | fpclkb |
+-------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+-------------+----+--------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  1 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  1 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


33. Load Cell Placement Summary for Global Clock g13
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                |
+-------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+
| g13   | BUFG/O          | n/a               | I     |      25.000 | {0.000 12.500} |          |           0 |        0 |           1 |  0 | amc502_imp/CLKFBIN |
+-------+-----------------+-------------------+-------+-------------+----------------+----------+-------------+----------+-------------+----+--------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  1 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


34. Load Cell Placement Summary for Global Clock g14
----------------------------------------------------

+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                              |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+
| g14   | BUFG/O          | n/a               | Multiple |      25.000 | {0.000 12.500} |          |           0 |        0 |           1 |  0 | amc502_imp/slave_fb_bufg_imp_n_0 |
+-------+-----------------+-------------------+----------+-------------+----------------+----------+-------------+----------+-------------+----+----------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  1 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


35. Load Cell Placement Summary for Global Clock g15
----------------------------------------------------

+-------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+-------------+----+--------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net    |
+-------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+-------------+----+--------+
| g15   | BUFG/O          | n/a               | amc502_fpclka_p |      25.000 | {0.000 12.500} |          |           0 |        0 |           1 |  0 | fpclka |
+-------+-----------------+-------------------+-----------------+-------------+----------------+----------+-------------+----------+-------------+----+--------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  1 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


36. Load Cell Placement Summary for Global Clock g16
----------------------------------------------------

+-------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net                                      |
+-------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+
| g16   | BUFG/O          | n/a               | pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK |      16.000 | {0.000 8.000} |          |           0 |        0 |           1 |  0 | pcs_pma/U0/core_clocking_i/txoutclk_bufg |
+-------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+-------------+----+------------------------------------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  1 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


37. Load Cell Placement Summary for Global Clock g17
----------------------------------------------------

+-------+-----------------+-------------------+---------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net             |
+-------+-----------------+-------------------+---------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------+
| g17   | BUFG/O          | n/a               | mmcm_imp_n_12 |     100.000 | {0.000 50.000} |          |           0 |        1 |           0 |  0 | fpclke_bufg_n_0 |
+-------+-----------------+-------------------+---------------+-------------+----------------+----------+-------------+----------+-------------+----+-----------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  0 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


38. Load Cell Placement Summary for Global Clock g18
----------------------------------------------------

+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net             |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------+
| g18   | BUFG/O          | n/a               |       |             |               |          |           0 |        1 |           0 |  0 | fpclkg_bufg_n_0 |
+-------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+-------------+----+-----------------+


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y7 |  1 |  0 |
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y21 [get_cells pcs_pma/U0/core_clocking_i/bufg_userclk2]
set_property LOC BUFGCTRL_X0Y18 [get_cells pcs_pma/U0/core_clocking_i/bufg_userclk]
set_property LOC BUFGCTRL_X0Y25 [get_cells pcs_pma/U0/core_clocking_i/bufg_txoutclk]
set_property LOC BUFGCTRL_X0Y19 [get_cells pcs_pma/U0/core_clocking_i/bufg_gtrefclk]
set_property LOC BUFGCTRL_X0Y17 [get_cells clk200mhz_bufg_inst]
set_property LOC BUFGCTRL_X0Y4 [get_cells fpclkg_bufg]
set_property LOC BUFGCTRL_X0Y20 [get_cells fpclke_bufg]
set_property LOC BUFGCTRL_X0Y23 [get_cells fpclkb_bufg]
set_property LOC BUFGCTRL_X0Y24 [get_cells fpclka_bufg]
set_property LOC BUFGCTRL_X0Y1 [get_cells fmc228_card1_imp/jesd204_core_clk_bufg]
set_property LOC BUFGCTRL_X0Y16 [get_cells fmc228_card0_imp/jesd204_core_clk_bufg]
set_property LOC BUFGCTRL_X0Y22 [get_cells clk20mhz_bufg_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells clk100mhz1_bufg_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells amc502_imp/master_sysclk_bufg_imp]
set_property LOC BUFGCTRL_X0Y2 [get_cells amc502_imp/slave_sysclk_bufg_imp]
set_property LOC BUFGCTRL_X0Y8 [get_cells amc502_imp/slave_fb_bufg_imp]
set_property LOC BUFGCTRL_X0Y5 [get_cells amc502_imp/slave_bcoclk_bufg_imp]
set_property LOC BUFGCTRL_X0Y6 [get_cells amc502_imp/master_bcoclk_bufg_imp]
set_property LOC BUFGCTRL_X0Y7 [get_cells amc502_imp/master_fb_bufg_imp]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y128 [get_cells amc502_fpclke_obufds]
set_property LOC IOB_X0Y382 [get_cells fmc_trig_out_obufds]

# Location of clock ports
set_property LOC IOB_X0Y327 [get_ports amc502_fpclka_n]
set_property LOC IOB_X0Y328 [get_ports amc502_fpclka_p]
set_property LOC IOB_X0Y321 [get_ports amc502_fpclkb_n]
set_property LOC IOB_X0Y322 [get_ports amc502_fpclkb_p]
set_property LOC IOB_X0Y177 [get_ports amc502_fpclkg_n]
set_property LOC IOB_X0Y178 [get_ports amc502_fpclkg_p]
set_property LOC IPAD_X1Y99 [get_ports clk100mhz1_n]
set_property LOC IPAD_X1Y98 [get_ports clk100mhz1_p]
set_property LOC IPAD_X1Y167 [get_ports clk125mhz2_n]
set_property LOC IPAD_X1Y166 [get_ports clk125mhz2_p]
set_property LOC IPAD_X1Y195 [get_ports fmc228_dclkout0_n]
set_property LOC IPAD_X1Y39 [get_ports fmc228_dclkout0_n_card1]
set_property LOC IPAD_X1Y194 [get_ports fmc228_dclkout0_p]
set_property LOC IPAD_X1Y38 [get_ports fmc228_dclkout0_p_card1]

# Clock net "pcs_pma/U0/core_clocking_i/userclk2" driven by instance "pcs_pma/U0/core_clocking_i/bufg_userclk2" located at site "BUFGCTRL_X0Y21"
#startgroup
create_pblock {CLKAG_pcs_pma/U0/core_clocking_i/userclk2}
add_cells_to_pblock [get_pblocks  {CLKAG_pcs_pma/U0/core_clocking_i/userclk2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcs_pma/U0/core_clocking_i/userclk2"}]]]
resize_pblock [get_pblocks {CLKAG_pcs_pma/U0/core_clocking_i/userclk2}] -add {CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X0Y7:CLOCKREGION_X0Y7 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "pcs_pma/U0/core_clocking_i/userclk" driven by instance "pcs_pma/U0/core_clocking_i/bufg_userclk" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_pcs_pma/U0/core_clocking_i/userclk}
add_cells_to_pblock [get_pblocks  {CLKAG_pcs_pma/U0/core_clocking_i/userclk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcs_pma/U0/core_clocking_i/userclk"}]]]
resize_pblock [get_pblocks {CLKAG_pcs_pma/U0/core_clocking_i/userclk}] -add {CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "pcs_pma/U0/core_clocking_i/gtrefclk_bufg" driven by instance "pcs_pma/U0/core_clocking_i/bufg_gtrefclk" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock {CLKAG_pcs_pma/U0/core_clocking_i/gtrefclk_bufg}
add_cells_to_pblock [get_pblocks  {CLKAG_pcs_pma/U0/core_clocking_i/gtrefclk_bufg}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="pcs_pma/U0/core_clocking_i/gtrefclk_bufg"}]]]
resize_pblock [get_pblocks {CLKAG_pcs_pma/U0/core_clocking_i/gtrefclk_bufg}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "independent_clock_bufg" driven by instance "clk200mhz_bufg_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_independent_clock_bufg}
add_cells_to_pblock [get_pblocks  {CLKAG_independent_clock_bufg}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="independent_clock_bufg"}]]]
resize_pblock [get_pblocks {CLKAG_independent_clock_bufg}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "fmc228_card1_imp/adc_clk" driven by instance "fmc228_card1_imp/jesd204_core_clk_bufg" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_fmc228_card1_imp/adc_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_fmc228_card1_imp/adc_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="fmc228_card1_imp/adc_clk"}]]]
resize_pblock [get_pblocks {CLKAG_fmc228_card1_imp/adc_clk}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "fmc228_card0_imp/adc_clk" driven by instance "fmc228_card0_imp/jesd204_core_clk_bufg" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_fmc228_card0_imp/adc_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_fmc228_card0_imp/adc_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="fmc228_card0_imp/adc_clk"}]]]
resize_pblock [get_pblocks {CLKAG_fmc228_card0_imp/adc_clk}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X0Y7:CLOCKREGION_X0Y7 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "clk20mhz" driven by instance "clk20mhz_bufg_inst" located at site "BUFGCTRL_X0Y22"
#startgroup
create_pblock {CLKAG_clk20mhz}
add_cells_to_pblock [get_pblocks  {CLKAG_clk20mhz}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk20mhz"}]]]
resize_pblock [get_pblocks {CLKAG_clk20mhz}] -add {CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X0Y7:CLOCKREGION_X0Y7 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "clk" driven by instance "clk100mhz1_bufg_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=mmcm_imp && NAME!=amc502_imp/slave_pll_imp} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk"}]]]
resize_pblock [get_pblocks {CLKAG_clk}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6 CLOCKREGION_X1Y7:CLOCKREGION_X1Y7}
#endgroup

# Clock net "amc502_imp/sysclk11_in" driven by instance "amc502_imp/master_sysclk_bufg_imp" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_amc502_imp/sysclk11_in}
add_cells_to_pblock [get_pblocks  {CLKAG_amc502_imp/sysclk11_in}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="amc502_imp/sysclk11_in"}]]]
resize_pblock [get_pblocks {CLKAG_amc502_imp/sysclk11_in}] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "amc502_imp/slave_sysclk_bufg_imp_n_0" driven by instance "amc502_imp/slave_sysclk_bufg_imp" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_amc502_imp/slave_sysclk_bufg_imp_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_amc502_imp/slave_sysclk_bufg_imp_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="amc502_imp/slave_sysclk_bufg_imp_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_amc502_imp/slave_sysclk_bufg_imp_n_0}] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "amc502_imp/slave_bcoclk_bufg_imp_n_0" driven by instance "amc502_imp/slave_bcoclk_bufg_imp" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock {CLKAG_amc502_imp/slave_bcoclk_bufg_imp_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_amc502_imp/slave_bcoclk_bufg_imp_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="amc502_imp/slave_bcoclk_bufg_imp_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_amc502_imp/slave_bcoclk_bufg_imp_n_0}] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup

# Clock net "amc502_imp/clk13_in" driven by instance "amc502_imp/master_bcoclk_bufg_imp" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock {CLKAG_amc502_imp/clk13_in}
add_cells_to_pblock [get_pblocks  {CLKAG_amc502_imp/clk13_in}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=amc502_imp/slave_pll_imp} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="amc502_imp/clk13_in"}]]]
resize_pblock [get_pblocks {CLKAG_amc502_imp/clk13_in}] -add {CLOCKREGION_X1Y5:CLOCKREGION_X1Y5}
#endgroup
