--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/jaxc/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml leon3mp.twx leon3mp.ncd -o leon3mp.twr
leon3mp.pcf -ucf leon3mp.ucf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen0/xc3s.v/dll0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
"clkgen0_xc3s_v_clk0B" TS_sys_clk_pin         * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19843750 paths analyzed, 13272 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.752ns.
--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP48_X1Y11.C12), 281916 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9
    SLICE_X29Y53.A6      net (fanout=2)        1.599   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
    SLICE_X29Y53.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/_n0323_inv7
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1321
    DSP48_X1Y8.A9        net (fanout=11)       1.756   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(9)
    DSP48_X1Y8.P47       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y9.C36       net (fanout=18)       1.148   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y10.PCIN0    net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_0
    DSP48_X1Y10.P29      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y11.C12      net (fanout=1)        2.080   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P29_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y11.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (12.754ns logic, 6.642ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9
    SLICE_X29Y53.A6      net (fanout=2)        1.599   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
    SLICE_X29Y53.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/_n0323_inv7
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1321
    DSP48_X1Y8.A9        net (fanout=11)       1.756   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(9)
    DSP48_X1Y8.P47       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y9.C36       net (fanout=18)       1.148   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y10.PCIN9    net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y10.P29      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y11.C12      net (fanout=1)        2.080   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P29_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y11.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (12.754ns logic, 6.642ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9
    SLICE_X29Y53.A6      net (fanout=2)        1.599   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
    SLICE_X29Y53.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/_n0323_inv7
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1321
    DSP48_X1Y8.A9        net (fanout=11)       1.756   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(9)
    DSP48_X1Y8.P47       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y9.C36       net (fanout=18)       1.148   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y10.PCIN1    net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_1
    DSP48_X1Y10.P29      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y11.C12      net (fanout=1)        2.080   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P29_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y11.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.396ns (12.754ns logic, 6.642ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP48_X1Y11.C11), 281916 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9
    SLICE_X29Y53.A6      net (fanout=2)        1.599   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
    SLICE_X29Y53.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/_n0323_inv7
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1321
    DSP48_X1Y8.A9        net (fanout=11)       1.756   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(9)
    DSP48_X1Y8.P47       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y9.C36       net (fanout=18)       1.148   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y9.PCOUT0    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y10.PCIN0    net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_0
    DSP48_X1Y10.P28      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y11.C11      net (fanout=1)        1.798   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P28_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y11.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.114ns (12.754ns logic, 6.360ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9
    SLICE_X29Y53.A6      net (fanout=2)        1.599   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
    SLICE_X29Y53.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/_n0323_inv7
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1321
    DSP48_X1Y8.A9        net (fanout=11)       1.756   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(9)
    DSP48_X1Y8.P47       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y9.C36       net (fanout=18)       1.148   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y10.PCIN9    net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_9
    DSP48_X1Y10.P28      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y11.C11      net (fanout=1)        1.798   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P28_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y11.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.114ns (12.754ns logic, 6.360ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9 to leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CQ      Tcko                  0.525   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1_9
    SLICE_X29Y53.A6      net (fanout=2)        1.599   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_op1(9)
    SLICE_X29Y53.A       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/_n0323_inv7
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.ex_op1321
    DSP48_X1Y8.A9        net (fanout=11)       1.756   leon3gen.cpu[0].u0/leon3x0/p0/divi_op1(9)
    DSP48_X1Y8.P47       Tdspdo_A_P            3.926   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod
    DSP48_X1Y9.C36       net (fanout=18)       1.148   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod_P47_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y9.PCOUT1    Tdspdo_C_PCOUT        3.149   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1
    DSP48_X1Y10.PCIN1    net (fanout=1)        0.059   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod1_PCOUT_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_PCIN_1
    DSP48_X1Y10.P28      Tdspdo_PCIN_P         2.645   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2
    DSP48_X1Y11.C11      net (fanout=1)        1.798   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod2_P28_to_xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    DSP48_X1Y11.CLK      Tdspdck_C_PREG        2.250   leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
                                                       leon3gen.cpu[0].u0/leon3x0/p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/Mmult_prod3
    -------------------------------------------------  ---------------------------
    Total                                     19.114ns (12.754ns logic, 6.360ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2 (SLICE_X30Y43.A4), 1074 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_1 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.133ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.456 - 0.455)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_1 to leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.BQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_1
    SLICE_X21Y36.B2      net (fanout=124)      3.018   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate(1)
    SLICE_X21Y36.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_pc(29)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_X_49_o_Mux_402_o211
    SLICE_X12Y51.D3      net (fanout=29)       2.676   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_X_49_o_Mux_402_o21
    SLICE_X12Y51.DMUX    Tilo                  0.298   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/ico_hold_r_nomds_AND_2763_o
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.rdatasel2_SW0
    SLICE_X12Y51.B1      net (fanout=1)        0.772   N110
    SLICE_X12Y51.B       Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/ico_hold_r_nomds_AND_2763_o
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.rdatasel2
    SLICE_X30Y52.B3      net (fanout=44)       2.935   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.rdatasel(1)
    SLICE_X30Y52.B       Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_set_0
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.set22
    SLICE_X33Y32.C3      net (fanout=32)       3.458   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.set21
    SLICE_X33Y32.C       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_1(26)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/dco_set(0)95
    SLICE_X25Y44.D3      net (fanout=3)        1.843   leon3gen.cpu[0].u0/leon3x0/p0/iu/dco_set(0)_mmx_out17
    SLICE_X25Y44.D       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT162
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT163
    SLICE_X30Y43.A4      net (fanout=1)        2.098   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT162
    SLICE_X30Y43.CLK     Tas                   0.339   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT164
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2
    -------------------------------------------------  ---------------------------
    Total                                     19.133ns (2.333ns logic, 16.800ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_0 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.727ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.456 - 0.455)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_0 to leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_0
    SLICE_X21Y36.B5      net (fanout=67)       2.612   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate(0)
    SLICE_X21Y36.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_pc(29)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_X_49_o_Mux_402_o211
    SLICE_X12Y51.D3      net (fanout=29)       2.676   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_X_49_o_Mux_402_o21
    SLICE_X12Y51.DMUX    Tilo                  0.298   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/ico_hold_r_nomds_AND_2763_o
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.rdatasel2_SW0
    SLICE_X12Y51.B1      net (fanout=1)        0.772   N110
    SLICE_X12Y51.B       Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/ico_hold_r_nomds_AND_2763_o
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.rdatasel2
    SLICE_X30Y52.B3      net (fanout=44)       2.935   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.rdatasel(1)
    SLICE_X30Y52.B       Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_set_0
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.set22
    SLICE_X33Y32.C3      net (fanout=32)       3.458   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.set21
    SLICE_X33Y32.C       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_1(26)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/dco_set(0)95
    SLICE_X25Y44.D3      net (fanout=3)        1.843   leon3gen.cpu[0].u0/leon3x0/p0/iu/dco_set(0)_mmx_out17
    SLICE_X25Y44.D       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT162
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT163
    SLICE_X30Y43.A4      net (fanout=1)        2.098   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT162
    SLICE_X30Y43.CLK     Tas                   0.339   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT164
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2
    -------------------------------------------------  ---------------------------
    Total                                     18.727ns (2.333ns logic, 16.394ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_2 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.661ns (Levels of Logic = 7)
  Clock Path Skew:      0.001ns (0.456 - 0.455)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_2 to leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.CQ      Tcko                  0.430   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate(2)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate_2
    SLICE_X21Y36.B6      net (fanout=144)      2.546   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_dstate(2)
    SLICE_X21Y36.B       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_pc(29)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_X_49_o_Mux_402_o211
    SLICE_X12Y51.D3      net (fanout=29)       2.676   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_r_dstate[3]_X_49_o_Mux_402_o21
    SLICE_X12Y51.DMUX    Tilo                  0.298   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/ico_hold_r_nomds_AND_2763_o
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.rdatasel2_SW0
    SLICE_X12Y51.B1      net (fanout=1)        0.772   N110
    SLICE_X12Y51.B       Tilo                  0.235   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/ico_hold_r_nomds_AND_2763_o
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.rdatasel2
    SLICE_X30Y52.B3      net (fanout=44)       2.935   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dctrl.rdatasel(1)
    SLICE_X30Y52.B       Tilo                  0.254   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_set_0
                                                       leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.set22
    SLICE_X33Y32.C3      net (fanout=32)       3.458   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/Mmux_dctrl.set21
    SLICE_X33Y32.C       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_1(26)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/dco_set(0)95
    SLICE_X25Y44.D3      net (fanout=3)        1.843   leon3gen.cpu[0].u0/leon3x0/p0/iu/dco_set(0)_mmx_out17
    SLICE_X25Y44.D       Tilo                  0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT162
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT163
    SLICE_X30Y43.A4      net (fanout=1)        2.098   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT162
    SLICE_X30Y43.CLK     Tas                   0.339   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0(3)
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_m_dci_size[1]_dco_set[0]_wide_mux_464_OUT164
                                                       leon3gen.cpu[0].u0/leon3x0/p0/iu/r_x_data_0_2
    -------------------------------------------------  ---------------------------
    Total                                     18.661ns (2.333ns logic, 16.328ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rst0/r_3 (SLICE_X4Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst0/r_2 (FF)
  Destination:          rst0/r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst0/r_2 to rst0/r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y30.CQ       Tcko                  0.200   rst0/r(3)
                                                       rst0/r_2
    SLICE_X4Y30.DX       net (fanout=2)        0.144   rst0/r(2)
    SLICE_X4Y30.CLK      Tckdi       (-Th)    -0.048   rst0/r(3)
                                                       rst0/r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Paths for end point mg2.sr1/r_writedata_26_1 (SLICE_X24Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mg2.sr1/r_writedata_26_1 (FF)
  Destination:          mg2.sr1/r_writedata_26_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mg2.sr1/r_writedata_26_1 to mg2.sr1/r_writedata_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y9.AQ       Tcko                  0.200   mg2.sr1/r_writedata_26_1
                                                       mg2.sr1/r_writedata_26_1
    SLICE_X24Y9.A6       net (fanout=1)        0.018   mg2.sr1/r_writedata_26_1
    SLICE_X24Y9.CLK      Tah         (-Th)    -0.190   mg2.sr1/r_writedata_26_1
                                                       mg2.sr1/mux361524
                                                       mg2.sr1/r_writedata_26_1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point ua1.uart1/r_tshift_4 (SLICE_X4Y9.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ua1.uart1/r_tshift_4 (FF)
  Destination:          ua1.uart1/r_tshift_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 20.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ua1.uart1/r_tshift_4 to ua1.uart1/r_tshift_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y9.AQ        Tcko                  0.200   ua1.uart1/r_tshift(5)
                                                       ua1.uart1/r_tshift_4
    SLICE_X4Y9.A6        net (fanout=3)        0.025   ua1.uart1/r_tshift(4)
    SLICE_X4Y9.CLK       Tah         (-Th)    -0.190   ua1.uart1/r_tshift(5)
                                                       ua1.uart1/Mmux_uartop.v_tshift5
                                                       ua1.uart1/r_tshift_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP "clkgen0_xc3s_v_clk0B" TS_sys_clk_pin
        * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Logical resource: leon3gen.dsugen.dsu0/x0/tb0.mem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKB
  Location pin: RAMB16_X0Y6.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: leon3gen.cpu[0].u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Logical resource: leon3gen.cpu[0].u0/leon3x0/tbmem_gen.tbmem0/mem0[1].ram0/nopar.s64.xc2v.x0/a8.r0/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.876ns|            0|            0|            0|     19843750|
| TS_clkgen0_xc3s_v_clk0B       |     20.000ns|     19.752ns|          N/A|            0|            0|     19843750|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.752|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19843750 paths, 0 nets, and 34795 connections

Design statistics:
   Minimum period:  19.752ns{1}   (Maximum frequency:  50.628MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 11 16:14:21 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 510 MB



