[2024-12-03 00:21:47.048346] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-03 00:21:47.048517] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-03 00:21:47.048675] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_9890_temp/
[2024-12-03 00:21:47.048891] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/tag_ram.py
[2024-12-03 00:21:47.049960] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/
[2024-12-03 00:21:47.050228] [openram.globals/install_conda]: Creating conda setup...
[2024-12-03 00:21:47.052587] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-03 00:21:47.052825] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-03 00:21:47.053032] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-03 00:21:47.061179] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_9890_temp/
[2024-12-03 00:21:47.297818] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-03 00:21:48.930682] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-03 00:21:48.942993] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-03 00:21:48.957650] [openram.verify/<module>]: Initializing verify...
[2024-12-03 00:21:48.970009] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-03 00:21:48.971098] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-03 00:21:48.971178] |==============================================================================|
[2024-12-03 00:21:48.971220] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-03 00:21:48.971254] |=========                                                            =========|
[2024-12-03 00:21:48.971285] |=========               VLSI Design and Automation Lab               =========|
[2024-12-03 00:21:48.971317] |=========        Computer Science and Engineering Department         =========|
[2024-12-03 00:21:48.971346] |=========            University of California Santa Cruz             =========|
[2024-12-03 00:21:48.971375] |=========                                                            =========|
[2024-12-03 00:21:48.971407] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-03 00:21:48.971436] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-03 00:21:48.971465] |=========                See LICENSE for license info                =========|
[2024-12-03 00:21:48.971494] |==============================================================================|
[2024-12-03 00:21:48.971532] ** Start: 12/03/2024 00:21:48
[2024-12-03 00:21:48.971565] Technology: freepdk45
[2024-12-03 00:21:48.971595] Total size: 20480 bits
[2024-12-03 00:21:48.971635] Word size: 20
Words: 1024
Banks: 1
[2024-12-03 00:21:48.971668] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-03 00:21:48.971698] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-03 00:21:48.971727] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-03 00:21:48.971755] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-03 00:21:48.971783] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-03 00:21:48.971814] Only generating nominal corner timing.
[2024-12-03 00:21:48.971844] Words per row: None
[2024-12-03 00:21:48.971928] Output files are: 
[2024-12-03 00:21:48.971971] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.lvs
[2024-12-03 00:21:48.972022] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.sp
[2024-12-03 00:21:48.972054] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.v
[2024-12-03 00:21:48.972082] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.lib
[2024-12-03 00:21:48.972109] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.py
[2024-12-03 00:21:48.972137] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.html
[2024-12-03 00:21:48.972165] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.log
[2024-12-03 00:21:48.972193] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.lef
[2024-12-03 00:21:48.972238] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.gds
[2024-12-03 00:21:48.987333] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 8
[2024-12-03 00:21:48.987679] [openram.sram_config/recompute_sizes]: Rows: 128 Cols: 160
[2024-12-03 00:21:48.988014] [openram.sram_config/recompute_sizes]: Row addr size: 7 Col addr size: 3 Bank addr size: 10
[2024-12-03 00:21:48.988324] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=8
[2024-12-03 00:21:49.007644] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_capped_replica_bitcell_array 128 x 160
[2024-12-03 00:21:49.008151] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_capped_replica_bitcell_array 128 x 160 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-03 00:21:49.009839] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_replica_bitcell_array 128 x 160
[2024-12-03 00:21:49.010467] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_replica_bitcell_array 128 x 160 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-03 00:21:49.011790] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_bitcell_array 128 x 160
[2024-12-03 00:21:49.012521] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_bitcell_array 128 x 160
[2024-12-03 00:24:30.002645] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_replica_column 130 x 1
[2024-12-03 00:24:30.080195] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_replica_column_0 130 x 1
[2024-12-03 00:24:30.143771] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dummy_array 1 x 160
[2024-12-03 00:24:31.232929] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dummy_array_0 1 x 162
[2024-12-03 00:24:31.338229] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dummy_array_1 1 x 162
[2024-12-03 00:24:31.441480] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dummy_array_2 132 x 1
[2024-12-03 00:24:31.504343] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dummy_array_3 132 x 1
[2024-12-03 00:24:31.989089] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-03 00:24:31.998876] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-03 00:24:32.021495] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-03 00:24:32.189434] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_wordline_driver_array
[2024-12-03 00:24:32.190845] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-03 00:24:32.286190] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-03 00:24:32.385949] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_precharge_array
[2024-12-03 00:24:32.461954] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_column_mux_array
[2024-12-03 00:24:32.603994] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_write_driver_array
[2024-12-03 00:24:32.733290] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_precharge_array_0
[2024-12-03 00:24:32.809240] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_sense_amp_array
[2024-12-03 00:24:32.828890] [openram.modules.column_mux_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_column_mux_array_0
[2024-12-03 00:24:33.090171] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-03 00:24:33.095030] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-03 00:24:33.343707] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_row_addr_dff rows=7 cols=1
[2024-12-03 00:24:33.348189] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_col_addr_dff rows=1 cols=3
[2024-12-03 00:24:33.350092] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_data_dff rows=1 cols=20
[2024-12-03 00:24:33.359775] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-03 00:24:33.360894] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dff_buf
[2024-12-03 00:24:33.368288] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dff_buf_array
[2024-12-03 00:24:33.369016] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_20_1024_freepdk45_dff_buf_0
[2024-12-03 00:24:33.372370] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-03 00:24:33.375030] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-03 00:24:33.380681] [openram.modules.pbuf/__init__]: creating pbuf with size of 160
[2024-12-03 00:24:33.404218] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-03 00:24:33.422199] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-03 00:24:33.433635] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-03 00:24:33.434478] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-03 00:24:33.441206] [openram.modules.pand3/__init__]: Creating pand3 pand3_1
[2024-12-03 00:24:33.442014] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-03 00:24:33.447937] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-12-03 00:24:33.464501] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-03 00:24:33.492774] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-03 00:24:33.504806] ** Submodules: 164.5 seconds
[2024-12-03 00:24:33.519853] ** Placement: 0.0 seconds
[2024-12-03 00:26:49.682194] [openram.base.hierarchy_layout/get_bbox]: Size: 269.04 x 254.29000000000002 with perimeter margin 0
[2024-12-03 00:26:49.787326] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-03 00:26:49.787869] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-03 00:26:49.788357] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-03 00:26:49.788783] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-03 00:27:44.067571] ** Routing: 190.5 seconds
[2024-12-03 00:27:44.070855] ** Verification: 0.0 seconds
[2024-12-03 00:27:44.070950] ** SRAM creation: 355.1 seconds
[2024-12-03 00:27:44.071004] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.sp
[2024-12-03 00:27:44.412459] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733185664411040672
[2024-12-03 00:27:44.447242] ** Spice writing: 0.4 seconds
[2024-12-03 00:27:44.447333] DELAY: Writing stimulus...
[2024-12-03 00:27:45.872095] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_20_1024_freepdk45.xbank0.bl_1_159
[2024-12-03 00:27:45.875865] ** DELAY: 1.4 seconds
[2024-12-03 00:27:46.217054] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.gds
[2024-12-03 00:27:46.798383] ** GDS: 0.6 seconds
[2024-12-03 00:27:46.798512] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.lef
[2024-12-03 00:27:46.807539] ** LEF: 0.0 seconds
[2024-12-03 00:27:46.807613] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.lvs.sp
[2024-12-03 00:27:47.142197] ** LVS writing: 0.3 seconds
[2024-12-03 00:27:47.142323] LIB: Characterizing... 
[2024-12-03 00:27:47.144492] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-03 00:27:47.145206] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-03 00:27:47.145710] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-03 00:27:47.146128] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-03 00:27:47.146515] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-03 00:27:47.146967] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45_TT_1p0V_25C.lib
[2024-12-03 00:27:47.148131] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-03 00:27:48.411976] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 5.282595608444441 mW
[2024-12-03 00:27:48.412613] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.021805 mW
[2024-12-03 00:27:48.413403] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-03 00:27:48.414227] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.339920735111283, 0.000716101171875
[2024-12-03 00:27:48.414982] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.34014127026753305, 0.0007381546875
[2024-12-03 00:27:48.415700] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.341023410892533, 0.00082636875
[2024-12-03 00:27:48.416376] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.339920735111283, 0.000716101171875
[2024-12-03 00:27:48.417054] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.34014127026753305, 0.0007381546875
[2024-12-03 00:27:48.417735] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.341023410892533, 0.00082636875
[2024-12-03 00:27:48.418409] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.339920735111283, 0.000716101171875
[2024-12-03 00:27:48.419103] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.34014127026753305, 0.0007381546875
[2024-12-03 00:27:48.419785] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.341023410892533, 0.00082636875
[2024-12-03 00:27:48.428743] ** Characterization: 1.3 seconds
[2024-12-03 00:27:48.428898] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.py
[2024-12-03 00:27:48.428949] ** Config: 0.0 seconds
[2024-12-03 00:27:48.431738] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.html
[2024-12-03 00:27:48.434680] ** Datasheet: 0.0 seconds
[2024-12-03 00:27:48.434747] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_20_1024_freepdk45/sram_0rw1r1w_20_1024_freepdk45.v
[2024-12-03 00:27:48.434895] ** Verilog: 0.0 seconds
[2024-12-03 00:27:48.435697] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_9890_temp/
[2024-12-03 00:27:48.437260] ** End: 359.5 seconds
