/* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
 * All rights reserved.
 *
 * This software is supplied "AS IS" without any warranties.
 * RDA assumes no responsibility or liability for the use of the software,
 * conveys no license or title under any patent, copyright, or mask work
 * right to the product. RDA reserves the right to make changes in the
 * software without notification.  RDA also make no representation or
 * warranty that such application will be suitable for the specified use
 * without further testing or modification.
 */

#ifndef _GLOBALS_H_
#define _GLOBALS_H_

// Auto generated (v1.0-38-g167fa99). Don't edit it manually!

#define NB_BITS_ADDR (32)
#define SYS_IFC1_NB_STD_CHANNEL (4)
#define SYS_IFC2_NB_STD_CHANNEL (14)
#define BB_IFC_NB_STD_CHANNEL (2)
#define SYS_MID_RR_END (35)
#define SYS_NB_MASTERS (35)
#define SYS_NB_BITS_SLAVE (4)
#define SYS_SID_END (13)
#define SYS_NB_SLAVES (13)
#define SYS1_NB_BITS_PADDR (12)
#define SYS_APB1_STEP (0x1000)
#define SYS2_NB_BITS_PADDR (12)
#define SYS_APB2_STEP (0x1000)
#define SYS_NB_IRQ (86)
#define BB_NB_BITS_PADDR (12)
#define BB_APB_STEP (0x1000)
#define BB_NB_PSEL (49)

typedef enum
{
    SYS_MID_STARC1 = 0,
    SYS_MID_STARC2 = 1,
    SYS_MID_STARS1 = 2,
    SYS_MID_STARS2 = 3,
    SYS_MID_SYSIFC1_STDCH0 = 4,
    SYS_MID_SYSIFC1_STDCH1 = 5,
    SYS_MID_SYSIFC1_STDCH2 = 6,
    SYS_MID_SYSIFC1_STDCH3 = 7,
    SYS_MID_DMA = 8,
    SYS_MID_CE_PUB = 9,
    SYS_MID_CE_SEC = 10,
    SYS_MID_F8 = 11,
    SYS_MID_NBIOT = 12,
    SYS_MID_RFIF = 13,
    SYS_MID_RSVD_14 = 14,
    SYS_MID_RSVD_15 = 15,
    SYS_MID_SYSIFC2_STDCH0 = 16,
    SYS_MID_SYSIFC2_STDCH1 = 17,
    SYS_MID_SYSIFC2_STDCH2 = 18,
    SYS_MID_SYSIFC2_STDCH3 = 19,
    SYS_MID_SYSIFC2_STDCH4 = 20,
    SYS_MID_SYSIFC2_STDCH5 = 21,
    SYS_MID_SYSIFC2_STDCH6 = 22,
    SYS_MID_SYSIFC2_STDCH7 = 23,
    SYS_MID_SYSIFC2_STDCH8 = 24,
    SYS_MID_SYSIFC2_STDCH9 = 25,
    SYS_MID_SYSIFC2_STDCH10 = 26,
    SYS_MID_SYSIFC2_STDCH11 = 27,
    SYS_MID_SYSIFC2_STDCH12 = 28,
    SYS_MID_SYSIFC2_STDCH13 = 29,
    SYS_MID_SYSIFC2_DBGCH = 30,
    SYS_MID_RSVD_31 = 31,
    SYS_MID_BBIFC_STDCH0 = 32,
    SYS_MID_BBIFC_STDCH1 = 33,
    SYS_MID_BBIFC_RFSPICH = 34,
} SYS_MASTER_ID_T;

typedef enum
{
    SYS_SID_STARTCM = 0,
    SYS_SID_RAM0 = 1,
    SYS_SID_RAM1 = 2,
    SYS_SID_RAM2 = 3,
    SYS_SID_RAM3 = 4,
    SYS_SID_PSRAM = 5,
    SYS_SID_FLASH = 6,
    SYS_SID_SYSDEC1 = 7,
    SYS_SID_SYSDEC2 = 8,
    SYS_SID_BBDEC = 9,
    SYS_SID_NBIOT = 10,
    SYS_SID_FLASH_EXT = 11,
    SYS_SID_STARMTBRAM = 12,
} SYS_SLAVE_ID_T;

typedef enum
{
    SYS_ID1_UART1 = 0,
    SYS_ID1_UART2 = 1,
    SYS_ID1_GPIO1 = 2,
    SYS_ID1_GPT1 = 3,
    SYS_ID1_PWR_CTRL = 4,
    SYS_ID1_NB_LPS = 5,
    SYS_ID1_TIMER1 = 6,
    SYS_ID1_IOMUX1 = 7,
    SYS_ID1_IOMUX2 = 8,
    SYS_ID1_SYS_WDT = 9,
    SYS_ID1_RSVD0_0 = 10,
    SYS_ID1_RSVD0_1 = 11,
    SYS_ID1_RSVD0_2 = 12,
    SYS_ID1_RSVD0_3 = 13,
    SYS_ID1_SYS_IFC1 = 14,
} SYS1_MODULE_ID_T;

typedef enum
{
    SYS_ID2_SCI2 = 0,
    SYS_ID2_SPI1 = 1,
    SYS_ID2_SPI2 = 2,
    SYS_ID2_DEBUG_UART = 3,
    SYS_ID2_UART3 = 4,
    SYS_ID2_UART4 = 5,
    SYS_ID2_UART5 = 6,
    SYS_ID2_SDMMC2 = 7,
    SYS_ID2_I2S = 8,
    SYS_ID2_RSVD0_0 = 9,
    SYS_ID2_RSVD0_1 = 10,
    SYS_ID2_RSVD0_2 = 11,
    SYS_ID2_RSVD0_3 = 12,
    SYS_ID2_RSVD0_4 = 13,
    SYS_ID2_SYS_IFC2 = 14,
    SYS_ID2_DEBUG_HOST = 15,
    SYS_ID2_GPIO2 = 16,
    SYS_ID2_GPT2 = 17,
    SYS_ID2_KEYPAD = 18,
    SYS_ID2_SEG_LCD = 19,
    SYS_ID2_I2C1 = 20,
    SYS_ID2_I2C2 = 21,
    SYS_ID2_I2C3 = 22,
    SYS_ID2_TIMER2 = 23,
    SYS_ID2_DMA = 24,
    SYS_ID2_CTRL = 25,
    SYS_ID2_ROM_PATCH = 26,
    SYS_ID2_RSVD1_0 = 27,
    SYS_ID2_PSRAM8_CTRL = 28,
    SYS_ID2_RSVD1_1 = 29,
    SYS_ID2_RSVD1_2 = 30,
    SYS_ID2_RSVD1_3 = 31,
    SYS_ID2_RSVD2_0 = 32,
    SYS_ID2_RSVD2_1 = 33,
    SYS_ID2_RSVD2_2 = 34,
    SYS_ID2_RSVD2_3 = 35,
    SYS_ID2_RSVD2_4 = 36,
    SYS_ID2_RSVD2_5 = 37,
    SYS_ID2_RSVD2_6 = 38,
    SYS_ID2_RSVD2_7 = 39,
    SYS_ID2_RSVD2_8 = 40,
    SYS_ID2_RSVD2_9 = 41,
    SYS_ID2_RSVD2_10 = 42,
    SYS_ID2_RSVD2_11 = 43,
    SYS_ID2_RSVD2_12 = 44,
    SYS_ID2_RSVD2_13 = 45,
    SYS_ID2_RSVD2_14 = 46,
    SYS_ID2_RSVD2_15 = 47,
    SYS_ID2_MED = 48,
    SYS_ID2_MED_H = 49,
    SYS_ID2_CE_SEC = 50,
    SYS_ID2_CE_SEC_H = 51,
    SYS_ID2_CE_PUB = 52,
    SYS_ID2_CE_PUB_H = 53,
    SYS_ID2_EFUSE = 54,
    SYS_ID2_EFUSE_H = 55,
    SYS_ID2_RSVD3_0 = 56,
    SYS_ID2_RSVD3_1 = 57,
    SYS_ID2_RSVD3_2 = 58,
    SYS_ID2_RSVD3_3 = 59,
    SYS_ID2_RSVD3_4 = 60,
    SYS_ID2_RSVD3_5 = 61,
    SYS_ID2_SPIFLASH = 62,
    SYS_ID2_SPIFLASH_EXT = 63,
    SYS_ID2_ADI_IF = 64,
    SYS_ID2_ADI_IF_41 = 65,
    SYS_ID2_ADI_IF_42 = 66,
    SYS_ID2_ADI_IF_43 = 67,
    SYS_ID2_ADI_IF_44 = 68,
    SYS_ID2_ADI_IF_45 = 69,
    SYS_ID2_ADI_IF_46 = 70,
    SYS_ID2_ADI_IF_47 = 71,
    SYS_ID2_ADI_IF_48 = 72,
    SYS_ID2_ADI_IF_49 = 73,
    SYS_ID2_ADI_IF_4A = 74,
    SYS_ID2_ADI_IF_4B = 75,
    SYS_ID2_ADI_IF_4C = 76,
    SYS_ID2_ADI_IF_4D = 77,
    SYS_ID2_ADI_IF_4E = 78,
    SYS_ID2_ADI_IF_4F = 79,
    SYS_ID2_ADI_IF_50 = 80,
    SYS_ID2_ADI_IF_51 = 81,
    SYS_ID2_ADI_IF_52 = 82,
    SYS_ID2_ADI_IF_53 = 83,
    SYS_ID2_ADI_IF_54 = 84,
    SYS_ID2_ADI_IF_55 = 85,
    SYS_ID2_ADI_IF_56 = 86,
    SYS_ID2_ADI_IF_57 = 87,
    SYS_ID2_ADI_IF_58 = 88,
    SYS_ID2_ADI_IF_59 = 89,
    SYS_ID2_ADI_IF_5A = 90,
    SYS_ID2_ADI_IF_5B = 91,
    SYS_ID2_ADI_IF_5C = 92,
    SYS_ID2_ADI_IF_5D = 93,
    SYS_ID2_ADI_IF_5E = 94,
    SYS_ID2_ADI_IF_5F = 95,
    SYS_ID2_ADI_IF_60 = 96,
    SYS_ID2_ADI_IF_61 = 97,
    SYS_ID2_ADI_IF_62 = 98,
    SYS_ID2_ADI_IF_63 = 99,
    SYS_ID2_ADI_IF_64 = 100,
    SYS_ID2_ADI_IF_65 = 101,
    SYS_ID2_ADI_IF_66 = 102,
    SYS_ID2_ADI_IF_67 = 103,
    SYS_ID2_ADI_IF_68 = 104,
    SYS_ID2_ADI_IF_69 = 105,
    SYS_ID2_ADI_IF_6A = 106,
    SYS_ID2_ADI_IF_6B = 107,
    SYS_ID2_ADI_IF_6C = 108,
    SYS_ID2_ADI_IF_6D = 109,
    SYS_ID2_ADI_IF_6E = 110,
    SYS_ID2_ADI_IF_6F = 111,
    SYS_ID2_ADI_IF_70 = 112,
    SYS_ID2_ADI_IF_71 = 113,
    SYS_ID2_ADI_IF_72 = 114,
    SYS_ID2_ADI_IF_73 = 115,
    SYS_ID2_ADI_IF_74 = 116,
    SYS_ID2_ADI_IF_75 = 117,
    SYS_ID2_ADI_IF_76 = 118,
    SYS_ID2_ADI_IF_77 = 119,
    SYS_ID2_ADI_IF_78 = 120,
    SYS_ID2_ADI_IF_79 = 121,
    SYS_ID2_ADI_IF_7A = 122,
    SYS_ID2_ADI_IF_7B = 123,
    SYS_ID2_ADI_IF_7C = 124,
    SYS_ID2_ADI_IF_7D = 125,
    SYS_ID2_ADI_IF_7E = 126,
    SYS_ID2_ADI_IF_7F = 127,
    SYS_ID2_MC = 128,
    SYS_ID2_SFW1 = 129,
    SYS_ID2_SFW2 = 130,
    SYS_ID2_SFW3 = 131,
    SYS_ID2_SFW4 = 132,
    SYS_ID2_SFW5 = 133,
    SYS_ID2_RSVD8_0 = 134,
    SYS_ID2_RSVD8_1 = 135,
    SYS_ID2_RSVD8_2 = 136,
    SYS_ID2_RSVD8_3 = 137,
    SYS_ID2_RSVD8_4 = 138,
    SYS_ID2_RSVD8_5 = 139,
    SYS_ID2_RSVD8_6 = 140,
    SYS_ID2_RSVD8_7 = 141,
    SYS_ID2_RSVD8_8 = 142,
    SYS_ID2_RSVD8_9 = 143,
    SYS_ID2_MFW_NBRAM = 144,
    SYS_ID2_MFW_NBRAM_H = 145,
    SYS_ID2_MFW_SRAM0 = 146,
    SYS_ID2_MFW_SRAM0_H = 147,
    SYS_ID2_MFW_SRAM1 = 148,
    SYS_ID2_MFW_SRAM1_H = 149,
    SYS_ID2_MFW_SRAM2 = 150,
    SYS_ID2_MFW_SRAM2_H = 151,
    SYS_ID2_MFW_SRAM3 = 152,
    SYS_ID2_MFW_SRAM3_H = 153,
    SYS_ID2_MFW_PSRAM = 154,
    SYS_ID2_MFW_PSRAM_H = 155,
    SYS_ID2_MFW_FLASH = 156,
    SYS_ID2_MFW_FLASH_H = 157,
    SYS_ID2_MFW_FLASH_EXT = 158,
    SYS_ID2_MFW_FLASH_EXT_H = 159,
} SYS2_MODULE_ID_T;

typedef enum
{
    SYS_ID1_TX_UART1 = 0,
    SYS_ID1_RX_UART1 = 1,
    SYS_ID1_TX_UART2 = 2,
    SYS_ID1_RX_UART2 = 3,
} SYS_IFC1_REQUEST_IDS_T;

typedef enum
{
    SYS_ID2_TX_SCI2 = 0,
    SYS_ID2_RX_SCI2 = 1,
    SYS_ID2_TX_SPI1 = 2,
    SYS_ID2_RX_SPI1 = 3,
    SYS_ID2_TX_SPI2 = 4,
    SYS_ID2_RX_SPI2 = 5,
    SYS_ID2_TX_DEBUG_UART = 6,
    SYS_ID2_RX_DEBUG_UART = 7,
    SYS_ID2_TX_UART3 = 8,
    SYS_ID2_RX_UART3 = 9,
    SYS_ID2_TX_UART4 = 10,
    SYS_ID2_RX_UART4 = 11,
    SYS_ID2_TX_UART5 = 12,
    SYS_ID2_RX_UART5 = 13,
    SYS_ID2_TX_SDMMC2 = 14,
    SYS_ID2_RX_SDMMC2 = 15,
    SYS_ID2_TX_I2S = 16,
    SYS_ID2_RX_I2S = 17,
} SYS_IFC2_REQUEST_IDS_T;

typedef enum
{
    BB_ID_TX_SCI1 = 0,
    BB_ID_RX_SCI1 = 1,
} BB_IFC_REQUEST_IDS_T;

typedef enum
{
    SYS_IRQ_UART1 = 0,
    SYS_IRQ_UART2 = 1,
    SYS_IRQ_GPIO1 = 2,
    SYS_IRQ_GPT1 = 3,
    SYS_IRQ_PWR_CTRL = 4,
    SYS_IRQ_PMIC = 5,
    SYS_IRQ_LPS = 6,
    SYS_IRQ_TIMER1 = 7,
    SYS_IRQ_TIMER1_OS = 8,
    SYS_IRQ_STAR_FPU = 9,
    SYS_IRQ_SCI2 = 10,
    SYS_IRQ_SPI1 = 11,
    SYS_IRQ_SPI2 = 12,
    SYS_IRQ_DEBUG_UART = 13,
    SYS_IRQ_UART3 = 14,
    SYS_IRQ_UART4 = 15,
    SYS_IRQ_UART5 = 16,
    SYS_IRQ_SDMMC2 = 17,
    SYS_IRQ_I2S = 18,
    SYS_IRQ_DEBUG_HOST = 19,
    SYS_IRQ_GPIO2 = 20,
    SYS_IRQ_GPT2 = 21,
    SYS_IRQ_KEYPAD = 22,
    SYS_IRQ_I2C1 = 23,
    SYS_IRQ_I2C2 = 24,
    SYS_IRQ_I2C3 = 25,
    SYS_IRQ_TIMER2 = 26,
    SYS_IRQ_TIMER2_OS = 27,
    SYS_IRQ_DMA = 28,
    SYS_IRQ_PSRAM8_CTRL = 29,
    SYS_IRQ_MED = 30,
    SYS_IRQ_CE_SEC = 31,
    SYS_IRQ_CE_PUB = 32,
    SYS_IRQ_FLASH = 33,
    SYS_IRQ_FLASH_EXT = 34,
    SYS_IRQ_ADI_IF = 35,
    SYS_IRQ_CALIB_32K = 36,
    SYS_IRQ_CALIB_RC26M = 37,
    SYS_IRQ_MON_26M = 38,
    SYS_IRQ_MON_32K = 39,
    SYS_IRQ_SFW1 = 40,
    SYS_IRQ_SFW2 = 41,
    SYS_IRQ_SFW3 = 42,
    SYS_IRQ_SFW4 = 43,
    SYS_IRQ_SFW5 = 44,
    SYS_IRQ_MFW_NBRAM = 45,
    SYS_IRQ_MFW_SRAM0 = 46,
    SYS_IRQ_MFW_SRAM1 = 47,
    SYS_IRQ_MFW_SRAM2 = 48,
    SYS_IRQ_MFW_SRAM3 = 49,
    SYS_IRQ_RSVD50 = 50,
    SYS_IRQ_MFW_FLASH = 51,
    SYS_IRQ_MFW_FLASH_EXT = 52,
    SYS_IRQ_SCI1 = 53,
    SYS_IRQ_NB_RFSPI = 54,
    SYS_IRQ_NB_TCU_SYNC = 55,
    SYS_IRQ_RFIF_TX = 56,
    SYS_IRQ_RFIF_RX = 57,
    SYS_IRQ_RFIF_DBGNB = 58,
    SYS_IRQ_DFE_SYNC = 59,
    SYS_IRQ_NBRX_DSP = 60,
    SYS_IRQ_NBRX_MCU = 61,
    SYS_IRQ_NBTX_DSP = 62,
    SYS_IRQ_NBACC_DSP = 63,
    SYS_IRQ_F8 = 64,
    SYS_IRQ_INT_SPIAPB2REG = 65,
    SYS_IRQ_RF_THM = 66,
    SYS_IRQ_NB_FINT = 67,
    SYS_IRQ_NB_TCU_0 = 68,
    SYS_IRQ_NB_TCU_1 = 69,
    SYS_IRQ_NB_TCU_2 = 70,
    SYS_IRQ_NB_TCU_3 = 71,
    SYS_IRQ_NB_TCU_4 = 72,
    SYS_IRQ_NB_TCU_5 = 73,
    SYS_IRQ_NB_TCU_6 = 74,
    SYS_IRQ_NB_TCU_7 = 75,
    SYS_IRQ_NB_TCU_8 = 76,
    SYS_IRQ_NB_TCU_9 = 77,
    SYS_IRQ_NB_TCU_10 = 78,
    SYS_IRQ_NB_TCU_11 = 79,
    SYS_IRQ_NB_TCU_12 = 80,
    SYS_IRQ_NB_TCU_13 = 81,
    SYS_IRQ_NB_TCU_14 = 82,
    SYS_IRQ_NB_TCU_15 = 83,
    SYS_IRQ_GPT3 = 84,
    SYS_IRQ_GPT4 = 85,
} SYS_IRQ_ID_T;

typedef enum
{
    BB_ID_SCI1 = 0,
    BB_ID_NB_RF_SPI = 1,
    BB_ID_NB_TCU = 2,
    BB_ID_RF_IF = 3,
    BB_ID_RSVD0_0 = 4,
    BB_ID_RSVD0_1 = 5,
    BB_ID_RSVD0_2 = 6,
    BB_ID_RSVD0_3 = 7,
    BB_ID_RF_INTERFACE = 8,
    BB_ID_RF_INTERFACE_H = 9,
    BB_ID_DFE = 10,
    BB_ID_DFE_H = 11,
    BB_ID_RFFE = 12,
    BB_ID_RFFE_H = 13,
    BB_ID_BB_IFC = 14,
    BB_ID_RSVD0_5 = 15,
    BB_ID_BB_CTRL = 16,
    BB_ID_RSVD1_0 = 17,
    BB_ID_RSVD1_1 = 18,
    BB_ID_RSVD1_2 = 19,
    BB_ID_RSVD1_3 = 20,
    BB_ID_RSVD1_4 = 21,
    BB_ID_RSVD1_5 = 22,
    BB_ID_RSVD1_6 = 23,
    BB_ID_RSVD1_7 = 24,
    BB_ID_RSVD1_8 = 25,
    BB_ID_RSVD1_9 = 26,
    BB_ID_RSVD1_10 = 27,
    BB_ID_RSVD1_11 = 28,
    BB_ID_RSVD1_12 = 29,
    BB_ID_RSVD1_13 = 30,
    BB_ID_RSVD1_14 = 31,
    NB_ID_NB_CTRL = 32,
    NB_ID_COMMON = 33,
    NB_ID_INTC = 34,
    NB_ID_CS = 35,
    NB_ID_FFT = 36,
    NB_ID_VITERBI = 37,
    NB_ID_MEAS = 38,
    NB_ID_DS_BSEL = 39,
    NB_ID_TX_PUSCH = 40,
    NB_ID_TX_CHSC = 41,
    NB_ID_TX_FE = 42,
    BB_ID_RSVD2_0 = 43,
    BB_ID_RSVD2_1 = 44,
    BB_ID_RSVD2_2 = 45,
    BB_ID_RSVD2_3 = 46,
    BB_ID_RSVD2_4 = 47,
    BB_ID_F8 = 48,
} BB_MODULE_ID_T;

#endif // _GLOBALS_H_
