

================================================================
== Vitis HLS Report for 'FFT_C'
================================================================
* Date:           Thu Oct 13 07:49:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.708 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       36|   301243|  0.180 us|  1.506 ms|   36|  301243|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_dataflow_parent_loop_proc12_fu_106  |dataflow_parent_loop_proc12  |       28|   301235|  0.140 us|  1.506 ms|   28|  301235|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 10 [1/1] (1.50ns)   --->   "%layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg"   --->   Operation 10 'read' 'layer1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c, i32 %layer1_reg_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.50ns)   --->   "%ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg"   --->   Operation 12 'read' 'ctrl2_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c, i32 %ctrl2_reg_read"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.50ns)   --->   "%ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg"   --->   Operation 14 'read' 'ctrl1_reg_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.50ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c, i32 %ctrl1_reg_read"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs = trunc i32 %ctrl1_reg_read"   --->   Operation 16 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs = trunc i32 %ctrl2_reg_read"   --->   Operation 17 'trunc' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i32 %layer1_reg_read"   --->   Operation 18 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i8 %lhs"   --->   Operation 19 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln225_4 = zext i8 %rhs"   --->   Operation 20 'zext' 'zext_ln225_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln225_5 = zext i8 %rhs"   --->   Operation 21 'zext' 'zext_ln225_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.17ns)   --->   "%ret_2 = mul i16 %zext_ln225_5, i16 %zext_ln225"   --->   Operation 22 'mul' 'ret_2' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln225_6 = zext i16 %ret_2"   --->   Operation 23 'zext' 'zext_ln225_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [4/4] (0.69ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_6, i24 %zext_ln225_4"   --->   Operation 24 'mul' 'ret' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 25 [3/4] (0.69ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_6, i24 %zext_ln225_4"   --->   Operation 25 'mul' 'ret' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 26 [2/4] (0.69ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_6, i24 %zext_ln225_4"   --->   Operation 26 'mul' 'ret' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 27 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i24 %zext_ln225_6, i24 %zext_ln225_4"   --->   Operation 27 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i24 %ret" [src/main.cpp:138]   --->   Operation 28 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i16 %trunc_ln225" [src/main.cpp:138]   --->   Operation 29 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [4/4] (0.69ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln138, i32 %zext_ln138_1" [src/main.cpp:138]   --->   Operation 30 'mul' 'n' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 31 [3/4] (0.69ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln138, i32 %zext_ln138_1" [src/main.cpp:138]   --->   Operation 31 'mul' 'n' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 32 [2/4] (0.69ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln138, i32 %zext_ln138_1" [src/main.cpp:138]   --->   Operation 32 'mul' 'n' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [1/4] (0.00ns) (root node of the DSP)   --->   "%n = mul i32 %zext_ln138, i32 %zext_ln138_1" [src/main.cpp:138]   --->   Operation 33 'mul' 'n' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln138 = call void @dataflow_parent_loop_proc12, i32 %n, i32 %c_row_op_trans_st, i32 %ctrl1_reg_read, i32 %c_fft_col_op_st, i16 %w_M_real41, i16 %w_M_imag30, i16 %w_M_real42, i16 %w_M_imag31, i16 %w_M_real43, i16 %w_M_imag32, i16 %w_M_real44, i16 %w_M_imag33, i16 %w_M_real45, i16 %w_M_imag34, i16 %w_M_real46, i16 %w_M_imag35" [src/main.cpp:138]   --->   Operation 34 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln138 = call void @dataflow_parent_loop_proc12, i32 %n, i32 %c_row_op_trans_st, i32 %ctrl1_reg_read, i32 %c_fft_col_op_st, i16 %w_M_real41, i16 %w_M_imag30, i16 %w_M_real42, i16 %w_M_imag31, i16 %w_M_real43, i16 %w_M_imag32, i16 %w_M_real44, i16 %w_M_imag33, i16 %w_M_real45, i16 %w_M_imag34, i16 %w_M_real46, i16 %w_M_imag35" [src/main.cpp:138]   --->   Operation 43 'call' 'call_ln138' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln179 = ret" [src/main.cpp:179]   --->   Operation 44 'ret' 'ret_ln179' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_row_op_trans_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_fft_col_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl1_reg_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ctrl2_reg_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer1_reg_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_M_real41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_real46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer1_reg_read   (read         ) [ 0000000000]
write_ln0         (write        ) [ 0000000000]
ctrl2_reg_read    (read         ) [ 0000000000]
write_ln0         (write        ) [ 0000000000]
ctrl1_reg_read    (read         ) [ 0011111111]
write_ln0         (write        ) [ 0000000000]
lhs               (trunc        ) [ 0010000000]
rhs               (trunc        ) [ 0010000000]
trunc_ln225       (trunc        ) [ 0011110000]
zext_ln225        (zext         ) [ 0000000000]
zext_ln225_4      (zext         ) [ 0001110000]
zext_ln225_5      (zext         ) [ 0000000000]
ret_2             (mul          ) [ 0000000000]
zext_ln225_6      (zext         ) [ 0001110000]
ret               (mul          ) [ 0000000000]
zext_ln138        (zext         ) [ 0000001110]
zext_ln138_1      (zext         ) [ 0000001110]
n                 (mul          ) [ 0000000001]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
specinterface_ln0 (specinterface) [ 0000000000]
call_ln138        (call         ) [ 0000000000]
ret_ln179         (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_row_op_trans_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_trans_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_fft_col_op_st">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_col_op_st"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctrl1_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctrl2_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_reg">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl1_reg_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl1_reg_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ctrl2_reg_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl2_reg_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_reg_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_reg_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w_M_real41">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w_M_imag30">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_M_real42">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w_M_imag31">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w_M_real43">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w_M_imag32">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w_M_real44">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w_M_imag33">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w_M_real45">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w_M_imag34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag34"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w_M_real46">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real46"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w_M_imag35">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="layer1_reg_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer1_reg_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ctrl2_reg_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl2_reg_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ctrl1_reg_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl1_reg_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_dataflow_parent_loop_proc12_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="32" slack="7"/>
<pin id="111" dir="0" index="4" bw="32" slack="0"/>
<pin id="112" dir="0" index="5" bw="16" slack="0"/>
<pin id="113" dir="0" index="6" bw="16" slack="0"/>
<pin id="114" dir="0" index="7" bw="16" slack="0"/>
<pin id="115" dir="0" index="8" bw="16" slack="0"/>
<pin id="116" dir="0" index="9" bw="16" slack="0"/>
<pin id="117" dir="0" index="10" bw="16" slack="0"/>
<pin id="118" dir="0" index="11" bw="16" slack="0"/>
<pin id="119" dir="0" index="12" bw="16" slack="0"/>
<pin id="120" dir="0" index="13" bw="16" slack="0"/>
<pin id="121" dir="0" index="14" bw="16" slack="0"/>
<pin id="122" dir="0" index="15" bw="16" slack="0"/>
<pin id="123" dir="0" index="16" bw="16" slack="0"/>
<pin id="124" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lhs_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="rhs_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln225_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln225/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln225_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln225_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_4/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln225_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_5/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ret_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln225_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225_6/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln138_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="24" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln138_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="4"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/5 "/>
</bind>
</comp>

<comp id="177" class="1007" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="184" class="1007" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="191" class="1005" name="ctrl1_reg_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="7"/>
<pin id="193" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="ctrl1_reg_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="lhs_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="201" class="1005" name="rhs_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="207" class="1005" name="trunc_ln225_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="4"/>
<pin id="209" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln225 "/>
</bind>
</comp>

<comp id="212" class="1005" name="zext_ln225_4_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="1"/>
<pin id="214" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln225_4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="zext_ln225_6_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="1"/>
<pin id="219" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln225_6 "/>
</bind>
</comp>

<comp id="222" class="1005" name="zext_ln138_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="227" class="1005" name="zext_ln138_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="n_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="42" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="42" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="125"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="106" pin=4"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="106" pin=6"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="106" pin=7"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="106" pin=8"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="106" pin=9"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="106" pin=10"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="106" pin=11"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="106" pin=12"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="106" pin=13"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="106" pin=14"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="106" pin=15"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="106" pin=16"/></net>

<net id="143"><net_src comp="92" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="78" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="64" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="152" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="181"><net_src comp="167" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="155" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="188"><net_src comp="171" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="174" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="194"><net_src comp="92" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="199"><net_src comp="140" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="204"><net_src comp="144" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="210"><net_src comp="148" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="215"><net_src comp="155" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="220"><net_src comp="167" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="225"><net_src comp="171" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="230"><net_src comp="174" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="235"><net_src comp="184" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_fft_col_op_st | {8 9 }
	Port: ctrl1_reg_c | {1 }
	Port: ctrl2_reg_c | {1 }
	Port: layer1_reg_c | {1 }
 - Input state : 
	Port: FFT_C : c_row_op_trans_st | {8 9 }
	Port: FFT_C : ctrl1_reg | {1 }
	Port: FFT_C : ctrl2_reg | {1 }
	Port: FFT_C : layer1_reg | {1 }
	Port: FFT_C : w_M_real41 | {8 9 }
	Port: FFT_C : w_M_imag30 | {8 9 }
	Port: FFT_C : w_M_real42 | {8 9 }
	Port: FFT_C : w_M_imag31 | {8 9 }
	Port: FFT_C : w_M_real43 | {8 9 }
	Port: FFT_C : w_M_imag32 | {8 9 }
	Port: FFT_C : w_M_real44 | {8 9 }
	Port: FFT_C : w_M_imag33 | {8 9 }
	Port: FFT_C : w_M_real45 | {8 9 }
	Port: FFT_C : w_M_imag34 | {8 9 }
	Port: FFT_C : w_M_real46 | {8 9 }
	Port: FFT_C : w_M_imag35 | {8 9 }
  - Chain level:
	State 1
	State 2
		ret_2 : 1
		zext_ln225_6 : 2
		ret : 3
	State 3
	State 4
	State 5
		zext_ln138 : 1
		n : 2
	State 6
	State 7
	State 8
		call_ln138 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc12_fu_106 |    28   |   120   |  36.186 |  10728  |   7455  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |              ret_2_fu_161              |    0    |    0    |    0    |    0    |    40   |
|    mul   |               grp_fu_177               |    0    |    1    |    0    |    0    |    0    |
|          |               grp_fu_184               |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |       layer1_reg_read_read_fu_64       |    0    |    0    |    0    |    0    |    0    |
|   read   |        ctrl2_reg_read_read_fu_78       |    0    |    0    |    0    |    0    |    0    |
|          |        ctrl1_reg_read_read_fu_92       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |          write_ln0_write_fu_70         |    0    |    0    |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_84         |    0    |    0    |    0    |    0    |    0    |
|          |          write_ln0_write_fu_98         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |               lhs_fu_140               |    0    |    0    |    0    |    0    |    0    |
|   trunc  |               rhs_fu_144               |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln225_fu_148           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            zext_ln225_fu_152           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln225_4_fu_155          |    0    |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln225_5_fu_158          |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln225_6_fu_167          |    0    |    0    |    0    |    0    |    0    |
|          |            zext_ln138_fu_171           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln138_1_fu_174          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    28   |   122   |  36.186 |  10728  |   7495  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|ctrl1_reg_read_reg_191|   32   |
|      lhs_reg_196     |    8   |
|       n_reg_232      |   32   |
|      rhs_reg_201     |    8   |
|  trunc_ln225_reg_207 |   16   |
| zext_ln138_1_reg_227 |   32   |
|  zext_ln138_reg_222  |   32   |
| zext_ln225_4_reg_212 |   24   |
| zext_ln225_6_reg_217 |   24   |
+----------------------+--------+
|         Total        |   208  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_parent_loop_proc12_fu_106 |  p1  |   2  |  32  |   64   ||    9    |
|               grp_fu_177               |  p0  |   2  |  16  |   32   ||    9    |
|               grp_fu_177               |  p1  |   2  |   8  |   16   ||    9    |
|               grp_fu_184               |  p0  |   2  |  24  |   48   ||    9    |
|               grp_fu_184               |  p1  |   2  |  16  |   32   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   192  ||  2.445  ||    45   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   28   |   122  |   36   |  10728 |  7495  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   28   |   122  |   38   |  10936 |  7540  |
+-----------+--------+--------+--------+--------+--------+
