

================================================================
== Vitis HLS Report for 'subT1_lev_stage_2'
================================================================
* Date:           Sun Jan 24 08:16:22 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.352 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        8|  13.332 ns|  26.664 ns|    4|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      215|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        0|        0|    2|
|Multiplexer          |        -|     -|        -|      178|    -|
|Register             |        -|     -|      324|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      324|      393|    2|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                     Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lev3_numc_V_U  |subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W  |        0|  0|   0|    1|     9|    1|     1|            9|
    |lev3_ucta_V_U  |subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W  |        0|  0|   0|    1|    27|   20|     1|          540|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                |        0|  0|   0|    2|    36|   21|     2|          549|
    +---------------+------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln712_1_fu_277_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln712_fu_287_p2     |         +|   0|  0|  27|          20|          20|
    |newind_7_fu_311_p2      |         +|   0|  0|  32|          32|          32|
    |newind_fu_333_p2        |         +|   0|  0|  32|          32|          32|
    |sub_ln413_fu_299_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln435_fu_325_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln712_fu_257_p2     |         -|   0|  0|  12|           5|           5|
    |and_ln395_fu_269_p2     |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n       |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n   |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n       |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n       |       and|   0|  0|   2|           2|           2|
    |icmp_ln395_fu_263_p2    |      icmp|   0|  0|  20|          32|           2|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state10        |        or|   0|  0|   2|           1|           1|
    |select_ln413_fu_304_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 215|         200|         172|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |IDRpipes_0_blk_n                 |   9|          2|    1|          2|
    |IDRpipes_1_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                        |  59|         11|    1|         11|
    |childindexpipe_0_blk_n           |   9|          2|    1|          2|
    |childindexpipe_1_blk_n           |   9|          2|    1|          2|
    |lev3_numc_V_address0             |  14|          3|    4|         12|
    |lev3_ucta_V_address0             |  14|          3|    5|         15|
    |lev_retpipe_0_blk_n              |   9|          2|    1|          2|
    |lev_retpipe_1_blk_n              |   9|          2|    1|          2|
    |memoiz_array_child_ind_address0  |  14|          3|    5|         15|
    |memoiz_array_par_ind_address0    |  14|          3|    5|         15|
    |newind_9_reg_181                 |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 178|         37|   58|        144|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |IDR_wind_reg_374                     |   5|   0|    5|          0|
    |IDRpipes_0_read_reg_369              |  64|   0|   64|          0|
    |add_ln712_reg_439                    |  20|   0|   20|          0|
    |and_ln395_reg_425                    |   1|   0|    1|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |childindexpipe_0_read_reg_347        |  64|   0|   64|          0|
    |icmp_ln395_reg_420                   |   1|   0|    1|          0|
    |lev3_ucta_V_addr_reg_429             |   5|   0|    5|          0|
    |lev3_ucta_V_load_reg_434             |  20|   0|   20|          0|
    |memoiz_array_child_ind_addr_reg_400  |   5|   0|    5|          0|
    |memoiz_array_par_ind_addr_reg_395    |   5|   0|    5|          0|
    |mobj_child_ind_reg_405               |   1|   0|    1|          0|
    |newind_9_reg_181                     |  32|   0|   32|          0|
    |parnode_numc_V_reg_389               |   1|   0|    1|          0|
    |pipeobj_depth_reg_352                |  32|   0|   32|          0|
    |pipeobj_ind_reg_357                  |  32|   0|   32|          0|
    |ret_signal_V_reg_365                 |   1|   0|    1|          0|
    |sub_ln712_reg_410                    |   5|   0|    5|          0|
    |tmp_new_rewd_V_reg_379               |  20|   0|   20|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 324|   0|  324|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_ext_blocking_n                |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_str_blocking_n                |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|ap_int_blocking_n                |  out|    1|  ap_ctrl_hs|       subT1_lev_stage.2|  return value|
|childindexpipe_0_dout            |   in|   64|     ap_fifo|        childindexpipe_0|       pointer|
|childindexpipe_0_empty_n         |   in|    1|     ap_fifo|        childindexpipe_0|       pointer|
|childindexpipe_0_read            |  out|    1|     ap_fifo|        childindexpipe_0|       pointer|
|childindexpipe_1_din             |  out|   64|     ap_fifo|        childindexpipe_1|       pointer|
|childindexpipe_1_full_n          |   in|    1|     ap_fifo|        childindexpipe_1|       pointer|
|childindexpipe_1_write           |  out|    1|     ap_fifo|        childindexpipe_1|       pointer|
|lev_retpipe_0_dout               |   in|    1|     ap_fifo|           lev_retpipe_0|       pointer|
|lev_retpipe_0_empty_n            |   in|    1|     ap_fifo|           lev_retpipe_0|       pointer|
|lev_retpipe_0_read               |  out|    1|     ap_fifo|           lev_retpipe_0|       pointer|
|lev_retpipe_1_din                |  out|    1|     ap_fifo|           lev_retpipe_1|       pointer|
|lev_retpipe_1_full_n             |   in|    1|     ap_fifo|           lev_retpipe_1|       pointer|
|lev_retpipe_1_write              |  out|    1|     ap_fifo|           lev_retpipe_1|       pointer|
|IDRpipes_0_dout                  |   in|   64|     ap_fifo|              IDRpipes_0|       pointer|
|IDRpipes_0_empty_n               |   in|    1|     ap_fifo|              IDRpipes_0|       pointer|
|IDRpipes_0_read                  |  out|    1|     ap_fifo|              IDRpipes_0|       pointer|
|IDRpipes_1_din                   |  out|   64|     ap_fifo|              IDRpipes_1|       pointer|
|IDRpipes_1_full_n                |   in|    1|     ap_fifo|              IDRpipes_1|       pointer|
|IDRpipes_1_write                 |  out|    1|     ap_fifo|              IDRpipes_1|       pointer|
|memoiz_array_par_ind_address0    |  out|    5|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_ce0         |  out|    1|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_we0         |  out|    1|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_d0          |  out|   32|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_par_ind_q0          |   in|   32|   ap_memory|    memoiz_array_par_ind|         array|
|memoiz_array_child_ind_address0  |  out|    5|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_ce0       |  out|    1|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_we0       |  out|    1|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_d0        |  out|    1|   ap_memory|  memoiz_array_child_ind|         array|
|memoiz_array_child_ind_q0        |   in|    1|   ap_memory|  memoiz_array_child_ind|         array|
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 10 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%childindexpipe_0_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %childindexpipe_0" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 11 'read' 'childindexpipe_0_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pipeobj_depth = trunc i64 %childindexpipe_0_read" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 12 'trunc' 'pipeobj_depth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pipeobj_ind = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %childindexpipe_0_read, i32 32, i32 63" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 13 'partselect' 'pipeobj_ind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%ret_signal_V = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %lev_retpipe_0" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 14 'read' 'ret_signal_V' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%IDRpipes_0_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %IDRpipes_0" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 15 'read' 'IDRpipes_0_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%IDR_wind = trunc i64 %IDRpipes_0_read" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 16 'trunc' 'IDR_wind' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_new_rewd_V = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %IDRpipes_0_read, i32 32, i32 51" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'partselect' 'tmp_new_rewd_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i32 %pipeobj_ind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379]   --->   Operation 18 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lev3_numc_V_addr = getelementptr i1 %lev3_numc_V, i64 0, i64 %zext_ln379" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379]   --->   Operation 19 'getelementptr' 'lev3_numc_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.64ns)   --->   "%parnode_numc_V = load i4 %lev3_numc_V_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 20 'load' 'parnode_numc_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i20 %lev3_ucta_V, i64 666, i64 20, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev3_numc_V, i64 666, i64 20, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.64ns)   --->   "%parnode_numc_V = load i4 %lev3_numc_V_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 35 'load' 'parnode_numc_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 9> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %ret_signal_V, void, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:388]   --->   Operation 36 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i5 %IDR_wind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 37 'zext' 'zext_ln390' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%memoiz_array_par_ind_addr = getelementptr i32 %memoiz_array_par_ind, i64 0, i64 %zext_ln390" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 38 'getelementptr' 'memoiz_array_par_ind_addr' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.69ns)   --->   "%mobj_par_ind = load i5 %memoiz_array_par_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 39 'load' 'mobj_par_ind' <Predicate = (!ret_signal_V)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%memoiz_array_child_ind_addr = getelementptr i1 %memoiz_array_child_ind, i64 0, i64 %zext_ln390" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 40 'getelementptr' 'memoiz_array_child_ind_addr' <Predicate = (!ret_signal_V)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.63ns)   --->   "%mobj_child_ind = load i5 %memoiz_array_child_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 41 'load' 'mobj_child_ind' <Predicate = (!ret_signal_V)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 42 [1/2] (0.69ns)   --->   "%mobj_par_ind = load i5 %memoiz_array_par_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 42 'load' 'mobj_par_ind' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 43 [1/2] (0.63ns)   --->   "%mobj_child_ind = load i5 %memoiz_array_child_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:390]   --->   Operation 43 'load' 'mobj_child_ind' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln395 = zext i32 %mobj_par_ind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:395]   --->   Operation 44 'zext' 'zext_ln395' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i32 %mobj_par_ind"   --->   Operation 45 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = trunc i32 %mobj_par_ind"   --->   Operation 46 'trunc' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln712_1, i2 0"   --->   Operation 47 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%sub_ln712 = sub i5 %tmp_7_cast, i5 %trunc_ln712"   --->   Operation 48 'sub' 'sub_ln712' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lev3_numc_V_addr_1 = getelementptr i1 %lev3_numc_V, i64 0, i64 %zext_ln395"   --->   Operation 49 'getelementptr' 'lev3_numc_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (1.64ns)   --->   "%lev3_numc_V_load = load i4 %lev3_numc_V_addr_1"   --->   Operation 50 'load' 'lev3_numc_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 9> <RAM>
ST_4 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln395 = icmp_slt  i32 %mobj_par_ind, i32 3" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:395]   --->   Operation 51 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 52 [1/2] (1.64ns)   --->   "%lev3_numc_V_load = load i4 %lev3_numc_V_addr_1"   --->   Operation 52 'load' 'lev3_numc_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 9> <RAM>
ST_5 : Operation 53 [1/1] (0.12ns)   --->   "%and_ln395 = and i1 %lev3_numc_V_load, i1 %icmp_ln395" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:395]   --->   Operation 53 'and' 'and_ln395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %and_ln395, void %._crit_edge, void %_ZN13ap_fixed_baseILi21ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:395]   --->   Operation 54 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i1 %mobj_child_ind"   --->   Operation 55 'zext' 'zext_ln712' <Predicate = (and_ln395)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln712_1 = add i5 %sub_ln712, i5 %zext_ln712"   --->   Operation 56 'add' 'add_ln712_1' <Predicate = (and_ln395)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i5 %add_ln712_1"   --->   Operation 57 'zext' 'zext_ln712_1' <Predicate = (and_ln395)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%lev3_ucta_V_addr = getelementptr i20 %lev3_ucta_V, i64 0, i64 %zext_ln712_1"   --->   Operation 58 'getelementptr' 'lev3_ucta_V_addr' <Predicate = (and_ln395)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (1.64ns)   --->   "%lev3_ucta_V_load = load i5 %lev3_ucta_V_addr"   --->   Operation 59 'load' 'lev3_ucta_V_load' <Predicate = (and_ln395)> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 20> <Depth = 27> <RAM>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 60 [1/2] (1.64ns)   --->   "%lev3_ucta_V_load = load i5 %lev3_ucta_V_addr"   --->   Operation 60 'load' 'lev3_ucta_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 20> <Depth = 27> <RAM>

State 7 <SV = 6> <Delay = 0.80>
ST_7 : Operation 61 [1/1] (0.80ns)   --->   "%add_ln712 = add i20 %lev3_ucta_V_load, i20 %tmp_new_rewd_V"   --->   Operation 61 'add' 'add_ln712' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 62 [1/1] (1.64ns)   --->   "%store_ln712 = store i20 %add_ln712, i5 %lev3_ucta_V_addr"   --->   Operation 62 'store' 'store_ln712' <Predicate = (and_ln395)> <Delay = 1.64> <CoreInst = "RAM_1P_URAM">   --->   Core 91 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 20> <Depth = 27> <RAM>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln397 = br void %._crit_edge" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:397]   --->   Operation 63 'br' 'br_ln397' <Predicate = (and_ln395)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %childindexpipe_0_read, i32 32, i32 61" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 64 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%and_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_8, i2 0" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 65 'bitconcatenate' 'and_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln413 = sub i32 %and_ln3, i32 %pipeobj_ind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 66 'sub' 'sub_ln413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln413 = select i1 %parnode_numc_V, i32 2, i32 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 67 'select' 'select_ln413' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%newind_7 = add i32 %sub_ln413, i32 %select_ln413" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413]   --->   Operation 68 'add' 'newind_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln430 = store i32 %pipeobj_ind, i5 %memoiz_array_par_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:430]   --->   Operation 69 'store' 'store_ln430' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 70 [1/1] (0.63ns)   --->   "%store_ln430 = store i1 0, i5 %memoiz_array_child_ind_addr" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:430]   --->   Operation 70 'store' 'store_ln430' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_8 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln432 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:432]   --->   Operation 71 'br' 'br_ln432' <Predicate = true> <Delay = 0.38>

State 9 <SV = 7> <Delay = 0.73>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %childindexpipe_0_read, i32 32, i32 61" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 72 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp_6, i2 0" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 73 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln435 = sub i32 %and_ln, i32 %pipeobj_ind" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 74 'sub' 'sub_ln435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln435 = zext i1 %parnode_numc_V" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 75 'zext' 'zext_ln435' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%newind = add i32 %sub_ln435, i32 %zext_ln435" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435]   --->   Operation 76 'add' 'newind' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 1.21>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%newind_9 = phi i32 %newind_7, void %._crit_edge, i32 %newind, void"   --->   Operation 78 'phi' 'newind_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %newind_9, i32 %pipeobj_depth" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %childindexpipe_1, i64 %p_s" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_10 : Operation 81 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lev_retpipe_1, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_10 : Operation 82 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %IDRpipes_1, i64 %IDRpipes_0_read" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln444 = ret" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:444]   --->   Operation 83 'ret' 'ret_ln444' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ childindexpipe_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ childindexpipe_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lev_retpipe_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lev_retpipe_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IDRpipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ IDRpipes_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ memoiz_array_par_ind]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ memoiz_array_child_ind]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lev3_numc_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lev3_ucta_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
childindexpipe_0_read       (read          ) [ 00111111110]
pipeobj_depth               (trunc         ) [ 00111111111]
pipeobj_ind                 (partselect    ) [ 00111111110]
ret_signal_V                (read          ) [ 00110000000]
IDRpipes_0_read             (read          ) [ 00111111111]
IDR_wind                    (trunc         ) [ 00110000000]
tmp_new_rewd_V              (partselect    ) [ 00111111000]
zext_ln379                  (zext          ) [ 00000000000]
lev3_numc_V_addr            (getelementptr ) [ 00010000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specmemcore_ln0             (specmemcore   ) [ 00000000000]
specinterface_ln0           (specinterface ) [ 00000000000]
specinterface_ln0           (specinterface ) [ 00000000000]
specinterface_ln0           (specinterface ) [ 00000000000]
specinterface_ln0           (specinterface ) [ 00000000000]
specinterface_ln0           (specinterface ) [ 00000000000]
specinterface_ln0           (specinterface ) [ 00000000000]
parnode_numc_V              (load          ) [ 00001111110]
br_ln388                    (br            ) [ 00000000000]
zext_ln390                  (zext          ) [ 00000000000]
memoiz_array_par_ind_addr   (getelementptr ) [ 00001111100]
memoiz_array_child_ind_addr (getelementptr ) [ 00001111100]
mobj_par_ind                (load          ) [ 00000000000]
mobj_child_ind              (load          ) [ 00000100000]
zext_ln395                  (zext          ) [ 00000000000]
trunc_ln712                 (trunc         ) [ 00000000000]
trunc_ln712_1               (trunc         ) [ 00000000000]
tmp_7_cast                  (bitconcatenate) [ 00000000000]
sub_ln712                   (sub           ) [ 00000100000]
lev3_numc_V_addr_1          (getelementptr ) [ 00000100000]
icmp_ln395                  (icmp          ) [ 00000100000]
lev3_numc_V_load            (load          ) [ 00000000000]
and_ln395                   (and           ) [ 00000111100]
br_ln395                    (br            ) [ 00000000000]
zext_ln712                  (zext          ) [ 00000000000]
add_ln712_1                 (add           ) [ 00000000000]
zext_ln712_1                (zext          ) [ 00000000000]
lev3_ucta_V_addr            (getelementptr ) [ 00000011100]
lev3_ucta_V_load            (load          ) [ 00000001000]
add_ln712                   (add           ) [ 00000000100]
store_ln712                 (store         ) [ 00000000000]
br_ln397                    (br            ) [ 00000000000]
tmp_8                       (partselect    ) [ 00000000000]
and_ln3                     (bitconcatenate) [ 00000000000]
sub_ln413                   (sub           ) [ 00000000000]
select_ln413                (select        ) [ 00000000000]
newind_7                    (add           ) [ 00000000111]
store_ln430                 (store         ) [ 00000000000]
store_ln430                 (store         ) [ 00000000000]
br_ln432                    (br            ) [ 00000000111]
tmp_6                       (partselect    ) [ 00000000000]
and_ln                      (bitconcatenate) [ 00000000000]
sub_ln435                   (sub           ) [ 00000000000]
zext_ln435                  (zext          ) [ 00000000000]
newind                      (add           ) [ 00000000111]
br_ln0                      (br            ) [ 00000000111]
newind_9                    (phi           ) [ 00000000001]
p_s                         (bitconcatenate) [ 00000000000]
write_ln173                 (write         ) [ 00000000000]
write_ln173                 (write         ) [ 00000000000]
write_ln173                 (write         ) [ 00000000000]
ret_ln444                   (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="childindexpipe_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="childindexpipe_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="childindexpipe_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="childindexpipe_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lev_retpipe_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev_retpipe_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lev_retpipe_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev_retpipe_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="IDRpipes_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipes_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="IDRpipes_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipes_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="memoiz_array_par_ind">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memoiz_array_par_ind"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="memoiz_array_child_ind">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memoiz_array_child_ind"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lev3_numc_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev3_numc_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lev3_ucta_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev3_ucta_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="childindexpipe_0_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="childindexpipe_0_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ret_signal_V_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_signal_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="IDRpipes_0_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IDRpipes_0_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln173_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="64" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="write_ln173_write_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln173_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="8"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="lev3_numc_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lev3_numc_V_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="parnode_numc_V/2 lev3_numc_V_load/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="memoiz_array_par_ind_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memoiz_array_par_ind_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="7"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="mobj_par_ind/3 store_ln430/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="memoiz_array_child_ind_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memoiz_array_child_ind_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="mobj_child_ind/3 store_ln430/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="lev3_numc_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lev3_numc_V_addr_1/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lev3_ucta_V_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="20" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lev3_ucta_V_addr/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="20" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lev3_ucta_V_load/5 store_ln712/8 "/>
</bind>
</comp>

<comp id="181" class="1005" name="newind_9_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="newind_9 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="newind_9_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="32" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="newind_9/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="30" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="7"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 tmp_6/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="pipeobj_depth_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pipeobj_depth/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="pipeobj_ind_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pipeobj_ind/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="IDR_wind_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="IDR_wind/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_new_rewd_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="20" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="0" index="3" bw="7" slack="0"/>
<pin id="222" dir="1" index="4" bw="20" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_new_rewd_V/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln379_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln390_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="2"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln390/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln395_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln395/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln712_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln712_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712_1/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_7_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln712_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln712/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln395_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln395/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln395_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln395/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln712_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln712_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln712_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln712_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="20" slack="1"/>
<pin id="289" dir="0" index="1" bw="20" slack="6"/>
<pin id="290" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="and_ln3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="30" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln3/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sub_ln413_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="7"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln413/8 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln413_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="5"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln413/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="newind_7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newind_7/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="30" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sub_ln435_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="7"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln435/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln435_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="5"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln435/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="newind_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newind/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="8"/>
<pin id="343" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/10 "/>
</bind>
</comp>

<comp id="347" class="1005" name="childindexpipe_0_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="7"/>
<pin id="349" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="childindexpipe_0_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="pipeobj_depth_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="8"/>
<pin id="354" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="pipeobj_depth "/>
</bind>
</comp>

<comp id="357" class="1005" name="pipeobj_ind_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pipeobj_ind "/>
</bind>
</comp>

<comp id="365" class="1005" name="ret_signal_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="2"/>
<pin id="367" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ret_signal_V "/>
</bind>
</comp>

<comp id="369" class="1005" name="IDRpipes_0_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="8"/>
<pin id="371" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="IDRpipes_0_read "/>
</bind>
</comp>

<comp id="374" class="1005" name="IDR_wind_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="2"/>
<pin id="376" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="IDR_wind "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_new_rewd_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="20" slack="6"/>
<pin id="381" dir="1" index="1" bw="20" slack="6"/>
</pin_list>
<bind>
<opset="tmp_new_rewd_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="lev3_numc_V_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lev3_numc_V_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="parnode_numc_V_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="5"/>
<pin id="391" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="parnode_numc_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="memoiz_array_par_ind_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="memoiz_array_par_ind_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="memoiz_array_child_ind_addr_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="1"/>
<pin id="402" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="memoiz_array_child_ind_addr "/>
</bind>
</comp>

<comp id="405" class="1005" name="mobj_child_ind_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="mobj_child_ind "/>
</bind>
</comp>

<comp id="410" class="1005" name="sub_ln712_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="1"/>
<pin id="412" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln712 "/>
</bind>
</comp>

<comp id="415" class="1005" name="lev3_numc_V_addr_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lev3_numc_V_addr_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln395_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln395 "/>
</bind>
</comp>

<comp id="425" class="1005" name="and_ln395_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="3"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln395 "/>
</bind>
</comp>

<comp id="429" class="1005" name="lev3_ucta_V_addr_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="1"/>
<pin id="431" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lev3_ucta_V_addr "/>
</bind>
</comp>

<comp id="434" class="1005" name="lev3_ucta_V_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="20" slack="1"/>
<pin id="436" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="lev3_ucta_V_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln712_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="20" slack="1"/>
<pin id="441" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712 "/>
</bind>
</comp>

<comp id="444" class="1005" name="newind_7_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newind_7 "/>
</bind>
</comp>

<comp id="449" class="1005" name="newind_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newind "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="74" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="76" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="78" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="70" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="202"><net_src comp="80" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="80" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="92" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="92" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="239"><net_src comp="140" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="244"><net_src comp="140" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="140" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="241" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="140" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="127" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="277" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="190" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="56" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="190" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="56" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="325" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="184" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="339" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="350"><net_src comp="80" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="355"><net_src comp="199" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="360"><net_src comp="203" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="368"><net_src comp="86" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="92" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="377"><net_src comp="213" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="382"><net_src comp="217" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="387"><net_src comp="120" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="392"><net_src comp="127" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="398"><net_src comp="133" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="403"><net_src comp="146" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="408"><net_src comp="153" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="413"><net_src comp="257" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="418"><net_src comp="159" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="423"><net_src comp="263" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="428"><net_src comp="269" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="167" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="437"><net_src comp="174" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="442"><net_src comp="287" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="447"><net_src comp="311" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="452"><net_src comp="333" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="184" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: childindexpipe_1 | {10 }
	Port: lev_retpipe_1 | {10 }
	Port: IDRpipes_1 | {10 }
	Port: memoiz_array_par_ind | {8 }
	Port: memoiz_array_child_ind | {8 }
	Port: lev3_numc_V | {}
	Port: lev3_ucta_V | {8 }
 - Input state : 
	Port: subT1_lev_stage.2 : childindexpipe_0 | {1 }
	Port: subT1_lev_stage.2 : lev_retpipe_0 | {1 }
	Port: subT1_lev_stage.2 : IDRpipes_0 | {1 }
	Port: subT1_lev_stage.2 : memoiz_array_par_ind | {3 4 }
	Port: subT1_lev_stage.2 : memoiz_array_child_ind | {3 4 }
	Port: subT1_lev_stage.2 : lev3_numc_V | {2 3 4 5 }
	Port: subT1_lev_stage.2 : lev3_ucta_V | {5 6 }
  - Chain level:
	State 1
	State 2
		lev3_numc_V_addr : 1
		parnode_numc_V : 2
	State 3
		memoiz_array_par_ind_addr : 1
		mobj_par_ind : 2
		memoiz_array_child_ind_addr : 1
		mobj_child_ind : 2
	State 4
		zext_ln395 : 1
		trunc_ln712 : 1
		trunc_ln712_1 : 1
		tmp_7_cast : 2
		sub_ln712 : 3
		lev3_numc_V_addr_1 : 2
		lev3_numc_V_load : 3
		icmp_ln395 : 1
	State 5
		and_ln395 : 1
		br_ln395 : 1
		add_ln712_1 : 1
		zext_ln712_1 : 2
		lev3_ucta_V_addr : 3
		lev3_ucta_V_load : 4
	State 6
	State 7
	State 8
		and_ln3 : 1
		sub_ln413 : 2
		newind_7 : 3
	State 9
		and_ln : 1
		sub_ln435 : 2
		newind : 3
	State 10
		p_s : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |        add_ln712_1_fu_277        |    0    |    12   |
|    add   |         add_ln712_fu_287         |    0    |    27   |
|          |          newind_7_fu_311         |    0    |    32   |
|          |           newind_fu_333          |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |         sub_ln712_fu_257         |    0    |    12   |
|    sub   |         sub_ln413_fu_299         |    0    |    32   |
|          |         sub_ln435_fu_325         |    0    |    32   |
|----------|----------------------------------|---------|---------|
|  select  |        select_ln413_fu_304       |    0    |    32   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln395_fu_263        |    0    |    20   |
|----------|----------------------------------|---------|---------|
|    and   |         and_ln395_fu_269         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | childindexpipe_0_read_read_fu_80 |    0    |    0    |
|   read   |      ret_signal_V_read_fu_86     |    0    |    0    |
|          |    IDRpipes_0_read_read_fu_92    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |      write_ln173_write_fu_98     |    0    |    0    |
|   write  |     write_ln173_write_fu_105     |    0    |    0    |
|          |     write_ln173_write_fu_113     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_190            |    0    |    0    |
|partselect|        pipeobj_ind_fu_203        |    0    |    0    |
|          |       tmp_new_rewd_V_fu_217      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       pipeobj_depth_fu_199       |    0    |    0    |
|   trunc  |          IDR_wind_fu_213         |    0    |    0    |
|          |        trunc_ln712_fu_241        |    0    |    0    |
|          |       trunc_ln712_1_fu_245       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln379_fu_227        |    0    |    0    |
|          |         zext_ln390_fu_231        |    0    |    0    |
|   zext   |         zext_ln395_fu_236        |    0    |    0    |
|          |         zext_ln712_fu_274        |    0    |    0    |
|          |        zext_ln712_1_fu_282       |    0    |    0    |
|          |         zext_ln435_fu_330        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         tmp_7_cast_fu_249        |    0    |    0    |
|bitconcatenate|          and_ln3_fu_291          |    0    |    0    |
|          |           and_ln_fu_317          |    0    |    0    |
|          |            p_s_fu_339            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   233   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          IDR_wind_reg_374         |    5   |
|      IDRpipes_0_read_reg_369      |   64   |
|         add_ln712_reg_439         |   20   |
|         and_ln395_reg_425         |    1   |
|   childindexpipe_0_read_reg_347   |   64   |
|         icmp_ln395_reg_420        |    1   |
|     lev3_numc_V_addr_1_reg_415    |    4   |
|      lev3_numc_V_addr_reg_384     |    4   |
|      lev3_ucta_V_addr_reg_429     |    5   |
|      lev3_ucta_V_load_reg_434     |   20   |
|memoiz_array_child_ind_addr_reg_400|    5   |
| memoiz_array_par_ind_addr_reg_395 |    5   |
|       mobj_child_ind_reg_405      |    1   |
|          newind_7_reg_444         |   32   |
|          newind_9_reg_181         |   32   |
|           newind_reg_449          |   32   |
|       parnode_numc_V_reg_389      |    1   |
|       pipeobj_depth_reg_352       |   32   |
|        pipeobj_ind_reg_357        |   32   |
|        ret_signal_V_reg_365       |    1   |
|         sub_ln712_reg_410         |    5   |
|       tmp_new_rewd_V_reg_379      |   20   |
+-----------------------------------+--------+
|               Total               |   386  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_140 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_174 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   46   || 1.61371 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   233  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   47   |
|  Register |    -   |   386  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   386  |   280  |
+-----------+--------+--------+--------+
