# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CNN_2.srcs/sources_1/imports/rtl" \
"../../../../CNN_2.srcs/sources_1/new/FP_Adder.v" \
"../../../../CNN_2.srcs/sources_1/new/FP_Multiplier.v" \
"../../../../CNN_2.srcs/sources_1/new/Convolution.v" \
"../../../../CNN_2.srcs/sources_1/new/FP_Comparator.v" \
"../../../../CNN_2.srcs/sources_1/new/Maxpool.v" \
"../../../../CNN_2.srcs/sources_1/imports/new/line_buffer.v" \
"../../../../CNN_2.srcs/sources_1/imports/new/pixel_buffer.v" \
"../../../../CNN_2.srcs/sources_1/new/imageBuffer.v" \
"../../../../CNN_2.srcs/sources_1/new/WeightBiasModule.v" \
"../../../../CNN_2.srcs/sources_1/new/DataShifter.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/Layer_1.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/Layer_2.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/Layer_3.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/Weight_Memory.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/axi_lite_wrapper.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/maxFinder.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/neuron.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/relu.v" \
"../../../../CNN_2.srcs/sources_1/imports/rtl/zynet.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_Convolution_0_0/sim/Full_CNN_Convolution_0_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_Maxpool_0_0/sim/Full_CNN_Maxpool_0_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_ImageBuf_KernelSlider_0_0/sim/Full_CNN_ImageBuf_KernelSlider_0_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_ConvWeightBiasModule_0_0/sim/Full_CNN_ConvWeightBiasModule_0_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_ConvSlider_0/sim/Full_CNN_ConvSlider_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_DataConverter_0_0/sim/Full_CNN_DataConverter_0_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/ip/Full_CNN_zyNet_0_0/sim/Full_CNN_zyNet_0_0.v" \
"../../../../CNN_2.ip_user_files/bd/Full_CNN/sim/Full_CNN.v" \
"../../../../CNN_2.gen/sources_1/bd/Full_CNN/hdl/Full_CNN_wrapper.v" \
"../../../../CNN_2.srcs/sim_1/new/AllNumbersTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
