Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Test_isim_beh.exe -prj C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Test_beh.prj work.Test 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/cordic_package.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/X_AddSub.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/XOR.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/slow_clk.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Shifter.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SerialTx.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/AddSub.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/uart.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/send_data.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/RegisterBank.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/MultiplexerOutput.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/MultiplexerInput.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Lookup_Table.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Controller.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Comparator.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/ascii.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/ALU.vhf" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/SystemSchematic.vhf" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/parallel_2_serial.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Cordic_UAR_1.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Test.vhd" into library work
Parsing VHDL file "C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Schematic.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 112840 KB
Fuse CPU Usage: 436 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package cordic_package
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity AddSub [addsub_default]
Compiling architecture behavioral of entity Shifter [shifter_default]
Compiling architecture behavioral of entity Neg [neg_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity X_AddSub [x_addsub_default]
Compiling architecture behavioral of entity ALU_MUSER_SystemSchematic [alu_muser_systemschematic_defaul...]
Compiling architecture behavioral of entity Comparator [comparator_default]
Compiling architecture behavioral of entity Controller [controller_default]
Compiling architecture behavioral of entity Lookup_Table [lookup_table_default]
Compiling architecture behavioral of entity MultiplexerInput [multiplexerinput_default]
Compiling architecture behavioral of entity MultiplexerOutput [multiplexeroutput_default]
Compiling architecture behavioral of entity RegisterBank [registerbank_default]
Compiling architecture behavioral of entity SystemSchematic [systemschematic_default]
Compiling architecture behavioral of entity send_data [send_data_default]
Compiling architecture behavioral of entity ascii [ascii_default]
Compiling architecture behavioral of entity serialTx [serialtx_default]
Compiling architecture slow_clk of entity slow_clk [slow_clk_default]
Compiling architecture uart of entity uart [uart_default]
Compiling architecture behavioral of entity parallel_2_serial [parallel_2_serial_default]
Compiling architecture behavioral of entity Cordic_UAR_1 [cordic_uar_1_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 48 VHDL Units
Built simulation executable C:/Users/kloftis/Downloads/FinalCordic1/FinalCordic/Test_isim_beh.exe
Fuse Memory Usage: 137080 KB
Fuse CPU Usage: 811 ms
