
---------- Begin Simulation Statistics ----------
final_tick                               92800303856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  39150                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828528                       # Number of bytes of host memory used
host_op_rate                                    63441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   255.43                       # Real time elapsed on the host
host_tick_rate                               75200617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019208                       # Number of seconds simulated
sim_ticks                                 19208430250                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       172770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        353751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1921657                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       175630                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4221713                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1569347                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1921657                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       352310                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4228650                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             177                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        23514                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13227664                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9603198                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       175634                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        636695                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     13981772                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36470534                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.444319                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.350450                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30707707     84.20%     84.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2074933      5.69%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1417761      3.89%     93.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       792236      2.17%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       592322      1.62%     97.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        77039      0.21%     97.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       133543      0.37%     98.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        38298      0.11%     98.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       636695      1.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36470534                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.841684                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.841684                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32311374                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       31783847                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1650685                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2808130                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         175769                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1469951                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4825767                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44505                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1555262                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1609                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4228650                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2874000                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              35252931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         22201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               22972685                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          960                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          351538                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.110073                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2986255                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1569524                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.597985                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38415918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.961473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.399993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         32451807     84.47%     84.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108456      0.28%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           553858      1.44%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           301513      0.78%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           422986      1.10%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           364989      0.95%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1136300      2.96%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           127605      0.33%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2948404      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38415918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                     921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       186960                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2403879                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.635243                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6800312                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1555262                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        15667539                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6584359                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2111274                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     30163314                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5245050                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       268560                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24404011                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         320760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1415292                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         175769                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2242400                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       232348                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        54745                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3017302                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1049461                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        92802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        94158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28376072                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23709858                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.633943                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17988813                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.617174                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23724106                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33541249                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19750976                       # number of integer regfile writes
system.switch_cpus.ipc                       0.260303                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.260303                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        13787      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17692235     71.71%     71.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2121      0.01%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5336405     21.63%     93.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1628027      6.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24672575                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              289428                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011731                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           79835     27.58%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          73354     25.34%     52.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        136239     47.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24948216                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     88072914                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23709858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     44122179                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           30163314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24672575                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     13958677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        22422                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     22656690                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38415918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.642249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.352737                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27996503     72.88%     72.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4284619     11.15%     84.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2394687      6.23%     90.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1677430      4.37%     94.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       871932      2.27%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       499770      1.30%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       368339      0.96%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       211424      0.55%     99.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       111214      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38415918                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.642233                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2874180                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   183                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       363104                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       477330                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6584359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2111274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12652742                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 38416839                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        23157823                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4506979                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2081861                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1624730                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        152701                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      82078709                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       30911340                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     39133073                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3542657                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3228480                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         175769                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9457799                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         18510711                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     46528995                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8975558                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             66020161                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            62321355                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2090935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4182913                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            108                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       135159                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37611                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79101                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        101880                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       534732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       534732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 534732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20232960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20232960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20232960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180981                       # Request fanout histogram
system.membus.reqLayer2.occupancy           936148500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          963368750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19208430250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       302680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1961074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            19                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012194                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6274853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6274891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    144606720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              144607936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          172819                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8650176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2264797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2264689    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    108      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2264797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2258975500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3137934000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1910997                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1910997                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1910997                       # number of overall hits
system.l2.overall_hits::total                 1910997                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       180959                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180981                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       180959                       # number of overall misses
system.l2.overall_misses::total                180981                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15477903500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15479502500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1599000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15477903500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15479502500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2091956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2091978                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2091956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2091978                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.086502                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086512                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.086502                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086512                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85532.653806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85531.091662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85532.653806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85531.091662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              135159                       # number of writebacks
system.l2.writebacks::total                    135159                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       180959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       180959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180977                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13668313500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13669732500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13668313500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13669732500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.086502                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.086502                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75532.653806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75532.982092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75532.653806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75532.982092                       # average overall mshr miss latency
system.l2.replacements                         172819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       167521                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           167521                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       167521                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       167521                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        79101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6634655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6634655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.991676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83875.741141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83875.741141                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        79101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5843645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5843645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.991676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73875.741141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73875.741141                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             19                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84157.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1910333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1910333                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       101858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   8843248500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8843248500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.050620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86819.380903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86816.823907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       101858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7824668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7824668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.050620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76819.380903                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76819.380903                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8104.199125                       # Cycle average of tags in use
system.l2.tags.total_refs                     2447431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    172819                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.161817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.862370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.029407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.547802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.566996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8100.192550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.988793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2098                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33644315                       # Number of tag accesses
system.l2.tags.data_accesses                 33644315                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11581376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11582784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8650176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8650176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       180959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       135159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             135159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              3332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              9996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        59974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    602931934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             603005235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         3332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        59974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            63306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      450332270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            450332270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      450332270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             3332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             9996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        59974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    602931934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1053337505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    135159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    180901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160350500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              482370                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             127215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180977                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     135159                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180977                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   135159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8618                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2823935000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  904595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6216166250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15608.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34358.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101308                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180977                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               135159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        79041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.910123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.161848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.978777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27229     34.45%     34.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22517     28.49%     62.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10032     12.69%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5858      7.41%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4632      5.86%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3178      4.02%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1808      2.29%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1097      1.39%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2690      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        79041                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.255136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.418885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.714987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8128     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.623693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.590288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.084512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5925     72.89%     72.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              188      2.31%     75.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1264     15.55%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              665      8.18%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               77      0.95%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11578816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8648576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11582528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8650176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       602.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       450.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    602.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    450.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19198160500                       # Total gap between requests
system.mem_ctrls.avgGap                      60727.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11577664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8648576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 59973.667030912125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 602738685.531057476997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 450248973.364182174206                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       180959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       135159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       676750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6215489500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 456729959750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37597.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34347.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3379204.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            299944260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            159424155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           650646780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          354845160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1515702240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7573568910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        998234880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11552366385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.421680                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2506618750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    641160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16060640750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            264408480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140536440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           641114880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          350554320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1515702240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7495033740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1064404800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11471754900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        597.225007                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2688883250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    641160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15878376250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    19208419500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2873972                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2873984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2873972                       # number of overall hits
system.cpu.icache.overall_hits::total         2873984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2874000                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2874013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2874000                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2874013                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2873972                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2873984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2874000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2874013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5748045                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5748045                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3502986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3502987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3502986                       # number of overall hits
system.cpu.dcache.overall_hits::total         3502987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2315489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2315492                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2315489                       # number of overall misses
system.cpu.dcache.overall_misses::total       2315492                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46180508419                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46180508419                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46180508419                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46180508419                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5818475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5818479                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5818475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5818479                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.397955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.397955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.397955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.397955                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19944.170937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19944.145097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19944.170937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19944.145097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4796450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            330621                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.507397                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       167521                       # number of writebacks
system.cpu.dcache.writebacks::total            167521                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       223533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       223533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       223533                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       223533                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2091956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2091956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2091956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2091956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39819103919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39819103919                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39819103919                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39819103919                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.359537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.359537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.359537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.359537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19034.388830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19034.388830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19034.388830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19034.388830                       # average overall mshr miss latency
system.cpu.dcache.replacements                2090935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2520939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2520940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2235723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2235726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  39322153500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39322153500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4756662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4756666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.470019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.470020                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17588.115120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17588.091519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       223530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       223530                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  33040542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33040542500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.423026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.423026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16420.165710                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16420.165710                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6858354919                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6858354919                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075122                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85980.930710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85980.930710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6778561419                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6778561419                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84983.782192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84983.782192                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92800303856500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.211697                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5593737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2090935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.675232                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.211695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          980                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13728917                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13728917                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92893542284000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828664                       # Number of bytes of host memory used
host_op_rate                                    78767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   817.45                       # Real time elapsed on the host
host_tick_rate                              114060594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093238                       # Number of seconds simulated
sim_ticks                                 93238427500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1829606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3659216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5293911                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       433087                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11078789                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4076989                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5293911                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1216922                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11099345                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             609                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        70533                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          37142145                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27401424                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       433095                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1970882                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35441446                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    181580425                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.265355                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.078919                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    164657501     90.68%     90.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6203101      3.42%     94.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4026244      2.22%     96.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2395676      1.32%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1450966      0.80%     98.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262501      0.14%     98.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       437714      0.24%     98.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       175840      0.10%     98.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1970882      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    181580425                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.215895                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.215895                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     169880721                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87645524                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4412034                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7118223                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         433577                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4631874                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13415335                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                119990                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4977589                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4247                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11099345                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8146115                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             177604649                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         54650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63533474                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3858                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          867154                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.059521                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8434333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4077598                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.340704                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    186476429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.538223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.850749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        170056668     91.19%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           294749      0.16%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1688855      0.91%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           762000      0.41%     92.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1296017      0.70%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1181007      0.63%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2922976      1.57%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           412716      0.22%     95.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7861441      4.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    186476429                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       457578                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6779520                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.369356                       # Inst execution rate
system.switch_cpus.iew.exec_refs             19540903                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4977589                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       108638393                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17638594                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        13870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6920355                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83578560                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      14563314                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       598168                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68876371                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1111273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4316348                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         433577                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7089875                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       602874                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       168579                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7228420                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3369368                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          675                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       237920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       219658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          79699221                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              67062555                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.616792                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          49157842                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.359629                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               67098428                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         97201542                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        55300567                       # number of integer regfile writes
system.switch_cpus.ipc                       0.160878                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.160878                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41163      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49538469     71.30%     71.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6900      0.01%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     71.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14715439     21.18%     92.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5172567      7.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69474538                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              785984                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011313                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          190021     24.18%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         183796     23.38%     47.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        412167     52.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       70219359                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    326265917                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     67062555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    118974508                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83578560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69474538                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35395284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54427                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     57967920                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    186476429                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.372565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.045685                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    155099463     83.17%     83.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14482903      7.77%     90.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6826631      3.66%     94.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4664045      2.50%     97.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2385258      1.28%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1313700      0.70%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       956282      0.51%     99.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       486162      0.26%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261985      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    186476429                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.372564                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8146732                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   617                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1432211                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2011234                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17638594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6920355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        35567766                       # number of misc regfile reads
system.switch_cpus.numCycles                186476855                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       141208992                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       15938379                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5725748                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3751761                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        391408                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     227694221                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85456416                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    107108271                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9465114                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10808837                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         433577                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29642998                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46190188                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    131358968                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          28948648                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            263234195                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           172154055                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11413501                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            854                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1611597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       398808                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1430798                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218011                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218011                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1611599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5488824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5488824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5488824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    142618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    142618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142618624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1829610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1829610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1829610                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5656518500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9619338250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  93238427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822310                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6714313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           220025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          220024                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486727                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17120250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17120250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    392336064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              392336064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1829874                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25523712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7536626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010644                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7535772     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    854      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7536626                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6130252500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8560123500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3877141                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3877141                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3877141                       # number of overall hits
system.l2.overall_hits::total                 3877141                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1829611                       # number of demand (read+write) misses
system.l2.demand_misses::total                1829611                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1829611                       # number of overall misses
system.l2.overall_misses::total               1829611                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 151471836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151471836000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 151471836000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151471836000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5706752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706752                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706752                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.320605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.320605                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.320605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.320605                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 82789.093419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82789.093419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82789.093419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82789.093419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              398808                       # number of writebacks
system.l2.writebacks::total                    398808                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1829611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1829611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1829611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1829611                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 133175756000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 133175756000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 133175756000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 133175756000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.320605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.320605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.320605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.320605                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72789.109816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72789.109816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72789.109816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72789.109816                       # average overall mshr miss latency
system.l2.replacements                        1829874                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       423502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           423502                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       423502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       423502                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          586                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           586                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2013                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       218012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              218012                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  18297556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18297556500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       220025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            220025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.990851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83929.125461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83929.125461                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       218012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         218012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  16117446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16117446500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.990851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73929.171330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73929.171330                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3875128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3875128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1611599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1611599                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 133174279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 133174279500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486727                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.293727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.293727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82634.873501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82634.873501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1611599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1611599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 117058309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 117058309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.293727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.293727                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72634.885911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72634.885911                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    13148335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1838066                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.153353                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.836033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.157292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4274                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93137882                       # Number of tag accesses
system.l2.tags.data_accesses                 93137882                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93238427500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    117095040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          117095040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25523712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25523712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1829610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1829610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       398808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1255866740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1255866740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      273746702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            273746702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      273746702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1255866740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1529613442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    398808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1829342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000323870500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24451                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24451                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3942923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             374933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1829610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     398808                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1829610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   398808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            136444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            125816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            108869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             90306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             75235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             96225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            114276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            160937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           136393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            69472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25101                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23219437000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9146710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             57519599500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12692.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31442.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1518494                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327924                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1829610                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               398808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  951138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  636430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  201078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       381724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.564649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.154651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.616368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       115694     30.31%     30.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        92197     24.15%     54.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35546      9.31%     63.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21590      5.66%     69.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17004      4.45%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13751      3.60%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11556      3.03%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9516      2.49%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64870     16.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       381724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.816245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.423178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.006483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         21703     88.76%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1736      7.10%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          448      1.83%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          191      0.78%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           96      0.39%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           54      0.22%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           40      0.16%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           31      0.13%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25      0.10%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           20      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           19      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           16      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            9      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           18      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            8      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            8      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            6      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24451                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.310499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.813754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21037     86.04%     86.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              389      1.59%     87.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2003      8.19%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              906      3.71%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      0.42%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24451                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              117077888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25523712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               117095040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25523712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1255.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       273.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1255.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    273.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93248598000                       # Total gap between requests
system.mem_ctrls.avgGap                      41845.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    117077888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25523712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1255682781.651374340057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 273746701.701935052872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1829610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       398808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  57519599500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2276406756250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31438.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5708026.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1410721200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            749804715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6683818260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1044365400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7360314000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38089281570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3728371680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59066676825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.501426                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9158353000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3113500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  80966574500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1314845280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            698837865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6377683620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1037412360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7360314000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37241461860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4442325120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58472880105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.132843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11090324250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3113500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  79034603250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   112446847000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11020087                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11020099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11020087                       # number of overall hits
system.cpu.icache.overall_hits::total        11020099                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2151000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2151000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2151000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11020115                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11020128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11020115                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11020128                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74172.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90361.111111                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11020087                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11020099                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2151000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11020115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11020128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76821.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74172.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90361.111111                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022992                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11020118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          580006.210526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.021781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22040275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22040275                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13878890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13878891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13878890                       # number of overall hits
system.cpu.dcache.overall_hits::total        13878891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8702389                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8702392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8702389                       # number of overall misses
system.cpu.dcache.overall_misses::total       8702392                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 281314306381                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 281314306381                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 281314306381                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 281314306381                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22581279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22581283                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22581279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22581283                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.385381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.385381                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.385381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.385381                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32326.101072                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32326.089928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32326.101072                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32326.089928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26908053                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1257684                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.394924                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       591023                       # number of writebacks
system.cpu.dcache.writebacks::total            591023                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       903681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       903681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       903681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       903681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7798708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7798708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7798708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7798708                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 243011192382                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 243011192382                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 243011192382                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 243011192382                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.345362                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.345362                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.345362                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.345362                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31160.442522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31160.442522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31160.442522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31160.442522                       # average overall mshr miss latency
system.cpu.dcache.replacements                7797684                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9565910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9565911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8402591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8402594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 255555643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 255555643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17968501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17968505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.467629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.467629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 30413.909591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30413.898732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       903667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       903667                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7498924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7498924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 217552487000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 217552487000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.417337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.417337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29011.160401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29011.160401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4312980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4312980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  25758663381                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25758663381                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85920.064113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85920.064113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299784                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  25458705382                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25458705382                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84923.496191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84923.496191                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92893542284000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.239286                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21677599                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7798708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.779640                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.239285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001210                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52961274                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52961274                       # Number of data accesses

---------- End Simulation Statistics   ----------
