// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/04/2025 09:01:31"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module password (
	clk,
	switches,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4);
input 	clk;
input 	[0:9] switches;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;

// Design Ports Information
// hex0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \hex0[0]~output_o ;
wire \hex0[1]~output_o ;
wire \hex0[2]~output_o ;
wire \hex0[3]~output_o ;
wire \hex0[4]~output_o ;
wire \hex0[5]~output_o ;
wire \hex0[6]~output_o ;
wire \hex1[0]~output_o ;
wire \hex1[1]~output_o ;
wire \hex1[2]~output_o ;
wire \hex1[3]~output_o ;
wire \hex1[4]~output_o ;
wire \hex1[5]~output_o ;
wire \hex1[6]~output_o ;
wire \hex2[0]~output_o ;
wire \hex2[1]~output_o ;
wire \hex2[2]~output_o ;
wire \hex2[3]~output_o ;
wire \hex2[4]~output_o ;
wire \hex2[5]~output_o ;
wire \hex2[6]~output_o ;
wire \hex3[0]~output_o ;
wire \hex3[1]~output_o ;
wire \hex3[2]~output_o ;
wire \hex3[3]~output_o ;
wire \hex3[4]~output_o ;
wire \hex3[5]~output_o ;
wire \hex3[6]~output_o ;
wire \hex4[0]~output_o ;
wire \hex4[1]~output_o ;
wire \hex4[2]~output_o ;
wire \hex4[3]~output_o ;
wire \hex4[4]~output_o ;
wire \hex4[5]~output_o ;
wire \hex4[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \clok|Add0~0_combout ;
wire \clok|Add0~1 ;
wire \clok|Add0~2_combout ;
wire \clok|Add0~3 ;
wire \clok|Add0~4_combout ;
wire \clok|Add0~5 ;
wire \clok|Add0~6_combout ;
wire \clok|Add0~7 ;
wire \clok|Add0~8_combout ;
wire \clok|Add0~9 ;
wire \clok|Add0~10_combout ;
wire \clok|Add0~11 ;
wire \clok|Add0~12_combout ;
wire \clok|count~11_combout ;
wire \clok|Add0~13 ;
wire \clok|Add0~14_combout ;
wire \clok|Add0~15 ;
wire \clok|Add0~16_combout ;
wire \clok|Equal0~5_combout ;
wire \clok|Equal0~6_combout ;
wire \clok|Add0~17 ;
wire \clok|Add0~18_combout ;
wire \clok|Add0~19 ;
wire \clok|Add0~20_combout ;
wire \clok|Add0~21 ;
wire \clok|Add0~22_combout ;
wire \clok|count~10_combout ;
wire \clok|Add0~23 ;
wire \clok|Add0~24_combout ;
wire \clok|count~9_combout ;
wire \clok|Add0~25 ;
wire \clok|Add0~26_combout ;
wire \clok|count~8_combout ;
wire \clok|Add0~27 ;
wire \clok|Add0~28_combout ;
wire \clok|count~7_combout ;
wire \clok|Add0~29 ;
wire \clok|Add0~30_combout ;
wire \clok|Add0~31 ;
wire \clok|Add0~32_combout ;
wire \clok|count~6_combout ;
wire \clok|Add0~33 ;
wire \clok|Add0~34_combout ;
wire \clok|Add0~35 ;
wire \clok|Add0~36_combout ;
wire \clok|count~5_combout ;
wire \clok|Add0~37 ;
wire \clok|Add0~38_combout ;
wire \clok|count~4_combout ;
wire \clok|Add0~39 ;
wire \clok|Add0~40_combout ;
wire \clok|count~3_combout ;
wire \clok|Add0~41 ;
wire \clok|Add0~42_combout ;
wire \clok|count~2_combout ;
wire \clok|Add0~43 ;
wire \clok|Add0~44_combout ;
wire \clok|count~1_combout ;
wire \clok|Add0~45 ;
wire \clok|Add0~46_combout ;
wire \clok|Add0~47 ;
wire \clok|Add0~48_combout ;
wire \clok|count~0_combout ;
wire \clok|Equal0~0_combout ;
wire \clok|Equal0~2_combout ;
wire \clok|Equal0~1_combout ;
wire \clok|Equal0~3_combout ;
wire \clok|Equal0~4_combout ;
wire \clok|Equal0~7_combout ;
wire \clok|clk_div~0_combout ;
wire \clok|clk_div~feeder_combout ;
wire \clok|clk_div~q ;
wire \clok|clk_div~clkctrl_outclk ;
wire \switches[0]~input_o ;
wire \o1|b~q ;
wire \o1|always0~0_combout ;
wire \o1|outS~q ;
wire \switches[1]~input_o ;
wire \o2|b~q ;
wire \o2|always0~0_combout ;
wire \o2|outS~q ;
wire \tradu|num[1]~0_combout ;
wire \switches[5]~input_o ;
wire \o6|b~q ;
wire \o6|always0~0_combout ;
wire \o6|outS~q ;
wire \switches[2]~input_o ;
wire \o3|b~q ;
wire \o3|always0~0_combout ;
wire \o3|outS~q ;
wire \switches[7]~input_o ;
wire \o8|b~q ;
wire \o8|always0~0_combout ;
wire \o8|outS~q ;
wire \switches[4]~input_o ;
wire \o5|b~feeder_combout ;
wire \o5|b~q ;
wire \o5|always0~0_combout ;
wire \o5|outS~q ;
wire \switches[6]~input_o ;
wire \o7|b~q ;
wire \o7|always0~0_combout ;
wire \o7|outS~q ;
wire \tradu|num[1]~4_combout ;
wire \tradu|num[1]~5_combout ;
wire \switches[3]~input_o ;
wire \o4|b~feeder_combout ;
wire \o4|b~q ;
wire \o4|always0~0_combout ;
wire \o4|outS~q ;
wire \switches[8]~input_o ;
wire \o9|b~q ;
wire \o9|always0~0_combout ;
wire \o9|outS~q ;
wire \switches[9]~input_o ;
wire \o10|b~q ;
wire \o10|always0~0_combout ;
wire \o10|outS~q ;
wire \tradu|Add1~0_combout ;
wire \tradu|Add3~0_combout ;
wire \tradu|Add4~0_combout ;
wire \tradu|Add5~0_combout ;
wire \tradu|Add6~0_combout ;
wire \tradu|Add7~1_cout ;
wire \tradu|Add7~2_combout ;
wire \tradu|num[1]~6_combout ;
wire \tradu|Add6~1_combout ;
wire \tradu|Add1~1_combout ;
wire \tradu|Add3~1_combout ;
wire \tradu|Add4~1_combout ;
wire \tradu|Add5~1 ;
wire \tradu|Add5~2_combout ;
wire \tradu|Add7~3 ;
wire \tradu|Add7~4_combout ;
wire \tradu|Add3~2_combout ;
wire \tradu|Add5~3 ;
wire \tradu|Add5~4_combout ;
wire \tradu|Add7~5 ;
wire \tradu|Add7~6_combout ;
wire \tradu|Add5~5 ;
wire \tradu|Add5~6_combout ;
wire \tradu|Add7~7 ;
wire \tradu|Add7~8_combout ;
wire \tradu|num[1]~7_combout ;
wire \tradu|Equal0~0_combout ;
wire \tradu|num[0]~1_combout ;
wire \tradu|num[0]~2_combout ;
wire \tradu|num[0]~3_combout ;
wire \always1~5_combout ;
wire \Selector8~1_combout ;
wire \tradu|position~0_combout ;
wire \always1~6_combout ;
wire \always1~2_combout ;
wire \Selector8~0_combout ;
wire \Selector8~2_combout ;
wire \current_state.error~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \counter.000~q ;
wire \next_state.dig1~0_combout ;
wire \Selector3~0_combout ;
wire \Selector1~0_combout ;
wire \counter.001~q ;
wire \next_state.dig2~0_combout ;
wire \Selector2~0_combout ;
wire \counter.010~q ;
wire \always1~3_combout ;
wire \Selector3~1_combout ;
wire \counter.011~q ;
wire \always1~4_combout ;
wire \next_state.dig4~0_combout ;
wire \current_state.dig4~q ;
wire \Selector9~0_combout ;
wire \current_state.correct~q ;
wire \Selector7~0_combout ;
wire \current_state.dig1~q ;
wire \current_state.dig2~q ;
wire \Selector7~1_combout ;
wire \current_state.Idle~q ;
wire \next_state.dig3~0_combout ;
wire \current_state.dig3~q ;
wire \WideOr13~combout ;
wire \WideOr13~clkctrl_outclk ;
wire \hex0~0_combout ;
wire \hex0[0]$latch~combout ;
wire \hex0[1]$latch~combout ;
wire \WideOr12~combout ;
wire \hex0[4]$latch~combout ;
wire \hex1~0_combout ;
wire \WideOr10~combout ;
wire \WideOr10~clkctrl_outclk ;
wire \hex1[0]$latch~combout ;
wire \WideOr11~combout ;
wire \hex1[2]$latch~combout ;
wire \hex1~1_combout ;
wire \hex1[3]$latch~combout ;
wire \hex2~0_combout ;
wire \WideOr8~combout ;
wire \WideOr8~clkctrl_outclk ;
wire \hex2[0]$latch~combout ;
wire \WideOr9~combout ;
wire \hex2[4]$latch~combout ;
wire \hex2~1_combout ;
wire \hex2[6]$latch~combout ;
wire \WideOr6~combout ;
wire \WideOr6~clkctrl_outclk ;
wire \hex3[0]$latch~combout ;
wire \hex3~0_combout ;
wire \hex3[1]$latch~combout ;
wire \WideOr7~combout ;
wire \hex3[4]$latch~combout ;
wire \WideOr5~0_combout ;
wire \hex4[0]$latch~combout ;
wire [24:0] \clok|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \hex0[0]~output (
	.i(\hex0[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \hex0[1]~output (
	.i(\hex0[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \hex0[2]~output (
	.i(\hex0[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \hex0[3]~output (
	.i(\hex0[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \hex0[4]~output (
	.i(\hex0[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \hex0[5]~output (
	.i(\hex0[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \hex0[6]~output (
	.i(\hex0[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \hex1[0]~output (
	.i(\hex1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \hex1[1]~output (
	.i(\hex1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \hex1[2]~output (
	.i(\hex1[2]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \hex1[3]~output (
	.i(\hex1[3]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \hex1[4]~output (
	.i(\hex1[2]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \hex1[5]~output (
	.i(\hex1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \hex1[6]~output (
	.i(\hex1[3]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \hex2[0]~output (
	.i(\hex2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \hex2[1]~output (
	.i(\hex2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \hex2[2]~output (
	.i(\hex2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \hex2[3]~output (
	.i(\hex2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \hex2[4]~output (
	.i(\hex2[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \hex2[5]~output (
	.i(\hex2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \hex2[6]~output (
	.i(\hex2[6]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \hex3[0]~output (
	.i(\hex3[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \hex3[1]~output (
	.i(\hex3[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \hex3[2]~output (
	.i(\hex3[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \hex3[3]~output (
	.i(\hex3[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \hex3[4]~output (
	.i(\hex3[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \hex3[5]~output (
	.i(\hex3[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \hex3[6]~output (
	.i(\hex3[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \hex4[0]~output (
	.i(\hex4[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[0]~output .bus_hold = "false";
defparam \hex4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \hex4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[1]~output .bus_hold = "false";
defparam \hex4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \hex4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[2]~output .bus_hold = "false";
defparam \hex4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \hex4[3]~output (
	.i(\hex4[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[3]~output .bus_hold = "false";
defparam \hex4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \hex4[4]~output (
	.i(\hex4[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[4]~output .bus_hold = "false";
defparam \hex4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \hex4[5]~output (
	.i(\hex4[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[5]~output .bus_hold = "false";
defparam \hex4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \hex4[6]~output (
	.i(\hex4[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[6]~output .bus_hold = "false";
defparam \hex4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
fiftyfivenm_lcell_comb \clok|Add0~0 (
// Equation(s):
// \clok|Add0~0_combout  = \clok|count [0] $ (VCC)
// \clok|Add0~1  = CARRY(\clok|count [0])

	.dataa(gnd),
	.datab(\clok|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clok|Add0~0_combout ),
	.cout(\clok|Add0~1 ));
// synopsys translate_off
defparam \clok|Add0~0 .lut_mask = 16'h33CC;
defparam \clok|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \clok|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[0] .is_wysiwyg = "true";
defparam \clok|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
fiftyfivenm_lcell_comb \clok|Add0~2 (
// Equation(s):
// \clok|Add0~2_combout  = (\clok|count [1] & (!\clok|Add0~1 )) # (!\clok|count [1] & ((\clok|Add0~1 ) # (GND)))
// \clok|Add0~3  = CARRY((!\clok|Add0~1 ) # (!\clok|count [1]))

	.dataa(\clok|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~1 ),
	.combout(\clok|Add0~2_combout ),
	.cout(\clok|Add0~3 ));
// synopsys translate_off
defparam \clok|Add0~2 .lut_mask = 16'h5A5F;
defparam \clok|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \clok|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[1] .is_wysiwyg = "true";
defparam \clok|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
fiftyfivenm_lcell_comb \clok|Add0~4 (
// Equation(s):
// \clok|Add0~4_combout  = (\clok|count [2] & (\clok|Add0~3  $ (GND))) # (!\clok|count [2] & (!\clok|Add0~3  & VCC))
// \clok|Add0~5  = CARRY((\clok|count [2] & !\clok|Add0~3 ))

	.dataa(\clok|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~3 ),
	.combout(\clok|Add0~4_combout ),
	.cout(\clok|Add0~5 ));
// synopsys translate_off
defparam \clok|Add0~4 .lut_mask = 16'hA50A;
defparam \clok|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N13
dffeas \clok|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[2] .is_wysiwyg = "true";
defparam \clok|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
fiftyfivenm_lcell_comb \clok|Add0~6 (
// Equation(s):
// \clok|Add0~6_combout  = (\clok|count [3] & (!\clok|Add0~5 )) # (!\clok|count [3] & ((\clok|Add0~5 ) # (GND)))
// \clok|Add0~7  = CARRY((!\clok|Add0~5 ) # (!\clok|count [3]))

	.dataa(gnd),
	.datab(\clok|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~5 ),
	.combout(\clok|Add0~6_combout ),
	.cout(\clok|Add0~7 ));
// synopsys translate_off
defparam \clok|Add0~6 .lut_mask = 16'h3C3F;
defparam \clok|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N15
dffeas \clok|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[3] .is_wysiwyg = "true";
defparam \clok|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
fiftyfivenm_lcell_comb \clok|Add0~8 (
// Equation(s):
// \clok|Add0~8_combout  = (\clok|count [4] & (\clok|Add0~7  $ (GND))) # (!\clok|count [4] & (!\clok|Add0~7  & VCC))
// \clok|Add0~9  = CARRY((\clok|count [4] & !\clok|Add0~7 ))

	.dataa(gnd),
	.datab(\clok|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~7 ),
	.combout(\clok|Add0~8_combout ),
	.cout(\clok|Add0~9 ));
// synopsys translate_off
defparam \clok|Add0~8 .lut_mask = 16'hC30C;
defparam \clok|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N17
dffeas \clok|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[4] .is_wysiwyg = "true";
defparam \clok|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
fiftyfivenm_lcell_comb \clok|Add0~10 (
// Equation(s):
// \clok|Add0~10_combout  = (\clok|count [5] & (!\clok|Add0~9 )) # (!\clok|count [5] & ((\clok|Add0~9 ) # (GND)))
// \clok|Add0~11  = CARRY((!\clok|Add0~9 ) # (!\clok|count [5]))

	.dataa(gnd),
	.datab(\clok|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~9 ),
	.combout(\clok|Add0~10_combout ),
	.cout(\clok|Add0~11 ));
// synopsys translate_off
defparam \clok|Add0~10 .lut_mask = 16'h3C3F;
defparam \clok|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N19
dffeas \clok|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[5] .is_wysiwyg = "true";
defparam \clok|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
fiftyfivenm_lcell_comb \clok|Add0~12 (
// Equation(s):
// \clok|Add0~12_combout  = (\clok|count [6] & (\clok|Add0~11  $ (GND))) # (!\clok|count [6] & (!\clok|Add0~11  & VCC))
// \clok|Add0~13  = CARRY((\clok|count [6] & !\clok|Add0~11 ))

	.dataa(gnd),
	.datab(\clok|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~11 ),
	.combout(\clok|Add0~12_combout ),
	.cout(\clok|Add0~13 ));
// synopsys translate_off
defparam \clok|Add0~12 .lut_mask = 16'hC30C;
defparam \clok|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
fiftyfivenm_lcell_comb \clok|count~11 (
// Equation(s):
// \clok|count~11_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clok|Equal0~7_combout ),
	.datad(\clok|Add0~12_combout ),
	.cin(gnd),
	.combout(\clok|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~11 .lut_mask = 16'h0F00;
defparam \clok|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N3
dffeas \clok|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[6] .is_wysiwyg = "true";
defparam \clok|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
fiftyfivenm_lcell_comb \clok|Add0~14 (
// Equation(s):
// \clok|Add0~14_combout  = (\clok|count [7] & (!\clok|Add0~13 )) # (!\clok|count [7] & ((\clok|Add0~13 ) # (GND)))
// \clok|Add0~15  = CARRY((!\clok|Add0~13 ) # (!\clok|count [7]))

	.dataa(\clok|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~13 ),
	.combout(\clok|Add0~14_combout ),
	.cout(\clok|Add0~15 ));
// synopsys translate_off
defparam \clok|Add0~14 .lut_mask = 16'h5A5F;
defparam \clok|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N23
dffeas \clok|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[7] .is_wysiwyg = "true";
defparam \clok|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
fiftyfivenm_lcell_comb \clok|Add0~16 (
// Equation(s):
// \clok|Add0~16_combout  = (\clok|count [8] & (\clok|Add0~15  $ (GND))) # (!\clok|count [8] & (!\clok|Add0~15  & VCC))
// \clok|Add0~17  = CARRY((\clok|count [8] & !\clok|Add0~15 ))

	.dataa(gnd),
	.datab(\clok|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~15 ),
	.combout(\clok|Add0~16_combout ),
	.cout(\clok|Add0~17 ));
// synopsys translate_off
defparam \clok|Add0~16 .lut_mask = 16'hC30C;
defparam \clok|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \clok|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[8] .is_wysiwyg = "true";
defparam \clok|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
fiftyfivenm_lcell_comb \clok|Equal0~5 (
// Equation(s):
// \clok|Equal0~5_combout  = (!\clok|count [7] & (\clok|count [5] & (!\clok|count [8] & !\clok|count [6])))

	.dataa(\clok|count [7]),
	.datab(\clok|count [5]),
	.datac(\clok|count [8]),
	.datad(\clok|count [6]),
	.cin(gnd),
	.combout(\clok|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~5 .lut_mask = 16'h0004;
defparam \clok|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
fiftyfivenm_lcell_comb \clok|Equal0~6 (
// Equation(s):
// \clok|Equal0~6_combout  = (\clok|count [2] & (\clok|count [4] & (\clok|count [1] & \clok|count [3])))

	.dataa(\clok|count [2]),
	.datab(\clok|count [4]),
	.datac(\clok|count [1]),
	.datad(\clok|count [3]),
	.cin(gnd),
	.combout(\clok|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~6 .lut_mask = 16'h8000;
defparam \clok|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
fiftyfivenm_lcell_comb \clok|Add0~18 (
// Equation(s):
// \clok|Add0~18_combout  = (\clok|count [9] & (!\clok|Add0~17 )) # (!\clok|count [9] & ((\clok|Add0~17 ) # (GND)))
// \clok|Add0~19  = CARRY((!\clok|Add0~17 ) # (!\clok|count [9]))

	.dataa(\clok|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~17 ),
	.combout(\clok|Add0~18_combout ),
	.cout(\clok|Add0~19 ));
// synopsys translate_off
defparam \clok|Add0~18 .lut_mask = 16'h5A5F;
defparam \clok|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N27
dffeas \clok|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[9] .is_wysiwyg = "true";
defparam \clok|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
fiftyfivenm_lcell_comb \clok|Add0~20 (
// Equation(s):
// \clok|Add0~20_combout  = (\clok|count [10] & (\clok|Add0~19  $ (GND))) # (!\clok|count [10] & (!\clok|Add0~19  & VCC))
// \clok|Add0~21  = CARRY((\clok|count [10] & !\clok|Add0~19 ))

	.dataa(gnd),
	.datab(\clok|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~19 ),
	.combout(\clok|Add0~20_combout ),
	.cout(\clok|Add0~21 ));
// synopsys translate_off
defparam \clok|Add0~20 .lut_mask = 16'hC30C;
defparam \clok|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \clok|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[10] .is_wysiwyg = "true";
defparam \clok|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
fiftyfivenm_lcell_comb \clok|Add0~22 (
// Equation(s):
// \clok|Add0~22_combout  = (\clok|count [11] & (!\clok|Add0~21 )) # (!\clok|count [11] & ((\clok|Add0~21 ) # (GND)))
// \clok|Add0~23  = CARRY((!\clok|Add0~21 ) # (!\clok|count [11]))

	.dataa(gnd),
	.datab(\clok|count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~21 ),
	.combout(\clok|Add0~22_combout ),
	.cout(\clok|Add0~23 ));
// synopsys translate_off
defparam \clok|Add0~22 .lut_mask = 16'h3C3F;
defparam \clok|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
fiftyfivenm_lcell_comb \clok|count~10 (
// Equation(s):
// \clok|count~10_combout  = (\clok|Add0~22_combout  & !\clok|Equal0~7_combout )

	.dataa(\clok|Add0~22_combout ),
	.datab(gnd),
	.datac(\clok|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clok|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~10 .lut_mask = 16'h0A0A;
defparam \clok|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N5
dffeas \clok|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[11] .is_wysiwyg = "true";
defparam \clok|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
fiftyfivenm_lcell_comb \clok|Add0~24 (
// Equation(s):
// \clok|Add0~24_combout  = (\clok|count [12] & (\clok|Add0~23  $ (GND))) # (!\clok|count [12] & (!\clok|Add0~23  & VCC))
// \clok|Add0~25  = CARRY((\clok|count [12] & !\clok|Add0~23 ))

	.dataa(gnd),
	.datab(\clok|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~23 ),
	.combout(\clok|Add0~24_combout ),
	.cout(\clok|Add0~25 ));
// synopsys translate_off
defparam \clok|Add0~24 .lut_mask = 16'hC30C;
defparam \clok|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
fiftyfivenm_lcell_comb \clok|count~9 (
// Equation(s):
// \clok|count~9_combout  = (\clok|Add0~24_combout  & !\clok|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clok|Add0~24_combout ),
	.datad(\clok|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clok|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~9 .lut_mask = 16'h00F0;
defparam \clok|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \clok|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[12] .is_wysiwyg = "true";
defparam \clok|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
fiftyfivenm_lcell_comb \clok|Add0~26 (
// Equation(s):
// \clok|Add0~26_combout  = (\clok|count [13] & (!\clok|Add0~25 )) # (!\clok|count [13] & ((\clok|Add0~25 ) # (GND)))
// \clok|Add0~27  = CARRY((!\clok|Add0~25 ) # (!\clok|count [13]))

	.dataa(\clok|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~25 ),
	.combout(\clok|Add0~26_combout ),
	.cout(\clok|Add0~27 ));
// synopsys translate_off
defparam \clok|Add0~26 .lut_mask = 16'h5A5F;
defparam \clok|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
fiftyfivenm_lcell_comb \clok|count~8 (
// Equation(s):
// \clok|count~8_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~26_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~26_combout ),
	.cin(gnd),
	.combout(\clok|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~8 .lut_mask = 16'h3300;
defparam \clok|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N27
dffeas \clok|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[13] .is_wysiwyg = "true";
defparam \clok|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
fiftyfivenm_lcell_comb \clok|Add0~28 (
// Equation(s):
// \clok|Add0~28_combout  = (\clok|count [14] & (\clok|Add0~27  $ (GND))) # (!\clok|count [14] & (!\clok|Add0~27  & VCC))
// \clok|Add0~29  = CARRY((\clok|count [14] & !\clok|Add0~27 ))

	.dataa(\clok|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~27 ),
	.combout(\clok|Add0~28_combout ),
	.cout(\clok|Add0~29 ));
// synopsys translate_off
defparam \clok|Add0~28 .lut_mask = 16'hA50A;
defparam \clok|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
fiftyfivenm_lcell_comb \clok|count~7 (
// Equation(s):
// \clok|count~7_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~28_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~28_combout ),
	.cin(gnd),
	.combout(\clok|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~7 .lut_mask = 16'h3300;
defparam \clok|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \clok|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[14] .is_wysiwyg = "true";
defparam \clok|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
fiftyfivenm_lcell_comb \clok|Add0~30 (
// Equation(s):
// \clok|Add0~30_combout  = (\clok|count [15] & (!\clok|Add0~29 )) # (!\clok|count [15] & ((\clok|Add0~29 ) # (GND)))
// \clok|Add0~31  = CARRY((!\clok|Add0~29 ) # (!\clok|count [15]))

	.dataa(\clok|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~29 ),
	.combout(\clok|Add0~30_combout ),
	.cout(\clok|Add0~31 ));
// synopsys translate_off
defparam \clok|Add0~30 .lut_mask = 16'h5A5F;
defparam \clok|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N7
dffeas \clok|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[15] .is_wysiwyg = "true";
defparam \clok|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
fiftyfivenm_lcell_comb \clok|Add0~32 (
// Equation(s):
// \clok|Add0~32_combout  = (\clok|count [16] & (\clok|Add0~31  $ (GND))) # (!\clok|count [16] & (!\clok|Add0~31  & VCC))
// \clok|Add0~33  = CARRY((\clok|count [16] & !\clok|Add0~31 ))

	.dataa(gnd),
	.datab(\clok|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~31 ),
	.combout(\clok|Add0~32_combout ),
	.cout(\clok|Add0~33 ));
// synopsys translate_off
defparam \clok|Add0~32 .lut_mask = 16'hC30C;
defparam \clok|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
fiftyfivenm_lcell_comb \clok|count~6 (
// Equation(s):
// \clok|count~6_combout  = (\clok|Add0~32_combout  & !\clok|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clok|Add0~32_combout ),
	.datad(\clok|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clok|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~6 .lut_mask = 16'h00F0;
defparam \clok|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N29
dffeas \clok|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[16] .is_wysiwyg = "true";
defparam \clok|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
fiftyfivenm_lcell_comb \clok|Add0~34 (
// Equation(s):
// \clok|Add0~34_combout  = (\clok|count [17] & (!\clok|Add0~33 )) # (!\clok|count [17] & ((\clok|Add0~33 ) # (GND)))
// \clok|Add0~35  = CARRY((!\clok|Add0~33 ) # (!\clok|count [17]))

	.dataa(\clok|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~33 ),
	.combout(\clok|Add0~34_combout ),
	.cout(\clok|Add0~35 ));
// synopsys translate_off
defparam \clok|Add0~34 .lut_mask = 16'h5A5F;
defparam \clok|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N11
dffeas \clok|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[17] .is_wysiwyg = "true";
defparam \clok|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
fiftyfivenm_lcell_comb \clok|Add0~36 (
// Equation(s):
// \clok|Add0~36_combout  = (\clok|count [18] & (\clok|Add0~35  $ (GND))) # (!\clok|count [18] & (!\clok|Add0~35  & VCC))
// \clok|Add0~37  = CARRY((\clok|count [18] & !\clok|Add0~35 ))

	.dataa(\clok|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~35 ),
	.combout(\clok|Add0~36_combout ),
	.cout(\clok|Add0~37 ));
// synopsys translate_off
defparam \clok|Add0~36 .lut_mask = 16'hA50A;
defparam \clok|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
fiftyfivenm_lcell_comb \clok|count~5 (
// Equation(s):
// \clok|count~5_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~36_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~36_combout ),
	.cin(gnd),
	.combout(\clok|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~5 .lut_mask = 16'h3300;
defparam \clok|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \clok|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[18] .is_wysiwyg = "true";
defparam \clok|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
fiftyfivenm_lcell_comb \clok|Add0~38 (
// Equation(s):
// \clok|Add0~38_combout  = (\clok|count [19] & (!\clok|Add0~37 )) # (!\clok|count [19] & ((\clok|Add0~37 ) # (GND)))
// \clok|Add0~39  = CARRY((!\clok|Add0~37 ) # (!\clok|count [19]))

	.dataa(gnd),
	.datab(\clok|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~37 ),
	.combout(\clok|Add0~38_combout ),
	.cout(\clok|Add0~39 ));
// synopsys translate_off
defparam \clok|Add0~38 .lut_mask = 16'h3C3F;
defparam \clok|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
fiftyfivenm_lcell_comb \clok|count~4 (
// Equation(s):
// \clok|count~4_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~38_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~38_combout ),
	.cin(gnd),
	.combout(\clok|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~4 .lut_mask = 16'h3300;
defparam \clok|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \clok|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[19] .is_wysiwyg = "true";
defparam \clok|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
fiftyfivenm_lcell_comb \clok|Add0~40 (
// Equation(s):
// \clok|Add0~40_combout  = (\clok|count [20] & (\clok|Add0~39  $ (GND))) # (!\clok|count [20] & (!\clok|Add0~39  & VCC))
// \clok|Add0~41  = CARRY((\clok|count [20] & !\clok|Add0~39 ))

	.dataa(\clok|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~39 ),
	.combout(\clok|Add0~40_combout ),
	.cout(\clok|Add0~41 ));
// synopsys translate_off
defparam \clok|Add0~40 .lut_mask = 16'hA50A;
defparam \clok|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
fiftyfivenm_lcell_comb \clok|count~3 (
// Equation(s):
// \clok|count~3_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~40_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~40_combout ),
	.cin(gnd),
	.combout(\clok|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~3 .lut_mask = 16'h3300;
defparam \clok|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \clok|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[20] .is_wysiwyg = "true";
defparam \clok|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
fiftyfivenm_lcell_comb \clok|Add0~42 (
// Equation(s):
// \clok|Add0~42_combout  = (\clok|count [21] & (!\clok|Add0~41 )) # (!\clok|count [21] & ((\clok|Add0~41 ) # (GND)))
// \clok|Add0~43  = CARRY((!\clok|Add0~41 ) # (!\clok|count [21]))

	.dataa(\clok|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~41 ),
	.combout(\clok|Add0~42_combout ),
	.cout(\clok|Add0~43 ));
// synopsys translate_off
defparam \clok|Add0~42 .lut_mask = 16'h5A5F;
defparam \clok|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
fiftyfivenm_lcell_comb \clok|count~2 (
// Equation(s):
// \clok|count~2_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~42_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~42_combout ),
	.cin(gnd),
	.combout(\clok|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~2 .lut_mask = 16'h3300;
defparam \clok|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N3
dffeas \clok|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[21] .is_wysiwyg = "true";
defparam \clok|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
fiftyfivenm_lcell_comb \clok|Add0~44 (
// Equation(s):
// \clok|Add0~44_combout  = (\clok|count [22] & (\clok|Add0~43  $ (GND))) # (!\clok|count [22] & (!\clok|Add0~43  & VCC))
// \clok|Add0~45  = CARRY((\clok|count [22] & !\clok|Add0~43 ))

	.dataa(\clok|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~43 ),
	.combout(\clok|Add0~44_combout ),
	.cout(\clok|Add0~45 ));
// synopsys translate_off
defparam \clok|Add0~44 .lut_mask = 16'hA50A;
defparam \clok|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
fiftyfivenm_lcell_comb \clok|count~1 (
// Equation(s):
// \clok|count~1_combout  = (\clok|Add0~44_combout  & !\clok|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clok|Add0~44_combout ),
	.datad(\clok|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clok|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~1 .lut_mask = 16'h00F0;
defparam \clok|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \clok|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[22] .is_wysiwyg = "true";
defparam \clok|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
fiftyfivenm_lcell_comb \clok|Add0~46 (
// Equation(s):
// \clok|Add0~46_combout  = (\clok|count [23] & (!\clok|Add0~45 )) # (!\clok|count [23] & ((\clok|Add0~45 ) # (GND)))
// \clok|Add0~47  = CARRY((!\clok|Add0~45 ) # (!\clok|count [23]))

	.dataa(\clok|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clok|Add0~45 ),
	.combout(\clok|Add0~46_combout ),
	.cout(\clok|Add0~47 ));
// synopsys translate_off
defparam \clok|Add0~46 .lut_mask = 16'h5A5F;
defparam \clok|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \clok|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[23] .is_wysiwyg = "true";
defparam \clok|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
fiftyfivenm_lcell_comb \clok|Add0~48 (
// Equation(s):
// \clok|Add0~48_combout  = \clok|Add0~47  $ (!\clok|count [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\clok|count [24]),
	.cin(\clok|Add0~47 ),
	.combout(\clok|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Add0~48 .lut_mask = 16'hF00F;
defparam \clok|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
fiftyfivenm_lcell_comb \clok|count~0 (
// Equation(s):
// \clok|count~0_combout  = (!\clok|Equal0~7_combout  & \clok|Add0~48_combout )

	.dataa(gnd),
	.datab(\clok|Equal0~7_combout ),
	.datac(gnd),
	.datad(\clok|Add0~48_combout ),
	.cin(gnd),
	.combout(\clok|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \clok|count~0 .lut_mask = 16'h3300;
defparam \clok|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N5
dffeas \clok|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clok|count[24] .is_wysiwyg = "true";
defparam \clok|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
fiftyfivenm_lcell_comb \clok|Equal0~0 (
// Equation(s):
// \clok|Equal0~0_combout  = (\clok|count [22] & (\clok|count [21] & (\clok|count [24] & !\clok|count [23])))

	.dataa(\clok|count [22]),
	.datab(\clok|count [21]),
	.datac(\clok|count [24]),
	.datad(\clok|count [23]),
	.cin(gnd),
	.combout(\clok|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~0 .lut_mask = 16'h0080;
defparam \clok|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
fiftyfivenm_lcell_comb \clok|Equal0~2 (
// Equation(s):
// \clok|Equal0~2_combout  = (!\clok|count [15] & (\clok|count [14] & (\clok|count [13] & \clok|count [16])))

	.dataa(\clok|count [15]),
	.datab(\clok|count [14]),
	.datac(\clok|count [13]),
	.datad(\clok|count [16]),
	.cin(gnd),
	.combout(\clok|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~2 .lut_mask = 16'h4000;
defparam \clok|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
fiftyfivenm_lcell_comb \clok|Equal0~1 (
// Equation(s):
// \clok|Equal0~1_combout  = (\clok|count [19] & (\clok|count [20] & (!\clok|count [17] & \clok|count [18])))

	.dataa(\clok|count [19]),
	.datab(\clok|count [20]),
	.datac(\clok|count [17]),
	.datad(\clok|count [18]),
	.cin(gnd),
	.combout(\clok|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~1 .lut_mask = 16'h0800;
defparam \clok|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
fiftyfivenm_lcell_comb \clok|Equal0~3 (
// Equation(s):
// \clok|Equal0~3_combout  = (\clok|count [12] & (\clok|count [11] & (!\clok|count [10] & !\clok|count [9])))

	.dataa(\clok|count [12]),
	.datab(\clok|count [11]),
	.datac(\clok|count [10]),
	.datad(\clok|count [9]),
	.cin(gnd),
	.combout(\clok|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~3 .lut_mask = 16'h0008;
defparam \clok|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
fiftyfivenm_lcell_comb \clok|Equal0~4 (
// Equation(s):
// \clok|Equal0~4_combout  = (\clok|Equal0~0_combout  & (\clok|Equal0~2_combout  & (\clok|Equal0~1_combout  & \clok|Equal0~3_combout )))

	.dataa(\clok|Equal0~0_combout ),
	.datab(\clok|Equal0~2_combout ),
	.datac(\clok|Equal0~1_combout ),
	.datad(\clok|Equal0~3_combout ),
	.cin(gnd),
	.combout(\clok|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~4 .lut_mask = 16'h8000;
defparam \clok|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
fiftyfivenm_lcell_comb \clok|Equal0~7 (
// Equation(s):
// \clok|Equal0~7_combout  = (\clok|Equal0~5_combout  & (\clok|count [0] & (\clok|Equal0~6_combout  & \clok|Equal0~4_combout )))

	.dataa(\clok|Equal0~5_combout ),
	.datab(\clok|count [0]),
	.datac(\clok|Equal0~6_combout ),
	.datad(\clok|Equal0~4_combout ),
	.cin(gnd),
	.combout(\clok|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \clok|Equal0~7 .lut_mask = 16'h8000;
defparam \clok|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
fiftyfivenm_lcell_comb \clok|clk_div~0 (
// Equation(s):
// \clok|clk_div~0_combout  = \clok|clk_div~q  $ (\clok|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clok|clk_div~q ),
	.datad(\clok|Equal0~7_combout ),
	.cin(gnd),
	.combout(\clok|clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \clok|clk_div~0 .lut_mask = 16'h0FF0;
defparam \clok|clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
fiftyfivenm_lcell_comb \clok|clk_div~feeder (
// Equation(s):
// \clok|clk_div~feeder_combout  = \clok|clk_div~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\clok|clk_div~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\clok|clk_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clok|clk_div~feeder .lut_mask = 16'hF0F0;
defparam \clok|clk_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \clok|clk_div (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clok|clk_div~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clok|clk_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clok|clk_div .is_wysiwyg = "true";
defparam \clok|clk_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \clok|clk_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clok|clk_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clok|clk_div~clkctrl_outclk ));
// synopsys translate_off
defparam \clok|clk_div~clkctrl .clock_type = "global clock";
defparam \clok|clk_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .listen_to_nsleep_signal = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y50_N3
dffeas \o1|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o1|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o1|b .is_wysiwyg = "true";
defparam \o1|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
fiftyfivenm_lcell_comb \o1|always0~0 (
// Equation(s):
// \o1|always0~0_combout  = (\switches[0]~input_o  & !\o1|b~q )

	.dataa(\switches[0]~input_o ),
	.datab(gnd),
	.datac(\o1|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o1|always0~0 .lut_mask = 16'h0A0A;
defparam \o1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N13
dffeas \o1|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o1|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o1|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o1|outS .is_wysiwyg = "true";
defparam \o1|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .listen_to_nsleep_signal = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y50_N3
dffeas \o2|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o2|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o2|b .is_wysiwyg = "true";
defparam \o2|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
fiftyfivenm_lcell_comb \o2|always0~0 (
// Equation(s):
// \o2|always0~0_combout  = (\switches[1]~input_o  & !\o2|b~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\switches[1]~input_o ),
	.datad(\o2|b~q ),
	.cin(gnd),
	.combout(\o2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o2|always0~0 .lut_mask = 16'h00F0;
defparam \o2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N17
dffeas \o2|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\o2|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o2|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o2|outS .is_wysiwyg = "true";
defparam \o2|outS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
fiftyfivenm_lcell_comb \tradu|num[1]~0 (
// Equation(s):
// \tradu|num[1]~0_combout  = (!\o1|outS~q  & !\o2|outS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\o1|outS~q ),
	.datad(\o2|outS~q ),
	.cin(gnd),
	.combout(\tradu|num[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[1]~0 .lut_mask = 16'h000F;
defparam \tradu|num[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .listen_to_nsleep_signal = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y50_N31
dffeas \o6|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o6|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o6|b .is_wysiwyg = "true";
defparam \o6|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
fiftyfivenm_lcell_comb \o6|always0~0 (
// Equation(s):
// \o6|always0~0_combout  = (\switches[5]~input_o  & !\o6|b~q )

	.dataa(gnd),
	.datab(\switches[5]~input_o ),
	.datac(\o6|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o6|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o6|always0~0 .lut_mask = 16'h0C0C;
defparam \o6|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N5
dffeas \o6|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o6|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o6|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o6|outS .is_wysiwyg = "true";
defparam \o6|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .listen_to_nsleep_signal = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y50_N25
dffeas \o3|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o3|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o3|b .is_wysiwyg = "true";
defparam \o3|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
fiftyfivenm_lcell_comb \o3|always0~0 (
// Equation(s):
// \o3|always0~0_combout  = (\switches[2]~input_o  & !\o3|b~q )

	.dataa(\switches[2]~input_o ),
	.datab(gnd),
	.datac(\o3|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o3|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o3|always0~0 .lut_mask = 16'h0A0A;
defparam \o3|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N15
dffeas \o3|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o3|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o3|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o3|outS .is_wysiwyg = "true";
defparam \o3|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .listen_to_nsleep_signal = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y50_N11
dffeas \o8|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o8|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o8|b .is_wysiwyg = "true";
defparam \o8|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
fiftyfivenm_lcell_comb \o8|always0~0 (
// Equation(s):
// \o8|always0~0_combout  = (\switches[7]~input_o  & !\o8|b~q )

	.dataa(\switches[7]~input_o ),
	.datab(gnd),
	.datac(\o8|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o8|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o8|always0~0 .lut_mask = 16'h0A0A;
defparam \o8|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N1
dffeas \o8|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o8|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o8|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o8|outS .is_wysiwyg = "true";
defparam \o8|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .listen_to_nsleep_signal = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
fiftyfivenm_lcell_comb \o5|b~feeder (
// Equation(s):
// \o5|b~feeder_combout  = \switches[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\switches[4]~input_o ),
	.cin(gnd),
	.combout(\o5|b~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \o5|b~feeder .lut_mask = 16'hFF00;
defparam \o5|b~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N23
dffeas \o5|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\o5|b~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o5|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o5|b .is_wysiwyg = "true";
defparam \o5|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
fiftyfivenm_lcell_comb \o5|always0~0 (
// Equation(s):
// \o5|always0~0_combout  = (\switches[4]~input_o  & !\o5|b~q )

	.dataa(\switches[4]~input_o ),
	.datab(gnd),
	.datac(\o5|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o5|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o5|always0~0 .lut_mask = 16'h0A0A;
defparam \o5|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N13
dffeas \o5|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\o5|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o5|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o5|outS .is_wysiwyg = "true";
defparam \o5|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .listen_to_nsleep_signal = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y50_N29
dffeas \o7|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o7|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o7|b .is_wysiwyg = "true";
defparam \o7|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
fiftyfivenm_lcell_comb \o7|always0~0 (
// Equation(s):
// \o7|always0~0_combout  = (\switches[6]~input_o  & !\o7|b~q )

	.dataa(\switches[6]~input_o ),
	.datab(gnd),
	.datac(\o7|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o7|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o7|always0~0 .lut_mask = 16'h0A0A;
defparam \o7|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N7
dffeas \o7|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o7|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o7|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o7|outS .is_wysiwyg = "true";
defparam \o7|outS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
fiftyfivenm_lcell_comb \tradu|num[1]~4 (
// Equation(s):
// \tradu|num[1]~4_combout  = (!\o5|outS~q  & ((\o8|outS~q ) # (\o7|outS~q )))

	.dataa(gnd),
	.datab(\o8|outS~q ),
	.datac(\o5|outS~q ),
	.datad(\o7|outS~q ),
	.cin(gnd),
	.combout(\tradu|num[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[1]~4 .lut_mask = 16'h0F0C;
defparam \tradu|num[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
fiftyfivenm_lcell_comb \tradu|num[1]~5 (
// Equation(s):
// \tradu|num[1]~5_combout  = (\o3|outS~q ) # ((!\o6|outS~q  & \tradu|num[1]~4_combout ))

	.dataa(\o6|outS~q ),
	.datab(gnd),
	.datac(\o3|outS~q ),
	.datad(\tradu|num[1]~4_combout ),
	.cin(gnd),
	.combout(\tradu|num[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[1]~5 .lut_mask = 16'hF5F0;
defparam \tradu|num[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .listen_to_nsleep_signal = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
fiftyfivenm_lcell_comb \o4|b~feeder (
// Equation(s):
// \o4|b~feeder_combout  = \switches[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\switches[3]~input_o ),
	.cin(gnd),
	.combout(\o4|b~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \o4|b~feeder .lut_mask = 16'hFF00;
defparam \o4|b~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N1
dffeas \o4|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\o4|b~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o4|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o4|b .is_wysiwyg = "true";
defparam \o4|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
fiftyfivenm_lcell_comb \o4|always0~0 (
// Equation(s):
// \o4|always0~0_combout  = (\switches[3]~input_o  & !\o4|b~q )

	.dataa(\switches[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\o4|b~q ),
	.cin(gnd),
	.combout(\o4|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o4|always0~0 .lut_mask = 16'h00AA;
defparam \o4|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N27
dffeas \o4|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\o4|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o4|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o4|outS .is_wysiwyg = "true";
defparam \o4|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \switches[8]~input (
	.i(switches[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[8]~input_o ));
// synopsys translate_off
defparam \switches[8]~input .bus_hold = "false";
defparam \switches[8]~input .listen_to_nsleep_signal = "false";
defparam \switches[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y50_N25
dffeas \o9|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o9|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o9|b .is_wysiwyg = "true";
defparam \o9|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
fiftyfivenm_lcell_comb \o9|always0~0 (
// Equation(s):
// \o9|always0~0_combout  = (\switches[8]~input_o  & !\o9|b~q )

	.dataa(\switches[8]~input_o ),
	.datab(gnd),
	.datac(\o9|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o9|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o9|always0~0 .lut_mask = 16'h0A0A;
defparam \o9|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \o9|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o9|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o9|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o9|outS .is_wysiwyg = "true";
defparam \o9|outS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \switches[9]~input (
	.i(switches[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\switches[9]~input_o ));
// synopsys translate_off
defparam \switches[9]~input .bus_hold = "false";
defparam \switches[9]~input .listen_to_nsleep_signal = "false";
defparam \switches[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X69_Y50_N5
dffeas \o10|b (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\switches[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o10|b~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o10|b .is_wysiwyg = "true";
defparam \o10|b .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N4
fiftyfivenm_lcell_comb \o10|always0~0 (
// Equation(s):
// \o10|always0~0_combout  = (\switches[9]~input_o  & !\o10|b~q )

	.dataa(\switches[9]~input_o ),
	.datab(gnd),
	.datac(\o10|b~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o10|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \o10|always0~0 .lut_mask = 16'h0A0A;
defparam \o10|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N21
dffeas \o10|outS (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\o10|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o10|outS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \o10|outS .is_wysiwyg = "true";
defparam \o10|outS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
fiftyfivenm_lcell_comb \tradu|Add1~0 (
// Equation(s):
// \tradu|Add1~0_combout  = \o9|outS~q  $ (\o8|outS~q  $ (\o10|outS~q ))

	.dataa(\o9|outS~q ),
	.datab(gnd),
	.datac(\o8|outS~q ),
	.datad(\o10|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add1~0 .lut_mask = 16'hA55A;
defparam \tradu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
fiftyfivenm_lcell_comb \tradu|Add3~0 (
// Equation(s):
// \tradu|Add3~0_combout  = \o7|outS~q  $ (\o6|outS~q  $ (\tradu|Add1~0_combout ))

	.dataa(\o7|outS~q ),
	.datab(\o6|outS~q ),
	.datac(gnd),
	.datad(\tradu|Add1~0_combout ),
	.cin(gnd),
	.combout(\tradu|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add3~0 .lut_mask = 16'h9966;
defparam \tradu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N2
fiftyfivenm_lcell_comb \tradu|Add4~0 (
// Equation(s):
// \tradu|Add4~0_combout  = \o4|outS~q  $ (\o5|outS~q )

	.dataa(\o4|outS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\o5|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add4~0 .lut_mask = 16'h55AA;
defparam \tradu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
fiftyfivenm_lcell_comb \tradu|Add5~0 (
// Equation(s):
// \tradu|Add5~0_combout  = (\tradu|Add3~0_combout  & (\tradu|Add4~0_combout  $ (VCC))) # (!\tradu|Add3~0_combout  & (\tradu|Add4~0_combout  & VCC))
// \tradu|Add5~1  = CARRY((\tradu|Add3~0_combout  & \tradu|Add4~0_combout ))

	.dataa(\tradu|Add3~0_combout ),
	.datab(\tradu|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tradu|Add5~0_combout ),
	.cout(\tradu|Add5~1 ));
// synopsys translate_off
defparam \tradu|Add5~0 .lut_mask = 16'h6688;
defparam \tradu|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
fiftyfivenm_lcell_comb \tradu|Add6~0 (
// Equation(s):
// \tradu|Add6~0_combout  = \o3|outS~q  $ (\o2|outS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\o3|outS~q ),
	.datad(\o2|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add6~0 .lut_mask = 16'h0FF0;
defparam \tradu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
fiftyfivenm_lcell_comb \tradu|Add7~1 (
// Equation(s):
// \tradu|Add7~1_cout  = CARRY(\o1|outS~q )

	.dataa(gnd),
	.datab(\o1|outS~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tradu|Add7~1_cout ));
// synopsys translate_off
defparam \tradu|Add7~1 .lut_mask = 16'h00CC;
defparam \tradu|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
fiftyfivenm_lcell_comb \tradu|Add7~2 (
// Equation(s):
// \tradu|Add7~2_combout  = (\tradu|Add5~0_combout  & ((\tradu|Add6~0_combout  & (\tradu|Add7~1_cout  & VCC)) # (!\tradu|Add6~0_combout  & (!\tradu|Add7~1_cout )))) # (!\tradu|Add5~0_combout  & ((\tradu|Add6~0_combout  & (!\tradu|Add7~1_cout )) # 
// (!\tradu|Add6~0_combout  & ((\tradu|Add7~1_cout ) # (GND)))))
// \tradu|Add7~3  = CARRY((\tradu|Add5~0_combout  & (!\tradu|Add6~0_combout  & !\tradu|Add7~1_cout )) # (!\tradu|Add5~0_combout  & ((!\tradu|Add7~1_cout ) # (!\tradu|Add6~0_combout ))))

	.dataa(\tradu|Add5~0_combout ),
	.datab(\tradu|Add6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tradu|Add7~1_cout ),
	.combout(\tradu|Add7~2_combout ),
	.cout(\tradu|Add7~3 ));
// synopsys translate_off
defparam \tradu|Add7~2 .lut_mask = 16'h9617;
defparam \tradu|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
fiftyfivenm_lcell_comb \tradu|num[1]~6 (
// Equation(s):
// \tradu|num[1]~6_combout  = ((\tradu|num[1]~0_combout  & ((\tradu|num[1]~5_combout ) # (\o4|outS~q )))) # (!\tradu|Add7~2_combout )

	.dataa(\tradu|num[1]~0_combout ),
	.datab(\tradu|num[1]~5_combout ),
	.datac(\o4|outS~q ),
	.datad(\tradu|Add7~2_combout ),
	.cin(gnd),
	.combout(\tradu|num[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[1]~6 .lut_mask = 16'hA8FF;
defparam \tradu|num[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
fiftyfivenm_lcell_comb \tradu|Add6~1 (
// Equation(s):
// \tradu|Add6~1_combout  = (\o3|outS~q  & \o2|outS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\o3|outS~q ),
	.datad(\o2|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add6~1 .lut_mask = 16'hF000;
defparam \tradu|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
fiftyfivenm_lcell_comb \tradu|Add1~1 (
// Equation(s):
// \tradu|Add1~1_combout  = (\o8|outS~q  & ((\o9|outS~q ) # (\o10|outS~q ))) # (!\o8|outS~q  & (\o9|outS~q  & \o10|outS~q ))

	.dataa(\o8|outS~q ),
	.datab(gnd),
	.datac(\o9|outS~q ),
	.datad(\o10|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add1~1 .lut_mask = 16'hFAA0;
defparam \tradu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
fiftyfivenm_lcell_comb \tradu|Add3~1 (
// Equation(s):
// \tradu|Add3~1_combout  = \tradu|Add1~1_combout  $ (((\o6|outS~q  & ((\o7|outS~q ) # (\tradu|Add1~0_combout ))) # (!\o6|outS~q  & (\o7|outS~q  & \tradu|Add1~0_combout ))))

	.dataa(\o6|outS~q ),
	.datab(\tradu|Add1~1_combout ),
	.datac(\o7|outS~q ),
	.datad(\tradu|Add1~0_combout ),
	.cin(gnd),
	.combout(\tradu|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add3~1 .lut_mask = 16'h366C;
defparam \tradu|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
fiftyfivenm_lcell_comb \tradu|Add4~1 (
// Equation(s):
// \tradu|Add4~1_combout  = (\o4|outS~q  & \o5|outS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\o4|outS~q ),
	.datad(\o5|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add4~1 .lut_mask = 16'hF000;
defparam \tradu|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
fiftyfivenm_lcell_comb \tradu|Add5~2 (
// Equation(s):
// \tradu|Add5~2_combout  = (\tradu|Add3~1_combout  & ((\tradu|Add4~1_combout  & (\tradu|Add5~1  & VCC)) # (!\tradu|Add4~1_combout  & (!\tradu|Add5~1 )))) # (!\tradu|Add3~1_combout  & ((\tradu|Add4~1_combout  & (!\tradu|Add5~1 )) # (!\tradu|Add4~1_combout  & 
// ((\tradu|Add5~1 ) # (GND)))))
// \tradu|Add5~3  = CARRY((\tradu|Add3~1_combout  & (!\tradu|Add4~1_combout  & !\tradu|Add5~1 )) # (!\tradu|Add3~1_combout  & ((!\tradu|Add5~1 ) # (!\tradu|Add4~1_combout ))))

	.dataa(\tradu|Add3~1_combout ),
	.datab(\tradu|Add4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tradu|Add5~1 ),
	.combout(\tradu|Add5~2_combout ),
	.cout(\tradu|Add5~3 ));
// synopsys translate_off
defparam \tradu|Add5~2 .lut_mask = 16'h9617;
defparam \tradu|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
fiftyfivenm_lcell_comb \tradu|Add7~4 (
// Equation(s):
// \tradu|Add7~4_combout  = ((\tradu|Add6~1_combout  $ (\tradu|Add5~2_combout  $ (!\tradu|Add7~3 )))) # (GND)
// \tradu|Add7~5  = CARRY((\tradu|Add6~1_combout  & ((\tradu|Add5~2_combout ) # (!\tradu|Add7~3 ))) # (!\tradu|Add6~1_combout  & (\tradu|Add5~2_combout  & !\tradu|Add7~3 )))

	.dataa(\tradu|Add6~1_combout ),
	.datab(\tradu|Add5~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tradu|Add7~3 ),
	.combout(\tradu|Add7~4_combout ),
	.cout(\tradu|Add7~5 ));
// synopsys translate_off
defparam \tradu|Add7~4 .lut_mask = 16'h698E;
defparam \tradu|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
fiftyfivenm_lcell_comb \tradu|Add3~2 (
// Equation(s):
// \tradu|Add3~2_combout  = (\tradu|Add1~1_combout  & ((\tradu|Add1~0_combout  & ((\o6|outS~q ) # (\o7|outS~q ))) # (!\tradu|Add1~0_combout  & (\o6|outS~q  & \o7|outS~q ))))

	.dataa(\tradu|Add1~0_combout ),
	.datab(\tradu|Add1~1_combout ),
	.datac(\o6|outS~q ),
	.datad(\o7|outS~q ),
	.cin(gnd),
	.combout(\tradu|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add3~2 .lut_mask = 16'hC880;
defparam \tradu|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
fiftyfivenm_lcell_comb \tradu|Add5~4 (
// Equation(s):
// \tradu|Add5~4_combout  = (\tradu|Add3~2_combout  & (\tradu|Add5~3  $ (GND))) # (!\tradu|Add3~2_combout  & (!\tradu|Add5~3  & VCC))
// \tradu|Add5~5  = CARRY((\tradu|Add3~2_combout  & !\tradu|Add5~3 ))

	.dataa(gnd),
	.datab(\tradu|Add3~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tradu|Add5~3 ),
	.combout(\tradu|Add5~4_combout ),
	.cout(\tradu|Add5~5 ));
// synopsys translate_off
defparam \tradu|Add5~4 .lut_mask = 16'hC30C;
defparam \tradu|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
fiftyfivenm_lcell_comb \tradu|Add7~6 (
// Equation(s):
// \tradu|Add7~6_combout  = (\tradu|Add5~4_combout  & (!\tradu|Add7~5 )) # (!\tradu|Add5~4_combout  & ((\tradu|Add7~5 ) # (GND)))
// \tradu|Add7~7  = CARRY((!\tradu|Add7~5 ) # (!\tradu|Add5~4_combout ))

	.dataa(\tradu|Add5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tradu|Add7~5 ),
	.combout(\tradu|Add7~6_combout ),
	.cout(\tradu|Add7~7 ));
// synopsys translate_off
defparam \tradu|Add7~6 .lut_mask = 16'h5A5F;
defparam \tradu|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
fiftyfivenm_lcell_comb \tradu|Add5~6 (
// Equation(s):
// \tradu|Add5~6_combout  = \tradu|Add5~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tradu|Add5~5 ),
	.combout(\tradu|Add5~6_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add5~6 .lut_mask = 16'hF0F0;
defparam \tradu|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
fiftyfivenm_lcell_comb \tradu|Add7~8 (
// Equation(s):
// \tradu|Add7~8_combout  = \tradu|Add7~7  $ (!\tradu|Add5~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tradu|Add5~6_combout ),
	.cin(\tradu|Add7~7 ),
	.combout(\tradu|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Add7~8 .lut_mask = 16'hF00F;
defparam \tradu|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
fiftyfivenm_lcell_comb \tradu|num[1]~7 (
// Equation(s):
// \tradu|num[1]~7_combout  = (\tradu|num[1]~6_combout ) # ((\tradu|Add7~4_combout ) # ((\tradu|Add7~6_combout ) # (\tradu|Add7~8_combout )))

	.dataa(\tradu|num[1]~6_combout ),
	.datab(\tradu|Add7~4_combout ),
	.datac(\tradu|Add7~6_combout ),
	.datad(\tradu|Add7~8_combout ),
	.cin(gnd),
	.combout(\tradu|num[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[1]~7 .lut_mask = 16'hFFFE;
defparam \tradu|num[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
fiftyfivenm_lcell_comb \tradu|Equal0~0 (
// Equation(s):
// \tradu|Equal0~0_combout  = (\tradu|Add7~2_combout  & (!\tradu|Add7~6_combout  & (!\tradu|Add7~4_combout  & !\tradu|Add7~8_combout )))

	.dataa(\tradu|Add7~2_combout ),
	.datab(\tradu|Add7~6_combout ),
	.datac(\tradu|Add7~4_combout ),
	.datad(\tradu|Add7~8_combout ),
	.cin(gnd),
	.combout(\tradu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|Equal0~0 .lut_mask = 16'h0002;
defparam \tradu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
fiftyfivenm_lcell_comb \tradu|num[0]~1 (
// Equation(s):
// \tradu|num[0]~1_combout  = (!\o6|outS~q  & ((\o7|outS~q ) # ((!\o8|outS~q  & \o9|outS~q ))))

	.dataa(\o7|outS~q ),
	.datab(\o8|outS~q ),
	.datac(\o9|outS~q ),
	.datad(\o6|outS~q ),
	.cin(gnd),
	.combout(\tradu|num[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[0]~1 .lut_mask = 16'h00BA;
defparam \tradu|num[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
fiftyfivenm_lcell_comb \tradu|num[0]~2 (
// Equation(s):
// \tradu|num[0]~2_combout  = (\o3|outS~q ) # ((!\o4|outS~q  & ((\o5|outS~q ) # (\tradu|num[0]~1_combout ))))

	.dataa(\o3|outS~q ),
	.datab(\o5|outS~q ),
	.datac(\tradu|num[0]~1_combout ),
	.datad(\o4|outS~q ),
	.cin(gnd),
	.combout(\tradu|num[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[0]~2 .lut_mask = 16'hAAFE;
defparam \tradu|num[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
fiftyfivenm_lcell_comb \tradu|num[0]~3 (
// Equation(s):
// \tradu|num[0]~3_combout  = (\tradu|Equal0~0_combout  & ((\o1|outS~q ) # ((\tradu|num[0]~2_combout  & !\o2|outS~q ))))

	.dataa(\o1|outS~q ),
	.datab(\tradu|num[0]~2_combout ),
	.datac(\o2|outS~q ),
	.datad(\tradu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\tradu|num[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|num[0]~3 .lut_mask = 16'hAE00;
defparam \tradu|num[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
fiftyfivenm_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (\tradu|num[1]~7_combout  & (!\tradu|num[0]~3_combout  & \always1~4_combout ))

	.dataa(gnd),
	.datab(\tradu|num[1]~7_combout ),
	.datac(\tradu|num[0]~3_combout ),
	.datad(\always1~4_combout ),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h0C00;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
fiftyfivenm_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\tradu|Equal0~0_combout  & (!\current_state.Idle~q  & (!\always1~3_combout  & !\always1~5_combout )))

	.dataa(\tradu|Equal0~0_combout ),
	.datab(\current_state.Idle~q ),
	.datac(\always1~3_combout ),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'h0002;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
fiftyfivenm_lcell_comb \tradu|position~0 (
// Equation(s):
// \tradu|position~0_combout  = (\o4|outS~q ) # ((\o5|outS~q ) # ((\o3|outS~q ) # (\o6|outS~q )))

	.dataa(\o4|outS~q ),
	.datab(\o5|outS~q ),
	.datac(\o3|outS~q ),
	.datad(\o6|outS~q ),
	.cin(gnd),
	.combout(\tradu|position~0_combout ),
	.cout());
// synopsys translate_off
defparam \tradu|position~0 .lut_mask = 16'hFFFE;
defparam \tradu|position~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
fiftyfivenm_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (!\o1|outS~q  & (!\tradu|position~0_combout  & (!\o2|outS~q  & \tradu|Equal0~0_combout )))

	.dataa(\o1|outS~q ),
	.datab(\tradu|position~0_combout ),
	.datac(\o2|outS~q ),
	.datad(\tradu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h0100;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
fiftyfivenm_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!\tradu|num[0]~3_combout  & \always1~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tradu|num[0]~3_combout ),
	.datad(\always1~6_combout ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0F00;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
fiftyfivenm_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ((\tradu|num[1]~7_combout  & (\counter.000~q )) # (!\tradu|num[1]~7_combout  & ((!\counter.001~q )))) # (!\always1~2_combout )

	.dataa(\counter.000~q ),
	.datab(\counter.001~q ),
	.datac(\tradu|num[1]~7_combout ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hA3FF;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
fiftyfivenm_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\Selector8~1_combout  & ((\Selector8~0_combout ) # ((!\tradu|Equal0~0_combout  & \current_state.error~q )))) # (!\Selector8~1_combout  & (!\tradu|Equal0~0_combout  & (\current_state.error~q )))

	.dataa(\Selector8~1_combout ),
	.datab(\tradu|Equal0~0_combout ),
	.datac(\current_state.error~q ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hBA30;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \current_state.error (
	.clk(\clok|clk_div~q ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.error .is_wysiwyg = "true";
defparam \current_state.error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\counter.000~q  & (((\current_state.error~q  & !\tradu|Equal0~0_combout )))) # (!\counter.000~q  & ((\current_state.Idle~q ) # ((!\tradu|Equal0~0_combout ))))

	.dataa(\counter.000~q ),
	.datab(\current_state.Idle~q ),
	.datac(\current_state.error~q ),
	.datad(\tradu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h44F5;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
fiftyfivenm_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (!\Selector9~0_combout  & (!\Selector0~0_combout  & ((!\Selector8~0_combout ) # (!\Selector8~1_combout ))))

	.dataa(\Selector8~1_combout ),
	.datab(\Selector9~0_combout ),
	.datac(\Selector0~0_combout ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h0103;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N31
dffeas \counter.000 (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter.000 .is_wysiwyg = "true";
defparam \counter.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
fiftyfivenm_lcell_comb \next_state.dig1~0 (
// Equation(s):
// \next_state.dig1~0_combout  = (\tradu|num[1]~7_combout  & (!\counter.000~q  & (!\current_state.Idle~q  & \always1~2_combout )))

	.dataa(\tradu|num[1]~7_combout ),
	.datab(\counter.000~q ),
	.datac(\current_state.Idle~q ),
	.datad(\always1~2_combout ),
	.cin(gnd),
	.combout(\next_state.dig1~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.dig1~0 .lut_mask = 16'h0200;
defparam \next_state.dig1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
fiftyfivenm_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\Selector9~0_combout  & ((\tradu|Equal0~0_combout  & ((\current_state.Idle~q ))) # (!\tradu|Equal0~0_combout  & (!\current_state.error~q ))))

	.dataa(\current_state.error~q ),
	.datab(\tradu|Equal0~0_combout ),
	.datac(\Selector9~0_combout ),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0D01;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
fiftyfivenm_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\next_state.dig1~0_combout ) # ((\counter.001~q  & \Selector3~0_combout ))

	.dataa(\next_state.dig1~0_combout ),
	.datab(gnd),
	.datac(\counter.001~q ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hFAAA;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N29
dffeas \counter.001 (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter.001 .is_wysiwyg = "true";
defparam \counter.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
fiftyfivenm_lcell_comb \next_state.dig2~0 (
// Equation(s):
// \next_state.dig2~0_combout  = (\counter.001~q  & (!\tradu|num[1]~7_combout  & (\always1~2_combout  & !\current_state.Idle~q )))

	.dataa(\counter.001~q ),
	.datab(\tradu|num[1]~7_combout ),
	.datac(\always1~2_combout ),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\next_state.dig2~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.dig2~0 .lut_mask = 16'h0020;
defparam \next_state.dig2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
fiftyfivenm_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\next_state.dig2~0_combout ) # ((\counter.010~q  & \Selector3~0_combout ))

	.dataa(\next_state.dig2~0_combout ),
	.datab(gnd),
	.datac(\counter.010~q ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hFAAA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N5
dffeas \counter.010 (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter.010 .is_wysiwyg = "true";
defparam \counter.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
fiftyfivenm_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (\counter.010~q  & (!\tradu|num[1]~7_combout  & (\tradu|num[0]~3_combout  & \always1~6_combout )))

	.dataa(\counter.010~q ),
	.datab(\tradu|num[1]~7_combout ),
	.datac(\tradu|num[0]~3_combout ),
	.datad(\always1~6_combout ),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h2000;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
fiftyfivenm_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\always1~3_combout  & (((\Selector3~0_combout  & \counter.011~q )) # (!\current_state.Idle~q ))) # (!\always1~3_combout  & (\Selector3~0_combout  & (\counter.011~q )))

	.dataa(\always1~3_combout ),
	.datab(\Selector3~0_combout ),
	.datac(\counter.011~q ),
	.datad(\current_state.Idle~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hC0EA;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N3
dffeas \counter.011 (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter.011 .is_wysiwyg = "true";
defparam \counter.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
fiftyfivenm_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (\tradu|num[1]~0_combout  & (\counter.011~q  & (\tradu|position~0_combout  & \tradu|Equal0~0_combout )))

	.dataa(\tradu|num[1]~0_combout ),
	.datab(\counter.011~q ),
	.datac(\tradu|position~0_combout ),
	.datad(\tradu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h8000;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
fiftyfivenm_lcell_comb \next_state.dig4~0 (
// Equation(s):
// \next_state.dig4~0_combout  = (!\current_state.Idle~q  & (\always1~4_combout  & (\tradu|num[1]~7_combout  & !\tradu|num[0]~3_combout )))

	.dataa(\current_state.Idle~q ),
	.datab(\always1~4_combout ),
	.datac(\tradu|num[1]~7_combout ),
	.datad(\tradu|num[0]~3_combout ),
	.cin(gnd),
	.combout(\next_state.dig4~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.dig4~0 .lut_mask = 16'h0040;
defparam \next_state.dig4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N23
dffeas \current_state.dig4 (
	.clk(\clok|clk_div~q ),
	.d(\next_state.dig4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.dig4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.dig4 .is_wysiwyg = "true";
defparam \current_state.dig4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
fiftyfivenm_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\current_state.dig4~q ) # ((!\tradu|Equal0~0_combout  & \current_state.correct~q ))

	.dataa(\current_state.dig4~q ),
	.datab(gnd),
	.datac(\tradu|Equal0~0_combout ),
	.datad(\current_state.correct~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hAFAA;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N15
dffeas \current_state.correct (
	.clk(\clok|clk_div~q ),
	.d(gnd),
	.asdata(\Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.correct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.correct .is_wysiwyg = "true";
defparam \current_state.correct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
fiftyfivenm_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\tradu|Equal0~0_combout  & (((\current_state.correct~q ) # (\current_state.error~q )))) # (!\tradu|Equal0~0_combout  & (!\current_state.Idle~q ))

	.dataa(\current_state.Idle~q ),
	.datab(\current_state.correct~q ),
	.datac(\current_state.error~q ),
	.datad(\tradu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hFC55;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N17
dffeas \current_state.dig1 (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\next_state.dig1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.dig1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.dig1 .is_wysiwyg = "true";
defparam \current_state.dig1 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \current_state.dig2 (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\next_state.dig2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.dig2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.dig2 .is_wysiwyg = "true";
defparam \current_state.dig2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
fiftyfivenm_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (!\Selector7~0_combout  & (!\current_state.dig3~q  & (!\current_state.dig1~q  & !\current_state.dig2~q )))

	.dataa(\Selector7~0_combout ),
	.datab(\current_state.dig3~q ),
	.datac(\current_state.dig1~q ),
	.datad(\current_state.dig2~q ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'h0001;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \current_state.Idle (
	.clk(\clok|clk_div~clkctrl_outclk ),
	.d(\Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.Idle .is_wysiwyg = "true";
defparam \current_state.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
fiftyfivenm_lcell_comb \next_state.dig3~0 (
// Equation(s):
// \next_state.dig3~0_combout  = (!\current_state.Idle~q  & \always1~3_combout )

	.dataa(gnd),
	.datab(\current_state.Idle~q ),
	.datac(\always1~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\next_state.dig3~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.dig3~0 .lut_mask = 16'h3030;
defparam \next_state.dig3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N31
dffeas \current_state.dig3 (
	.clk(\clok|clk_div~q ),
	.d(\next_state.dig3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.dig3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.dig3 .is_wysiwyg = "true";
defparam \current_state.dig3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
fiftyfivenm_lcell_comb WideOr13(
// Equation(s):
// \WideOr13~combout  = (\current_state.dig3~q ) # ((\current_state.dig2~q ) # (\current_state.dig4~q ))

	.dataa(\current_state.dig3~q ),
	.datab(gnd),
	.datac(\current_state.dig2~q ),
	.datad(\current_state.dig4~q ),
	.cin(gnd),
	.combout(\WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam WideOr13.lut_mask = 16'hFFFA;
defparam WideOr13.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \WideOr13~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr13~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr13~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr13~clkctrl .clock_type = "global clock";
defparam \WideOr13~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N2
fiftyfivenm_lcell_comb \hex0~0 (
// Equation(s):
// \hex0~0_combout  = (\current_state.correct~q ) # (\current_state.dig1~q )

	.dataa(\current_state.correct~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.dig1~q ),
	.cin(gnd),
	.combout(\hex0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex0~0 .lut_mask = 16'hFFAA;
defparam \hex0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
fiftyfivenm_lcell_comb \hex0[0]$latch (
// Equation(s):
// \hex0[0]$latch~combout  = (GLOBAL(\WideOr13~clkctrl_outclk ) & (\hex0[0]$latch~combout )) # (!GLOBAL(\WideOr13~clkctrl_outclk ) & ((!\hex0~0_combout )))

	.dataa(\hex0[0]$latch~combout ),
	.datab(gnd),
	.datac(\WideOr13~clkctrl_outclk ),
	.datad(\hex0~0_combout ),
	.cin(gnd),
	.combout(\hex0[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex0[0]$latch .lut_mask = 16'hA0AF;
defparam \hex0[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \hex0[1]$latch (
// Equation(s):
// \hex0[1]$latch~combout  = (GLOBAL(\WideOr13~clkctrl_outclk ) & ((\hex0[1]$latch~combout ))) # (!GLOBAL(\WideOr13~clkctrl_outclk ) & (!\current_state.dig1~q ))

	.dataa(\current_state.dig1~q ),
	.datab(gnd),
	.datac(\hex0[1]$latch~combout ),
	.datad(\WideOr13~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex0[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex0[1]$latch .lut_mask = 16'hF055;
defparam \hex0[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
fiftyfivenm_lcell_comb WideOr12(
// Equation(s):
// \WideOr12~combout  = (\current_state.error~q ) # ((\current_state.correct~q ) # (\current_state.dig1~q ))

	.dataa(gnd),
	.datab(\current_state.error~q ),
	.datac(\current_state.correct~q ),
	.datad(\current_state.dig1~q ),
	.cin(gnd),
	.combout(\WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam WideOr12.lut_mask = 16'hFFFC;
defparam WideOr12.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
fiftyfivenm_lcell_comb \hex0[4]$latch (
// Equation(s):
// \hex0[4]$latch~combout  = (GLOBAL(\WideOr13~clkctrl_outclk ) & (\hex0[4]$latch~combout )) # (!GLOBAL(\WideOr13~clkctrl_outclk ) & ((!\WideOr12~combout )))

	.dataa(\hex0[4]$latch~combout ),
	.datab(gnd),
	.datac(\WideOr13~clkctrl_outclk ),
	.datad(\WideOr12~combout ),
	.cin(gnd),
	.combout(\hex0[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex0[4]$latch .lut_mask = 16'hA0AF;
defparam \hex0[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
fiftyfivenm_lcell_comb \hex1~0 (
// Equation(s):
// \hex1~0_combout  = (\current_state.dig2~q ) # (\current_state.correct~q )

	.dataa(gnd),
	.datab(\current_state.dig2~q ),
	.datac(\current_state.correct~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex1~0 .lut_mask = 16'hFCFC;
defparam \hex1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
fiftyfivenm_lcell_comb WideOr10(
// Equation(s):
// \WideOr10~combout  = (\current_state.dig1~q ) # ((\current_state.dig3~q ) # (\current_state.dig4~q ))

	.dataa(gnd),
	.datab(\current_state.dig1~q ),
	.datac(\current_state.dig3~q ),
	.datad(\current_state.dig4~q ),
	.cin(gnd),
	.combout(\WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam WideOr10.lut_mask = 16'hFFFC;
defparam WideOr10.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
fiftyfivenm_clkctrl \WideOr10~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr10~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr10~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr10~clkctrl .clock_type = "global clock";
defparam \WideOr10~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
fiftyfivenm_lcell_comb \hex1[0]$latch (
// Equation(s):
// \hex1[0]$latch~combout  = (GLOBAL(\WideOr10~clkctrl_outclk ) & (\hex1[0]$latch~combout )) # (!GLOBAL(\WideOr10~clkctrl_outclk ) & ((!\hex1~0_combout )))

	.dataa(gnd),
	.datab(\hex1[0]$latch~combout ),
	.datac(\hex1~0_combout ),
	.datad(\WideOr10~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex1[0]$latch .lut_mask = 16'hCC0F;
defparam \hex1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
fiftyfivenm_lcell_comb WideOr11(
// Equation(s):
// \WideOr11~combout  = (\current_state.correct~q ) # ((\current_state.dig2~q ) # (\current_state.error~q ))

	.dataa(\current_state.correct~q ),
	.datab(\current_state.dig2~q ),
	.datac(\current_state.error~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam WideOr11.lut_mask = 16'hFEFE;
defparam WideOr11.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
fiftyfivenm_lcell_comb \hex1[2]$latch (
// Equation(s):
// \hex1[2]$latch~combout  = (GLOBAL(\WideOr10~clkctrl_outclk ) & (\hex1[2]$latch~combout )) # (!GLOBAL(\WideOr10~clkctrl_outclk ) & ((!\WideOr11~combout )))

	.dataa(gnd),
	.datab(\hex1[2]$latch~combout ),
	.datac(\WideOr11~combout ),
	.datad(\WideOr10~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex1[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex1[2]$latch .lut_mask = 16'hCC0F;
defparam \hex1[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
fiftyfivenm_lcell_comb \hex1~1 (
// Equation(s):
// \hex1~1_combout  = (\current_state.error~q ) # (\current_state.dig2~q )

	.dataa(\current_state.error~q ),
	.datab(\current_state.dig2~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex1~1 .lut_mask = 16'hEEEE;
defparam \hex1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
fiftyfivenm_lcell_comb \hex1[3]$latch (
// Equation(s):
// \hex1[3]$latch~combout  = (GLOBAL(\WideOr10~clkctrl_outclk ) & (\hex1[3]$latch~combout )) # (!GLOBAL(\WideOr10~clkctrl_outclk ) & ((!\hex1~1_combout )))

	.dataa(gnd),
	.datab(\hex1[3]$latch~combout ),
	.datac(\hex1~1_combout ),
	.datad(\WideOr10~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex1[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex1[3]$latch .lut_mask = 16'hCC0F;
defparam \hex1[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
fiftyfivenm_lcell_comb \hex2~0 (
// Equation(s):
// \hex2~0_combout  = (\current_state.correct~q ) # (\current_state.dig3~q )

	.dataa(\current_state.correct~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.dig3~q ),
	.cin(gnd),
	.combout(\hex2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex2~0 .lut_mask = 16'hFFAA;
defparam \hex2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
fiftyfivenm_lcell_comb WideOr8(
// Equation(s):
// \WideOr8~combout  = (\current_state.dig4~q ) # ((\current_state.dig2~q ) # (\current_state.dig1~q ))

	.dataa(\current_state.dig4~q ),
	.datab(gnd),
	.datac(\current_state.dig2~q ),
	.datad(\current_state.dig1~q ),
	.cin(gnd),
	.combout(\WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam WideOr8.lut_mask = 16'hFFFA;
defparam WideOr8.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \WideOr8~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr8~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr8~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr8~clkctrl .clock_type = "global clock";
defparam \WideOr8~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
fiftyfivenm_lcell_comb \hex2[0]$latch (
// Equation(s):
// \hex2[0]$latch~combout  = (GLOBAL(\WideOr8~clkctrl_outclk ) & (\hex2[0]$latch~combout )) # (!GLOBAL(\WideOr8~clkctrl_outclk ) & ((!\hex2~0_combout )))

	.dataa(gnd),
	.datab(\hex2[0]$latch~combout ),
	.datac(\hex2~0_combout ),
	.datad(\WideOr8~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex2[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex2[0]$latch .lut_mask = 16'hCC0F;
defparam \hex2[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
fiftyfivenm_lcell_comb WideOr9(
// Equation(s):
// \WideOr9~combout  = (\current_state.correct~q ) # ((\current_state.dig3~q ) # (\current_state.error~q ))

	.dataa(\current_state.correct~q ),
	.datab(\current_state.dig3~q ),
	.datac(gnd),
	.datad(\current_state.error~q ),
	.cin(gnd),
	.combout(\WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam WideOr9.lut_mask = 16'hFFEE;
defparam WideOr9.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
fiftyfivenm_lcell_comb \hex2[4]$latch (
// Equation(s):
// \hex2[4]$latch~combout  = (GLOBAL(\WideOr8~clkctrl_outclk ) & (\hex2[4]$latch~combout )) # (!GLOBAL(\WideOr8~clkctrl_outclk ) & ((!\WideOr9~combout )))

	.dataa(\hex2[4]$latch~combout ),
	.datab(gnd),
	.datac(\WideOr8~clkctrl_outclk ),
	.datad(\WideOr9~combout ),
	.cin(gnd),
	.combout(\hex2[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex2[4]$latch .lut_mask = 16'hA0AF;
defparam \hex2[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
fiftyfivenm_lcell_comb \hex2~1 (
// Equation(s):
// \hex2~1_combout  = (\current_state.error~q ) # (\current_state.dig3~q )

	.dataa(\current_state.error~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\current_state.dig3~q ),
	.cin(gnd),
	.combout(\hex2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex2~1 .lut_mask = 16'hFFAA;
defparam \hex2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
fiftyfivenm_lcell_comb \hex2[6]$latch (
// Equation(s):
// \hex2[6]$latch~combout  = (GLOBAL(\WideOr8~clkctrl_outclk ) & ((\hex2[6]$latch~combout ))) # (!GLOBAL(\WideOr8~clkctrl_outclk ) & (!\hex2~1_combout ))

	.dataa(\hex2~1_combout ),
	.datab(gnd),
	.datac(\WideOr8~clkctrl_outclk ),
	.datad(\hex2[6]$latch~combout ),
	.cin(gnd),
	.combout(\hex2[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex2[6]$latch .lut_mask = 16'hF505;
defparam \hex2[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
fiftyfivenm_lcell_comb WideOr6(
// Equation(s):
// \WideOr6~combout  = (\current_state.dig1~q ) # ((\current_state.dig2~q ) # (\current_state.dig3~q ))

	.dataa(gnd),
	.datab(\current_state.dig1~q ),
	.datac(\current_state.dig2~q ),
	.datad(\current_state.dig3~q ),
	.cin(gnd),
	.combout(\WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam WideOr6.lut_mask = 16'hFFFC;
defparam WideOr6.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \WideOr6~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr6~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr6~clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr6~clkctrl .clock_type = "global clock";
defparam \WideOr6~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \hex3[0]$latch (
// Equation(s):
// \hex3[0]$latch~combout  = (GLOBAL(\WideOr6~clkctrl_outclk ) & ((\hex3[0]$latch~combout ))) # (!GLOBAL(\WideOr6~clkctrl_outclk ) & (!\current_state.dig4~q ))

	.dataa(\current_state.dig4~q ),
	.datab(gnd),
	.datac(\hex3[0]$latch~combout ),
	.datad(\WideOr6~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex3[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex3[0]$latch .lut_mask = 16'hF055;
defparam \hex3[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \hex3~0 (
// Equation(s):
// \hex3~0_combout  = (\current_state.dig4~q ) # (\current_state.correct~q )

	.dataa(gnd),
	.datab(\current_state.dig4~q ),
	.datac(\current_state.correct~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex3~0 .lut_mask = 16'hFCFC;
defparam \hex3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \hex3[1]$latch (
// Equation(s):
// \hex3[1]$latch~combout  = (GLOBAL(\WideOr6~clkctrl_outclk ) & (\hex3[1]$latch~combout )) # (!GLOBAL(\WideOr6~clkctrl_outclk ) & ((!\hex3~0_combout )))

	.dataa(\hex3[1]$latch~combout ),
	.datab(gnd),
	.datac(\hex3~0_combout ),
	.datad(\WideOr6~clkctrl_outclk ),
	.cin(gnd),
	.combout(\hex3[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex3[1]$latch .lut_mask = 16'hAA0F;
defparam \hex3[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
fiftyfivenm_lcell_comb WideOr7(
// Equation(s):
// \WideOr7~combout  = (\current_state.error~q ) # ((\current_state.correct~q ) # (\current_state.dig4~q ))

	.dataa(\current_state.error~q ),
	.datab(gnd),
	.datac(\current_state.correct~q ),
	.datad(\current_state.dig4~q ),
	.cin(gnd),
	.combout(\WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam WideOr7.lut_mask = 16'hFFFA;
defparam WideOr7.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
fiftyfivenm_lcell_comb \hex3[4]$latch (
// Equation(s):
// \hex3[4]$latch~combout  = (GLOBAL(\WideOr6~clkctrl_outclk ) & (\hex3[4]$latch~combout )) # (!GLOBAL(\WideOr6~clkctrl_outclk ) & ((!\WideOr7~combout )))

	.dataa(\hex3[4]$latch~combout ),
	.datab(gnd),
	.datac(\WideOr6~clkctrl_outclk ),
	.datad(\WideOr7~combout ),
	.cin(gnd),
	.combout(\hex3[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex3[4]$latch .lut_mask = 16'hA0AF;
defparam \hex3[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
fiftyfivenm_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = ((\current_state.correct~q ) # (\current_state.error~q )) # (!\current_state.Idle~q )

	.dataa(\current_state.Idle~q ),
	.datab(gnd),
	.datac(\current_state.correct~q ),
	.datad(\current_state.error~q ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hFFF5;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
fiftyfivenm_lcell_comb \hex4[0]$latch (
// Equation(s):
// \hex4[0]$latch~combout  = (\WideOr5~0_combout  & ((!\current_state.error~q ))) # (!\WideOr5~0_combout  & (\hex4[0]$latch~combout ))

	.dataa(gnd),
	.datab(\hex4[0]$latch~combout ),
	.datac(\WideOr5~0_combout ),
	.datad(\current_state.error~q ),
	.cin(gnd),
	.combout(\hex4[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \hex4[0]$latch .lut_mask = 16'h0CFC;
defparam \hex4[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign hex0[0] = \hex0[0]~output_o ;

assign hex0[1] = \hex0[1]~output_o ;

assign hex0[2] = \hex0[2]~output_o ;

assign hex0[3] = \hex0[3]~output_o ;

assign hex0[4] = \hex0[4]~output_o ;

assign hex0[5] = \hex0[5]~output_o ;

assign hex0[6] = \hex0[6]~output_o ;

assign hex1[0] = \hex1[0]~output_o ;

assign hex1[1] = \hex1[1]~output_o ;

assign hex1[2] = \hex1[2]~output_o ;

assign hex1[3] = \hex1[3]~output_o ;

assign hex1[4] = \hex1[4]~output_o ;

assign hex1[5] = \hex1[5]~output_o ;

assign hex1[6] = \hex1[6]~output_o ;

assign hex2[0] = \hex2[0]~output_o ;

assign hex2[1] = \hex2[1]~output_o ;

assign hex2[2] = \hex2[2]~output_o ;

assign hex2[3] = \hex2[3]~output_o ;

assign hex2[4] = \hex2[4]~output_o ;

assign hex2[5] = \hex2[5]~output_o ;

assign hex2[6] = \hex2[6]~output_o ;

assign hex3[0] = \hex3[0]~output_o ;

assign hex3[1] = \hex3[1]~output_o ;

assign hex3[2] = \hex3[2]~output_o ;

assign hex3[3] = \hex3[3]~output_o ;

assign hex3[4] = \hex3[4]~output_o ;

assign hex3[5] = \hex3[5]~output_o ;

assign hex3[6] = \hex3[6]~output_o ;

assign hex4[0] = \hex4[0]~output_o ;

assign hex4[1] = \hex4[1]~output_o ;

assign hex4[2] = \hex4[2]~output_o ;

assign hex4[3] = \hex4[3]~output_o ;

assign hex4[4] = \hex4[4]~output_o ;

assign hex4[5] = \hex4[5]~output_o ;

assign hex4[6] = \hex4[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
