###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:11:01 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/r_ptr_
reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.077
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                 18.727
= Slack Time                  -15.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -15.001 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.720 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.418 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -14.155 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.919 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.419 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -13.187 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.883 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.622 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.541 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |  -10.053 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |   -0.070 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.557 | 
     | \tx_core/axi_master /U2420                       | B ^ -> Y v   | NAND2X1 | 0.483 | 0.406 |  17.964 |    2.963 | 
     | \tx_core/axi_master /U2424                       | B v -> Y ^   | NAND2X1 | 0.272 | 0.347 |  18.311 |    3.310 | 
     | \tx_core/axi_master /U2433                       | B ^ -> Y v   | NOR2X1  | 0.160 | 0.187 |  18.498 |    3.497 | 
     | \tx_core/axi_master /U2436                       | B v -> Y ^   | NAND2X1 | 0.105 | 0.125 |  18.623 |    3.622 | 
     | \tx_core/axi_master /U2437                       | A ^ -> Y ^   | XNOR2X1 | 0.070 | 0.104 |  18.727 |    3.726 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] | D ^          | DFFSR   | 0.070 | 0.000 |  18.727 |    3.727 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   15.001 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   15.282 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.568 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.260 |   0.827 |   15.828 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.073 |   16.074 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.077 |   16.078 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/r_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.076
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                 18.612
= Slack Time                  -14.887
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.887 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.606 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.304 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -14.041 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.805 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.305 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -13.073 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.769 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.508 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.427 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.938 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.044 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.671 | 
     | \tx_core/axi_master /U2420                       | B ^ -> Y v   | NAND2X1 | 0.483 | 0.406 |  17.964 |    3.077 | 
     | \tx_core/axi_master /U2424                       | B v -> Y ^   | NAND2X1 | 0.272 | 0.347 |  18.311 |    3.425 | 
     | \tx_core/axi_master /U2433                       | B ^ -> Y v   | NOR2X1  | 0.160 | 0.187 |  18.498 |    3.611 | 
     | \tx_core/axi_master /U2435                       | A v -> Y ^   | XOR2X1  | 0.072 | 0.114 |  18.612 |    3.725 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[4] | D ^          | DFFSR   | 0.072 | 0.000 |  18.612 |    3.726 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.887 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   15.167 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.454 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.260 |   0.827 |   15.713 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.073 |   15.960 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.152 | 0.003 |   1.076 |   15.963 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/r_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.078
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.725
- Arrival Time                 18.579
= Slack Time                  -14.854
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.854 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.573 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.271 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -14.008 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.772 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.272 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -13.040 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.736 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.475 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.394 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.906 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.077 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.704 | 
     | \tx_core/axi_master /U2420                       | B ^ -> Y v   | NAND2X1 | 0.483 | 0.406 |  17.964 |    3.110 | 
     | \tx_core/axi_master /U2424                       | B v -> Y ^   | NAND2X1 | 0.272 | 0.347 |  18.311 |    3.458 | 
     | \tx_core/axi_master /U2433                       | B ^ -> Y v   | NOR2X1  | 0.160 | 0.187 |  18.498 |    3.644 | 
     | \tx_core/axi_master /U2434                       | C v -> Y ^   | AOI21X1 | 0.079 | 0.081 |  18.579 |    3.725 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] | D ^          | DFFSR   | 0.079 | 0.000 |  18.579 |    3.725 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.854 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   15.134 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.421 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.260 |   0.827 |   15.680 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.073 |   15.927 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.078 |   15.931 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/r_ptr_
reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.056
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.707
- Arrival Time                 18.448
= Slack Time                  -14.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.741 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.460 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.158 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.895 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.659 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.159 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.927 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.623 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.362 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.281 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.793 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.190 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.817 | 
     | \tx_core/axi_master /U2420                       | B ^ -> Y v   | NAND2X1 | 0.483 | 0.406 |  17.964 |    3.223 | 
     | \tx_core/axi_master /U2424                       | B v -> Y ^   | NAND2X1 | 0.272 | 0.347 |  18.311 |    3.571 | 
     | \tx_core/axi_master /U2426                       | A ^ -> Y v   | INVX1   | 0.090 | 0.074 |  18.386 |    3.645 | 
     | \tx_core/axi_master /U2427                       | B v -> Y ^   | NOR2X1  | 0.062 | 0.062 |  18.448 |    3.707 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] | D ^          | DFFSR   | 0.062 | 0.000 |  18.448 |    3.707 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.741 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   15.022 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.308 | 
     | FECTS_clks_clk___L3_I16                          | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.248 |   0.815 |   15.556 | 
     | FECTS_clks_clk___L4_I81                          | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.237 |   1.052 |   15.793 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] | CLK ^        | DFFSR   | 0.145 | 0.004 |   1.056 |   15.797 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/w_ptr_
reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.069
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.719
- Arrival Time                 18.436
= Slack Time                  -14.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.717 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.436 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.134 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.871 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.635 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.135 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.903 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.599 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.338 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.257 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.769 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.214 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.841 | 
     | \tx_core/axi_master /U2487                       | C ^ -> Y v   | OAI21X1 | 0.975 | 0.071 |  17.629 |    2.912 | 
     | \tx_core/axi_master /U2488                       | B v -> Y ^   | NAND2X1 | 0.287 | 0.383 |  18.012 |    3.295 | 
     | \tx_core/axi_master /U2495                       | B ^ -> Y v   | NOR2X1  | 0.168 | 0.194 |  18.206 |    3.489 | 
     | \tx_core/axi_master /U2498                       | B v -> Y ^   | NAND2X1 | 0.104 | 0.128 |  18.334 |    3.618 | 
     | \tx_core/axi_master /U2499                       | A ^ -> Y ^   | XNOR2X1 | 0.068 | 0.102 |  18.436 |    3.719 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5] | D ^          | DFFSR   | 0.068 | 0.000 |  18.436 |    3.719 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.717 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.997 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.286 | 
     | FECTS_clks_clk___L3_I39                          | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.550 | 
     | FECTS_clks_clk___L4_I200                         | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.781 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[5] | CLK ^        | DFFSR   | 0.150 | 0.005 |   1.069 |   15.786 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/r_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.077
- Setup                         0.098
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.729
- Arrival Time                 18.445
= Slack Time                  -14.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.716 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.436 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.134 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.870 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.635 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.135 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.902 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.599 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.338 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.257 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.768 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.215 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.842 | 
     | \tx_core/axi_master /U2420                       | B ^ -> Y v   | NAND2X1 | 0.483 | 0.406 |  17.964 |    3.248 | 
     | \tx_core/axi_master /U2424                       | B v -> Y ^   | NAND2X1 | 0.272 | 0.347 |  18.311 |    3.595 | 
     | \tx_core/axi_master /U2428                       | A ^ -> Y v   | XNOR2X1 | 0.056 | 0.134 |  18.445 |    3.729 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[2] | D v          | DFFSR   | 0.056 | 0.000 |  18.445 |    3.729 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.716 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.997 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.283 | 
     | FECTS_clks_clk___L3_I17                          | A ^ -> Y ^   | CLKBUF1 | 0.168 | 0.260 |   0.827 |   15.543 | 
     | FECTS_clks_clk___L4_I88                          | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.073 |   15.790 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[2] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.077 |   15.793 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/w_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.070
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.720
- Arrival Time                 18.319
= Slack Time                  -14.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.599 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.319 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.017 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.753 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.518 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.018 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.785 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.482 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.221 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.140 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.651 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.332 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.959 | 
     | \tx_core/axi_master /U2487                       | C ^ -> Y v   | OAI21X1 | 0.975 | 0.071 |  17.629 |    3.029 | 
     | \tx_core/axi_master /U2488                       | B v -> Y ^   | NAND2X1 | 0.287 | 0.383 |  18.012 |    3.413 | 
     | \tx_core/axi_master /U2495                       | B ^ -> Y v   | NOR2X1  | 0.168 | 0.194 |  18.206 |    3.607 | 
     | \tx_core/axi_master /U2497                       | A v -> Y ^   | XOR2X1  | 0.068 | 0.113 |  18.319 |    3.719 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[4] | D ^          | DFFSR   | 0.068 | 0.000 |  18.319 |    3.720 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.599 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.880 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.169 | 
     | FECTS_clks_clk___L3_I39                          | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.432 | 
     | FECTS_clks_clk___L4_I200                         | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.663 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[4] | CLK ^        | DFFSR   | 0.150 | 0.006 |   1.070 |   15.669 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/depth_
left_reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[3] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.068
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.718
- Arrival Time                 18.301
= Slack Time                  -14.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.303 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.001 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.737 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.502 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.002 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.769 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.466 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.205 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.124 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.635 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.348 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.974 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.139 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.515 | 
     | \tx_core/axi_master /U2390                         | S ^ -> Y v   | MUX2X1  | 0.071 | 0.202 |  18.301 |    3.717 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.071 | 0.000 |  18.301 |    3.718 | 
     | [3]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.864 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.153 | 
     | FECTS_clks_clk___L3_I36                            | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.830 |   15.413 | 
     | FECTS_clks_clk___L4_I184                           | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.234 |   1.064 |   15.648 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.146 | 0.004 |   1.068 |   15.652 | 
     | [3]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/depth_
left_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[0] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.074
- Setup                         0.105
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.718
- Arrival Time                 18.301
= Slack Time                  -14.583
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.302 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -14.000 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.737 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.501 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -13.001 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.769 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.465 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.204 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.123 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.635 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.348 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.975 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.139 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.516 | 
     | \tx_core/axi_master /U2401                         | S ^ -> Y v   | MUX2X1  | 0.093 | 0.202 |  18.301 |    3.718 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.093 | 0.000 |  18.301 |    3.718 | 
     | [0]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.863 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.152 | 
     | FECTS_clks_clk___L3_I39                            | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.416 | 
     | FECTS_clks_clk___L4_I201                           | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.655 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.148 | 0.002 |   1.074 |   15.656 | 
     | [0]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/
depth_left_reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[5] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.075
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                 18.304
= Slack Time                  -14.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.578 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.297 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.995 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.732 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.496 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.996 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.764 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.460 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.199 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.118 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.630 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.353 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.980 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.144 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.521 | 
     | \tx_core/axi_master /U2408                         | S ^ -> Y v   | MUX2X1  | 0.064 | 0.205 |  18.304 |    3.726 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.064 | 0.000 |  18.304 |    3.726 | 
     | [5]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.578 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.859 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.147 | 
     | FECTS_clks_clk___L3_I39                            | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.411 | 
     | FECTS_clks_clk___L4_I201                           | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.650 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.148 | 0.003 |   1.075 |   15.653 | 
     | [5]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/
depth_left_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[1] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.074
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.724
- Arrival Time                 18.302
= Slack Time                  -14.578
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.578 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.297 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.995 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.732 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.496 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.996 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.764 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.460 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.199 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.118 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.630 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.353 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.980 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.145 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.521 | 
     | \tx_core/axi_master /U2399                         | S ^ -> Y v   | MUX2X1  | 0.066 | 0.202 |  18.301 |    3.724 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.066 | 0.000 |  18.302 |    3.724 | 
     | [1]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.578 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.858 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.147 | 
     | FECTS_clks_clk___L3_I39                            | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.411 | 
     | FECTS_clks_clk___L4_I201                           | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.650 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.148 | 0.001 |   1.073 |   15.651 | 
     | [1]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/
depth_left_reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[2] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.076
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.727
- Arrival Time                 18.304
= Slack Time                  -14.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.297 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.995 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.731 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.496 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.996 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.763 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.460 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.199 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.118 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.629 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.354 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.980 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.145 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.521 | 
     | \tx_core/axi_master /U2395                         | S ^ -> Y v   | MUX2X1  | 0.066 | 0.205 |  18.304 |    3.726 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.066 | 0.000 |  18.304 |    3.727 | 
     | [2]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.858 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.147 | 
     | FECTS_clks_clk___L3_I39                            | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.411 | 
     | FECTS_clks_clk___L4_I201                           | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.650 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.148 | 0.004 |   1.076 |   15.654 | 
     | [2]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/
depth_left_reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[4] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.076
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                 18.304
= Slack Time                  -14.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.297 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.995 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.731 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.496 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.996 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.763 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.460 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.199 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.118 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.629 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.354 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.981 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.145 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.522 | 
     | \tx_core/axi_master /U2419                         | S ^ -> Y v   | MUX2X1  | 0.064 | 0.205 |  18.303 |    3.726 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.064 | 0.000 |  18.304 |    3.726 | 
     | [4]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.577 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.858 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.147 | 
     | FECTS_clks_clk___L3_I39                            | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.410 | 
     | FECTS_clks_clk___L4_I201                           | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.649 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.148 | 0.004 |   1.076 |   15.653 | 
     | [4]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/
depth_left_reg[6] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg[6] /D (v) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                       (v) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.073
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.722
- Arrival Time                 18.298
= Slack Time                  -14.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.576 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.295 | 
     | FECTS_clks_clk___L2_I6                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.993 | 
     | FECTS_clks_clk___L3_I34                            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.730 | 
     | FECTS_clks_clk___L4_I176                           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.494 | 
     | \tx_core/tx_rs/cur_state_reg[0]                    | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.994 | 
     | U2108                                              | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.762 | 
     | U2109                                              | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.458 | 
     | U1969                                              | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.197 | 
     | U2404                                              | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.116 | 
     | U2405                                              | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.628 | 
     | U2408                                              | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.355 | 
     | \tx_core/axi_master /U1110                         | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.982 | 
     | \tx_core/axi_master /U535                          | B ^ -> Y v   | NOR2X1  | 0.228 | 0.164 |  17.722 |    3.147 | 
     | \tx_core/axi_master /U2389                         | B v -> Y ^   | NOR2X1  | 0.429 | 0.377 |  18.099 |    3.523 | 
     | \tx_core/axi_master /U2414                         | S ^ -> Y v   | MUX2X1  | 0.074 | 0.199 |  18.297 |    3.722 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | D v          | DFFSR   | 0.074 | 0.000 |  18.298 |    3.722 | 
     | [6]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.576 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.856 | 
     | FECTS_clks_clk___L2_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.145 | 
     | FECTS_clks_clk___L3_I39                            | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.409 | 
     | FECTS_clks_clk___L4_I201                           | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.648 | 
     | \tx_core/axi_master /\pktctrl1_fifo/depth_left_reg | CLK ^        | DFFSR   | 0.148 | 0.001 |   1.073 |   15.649 | 
     | [6]                                                |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/w_
ptr_reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.070
- Setup                         0.103
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.717
- Arrival Time                 18.289
= Slack Time                  -14.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.571 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.291 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.989 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.725 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.490 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.990 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.757 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.454 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.193 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.112 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.623 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.360 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    2.987 | 
     | \tx_core/axi_master /U2487                       | C ^ -> Y v   | OAI21X1 | 0.975 | 0.071 |  17.629 |    3.057 | 
     | \tx_core/axi_master /U2488                       | B v -> Y ^   | NAND2X1 | 0.287 | 0.383 |  18.012 |    3.441 | 
     | \tx_core/axi_master /U2495                       | B ^ -> Y v   | NOR2X1  | 0.168 | 0.194 |  18.206 |    3.635 | 
     | \tx_core/axi_master /U2496                       | C v -> Y ^   | AOI21X1 | 0.081 | 0.083 |  18.289 |    3.717 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] | D ^          | DFFSR   | 0.081 | 0.000 |  18.289 |    3.717 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.571 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.852 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.141 | 
     | FECTS_clks_clk___L3_I39                          | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.405 | 
     | FECTS_clks_clk___L4_I200                         | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.635 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] | CLK ^        | DFFSR   | 0.150 | 0.006 |   1.070 |   15.642 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/w_
ptr_reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.126
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.774
- Arrival Time                 18.305
= Slack Time                  -14.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.531 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.250 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.948 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.685 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.449 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.949 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.717 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.413 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.152 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.071 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.583 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |   -0.137 | 
     | \tx_core/axi_master /U2510                       | B v -> Y ^   | NOR2X1  | 1.882 | 2.642 |  17.036 |    2.505 | 
     | \tx_core/axi_master /U2637                       | C ^ -> Y v   | AOI21X1 | 0.621 | 0.655 |  17.691 |    3.160 | 
     | \tx_core/axi_master /U281                        | A v -> Y v   | OR2X1   | 0.133 | 0.258 |  17.949 |    3.418 | 
     | \tx_core/axi_master /U2646                       | B v -> Y ^   | NOR2X1  | 0.172 | 0.167 |  18.115 |    3.585 | 
     | \tx_core/axi_master /U2650                       | B ^ -> Y v   | NAND2X1 | 0.094 | 0.089 |  18.204 |    3.674 | 
     | \tx_core/axi_master /U2651                       | A v -> Y ^   | XNOR2X1 | 0.067 | 0.100 |  18.305 |    3.774 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[5] | D ^          | DFFSR   | 0.067 | 0.000 |  18.305 |    3.774 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.531 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.812 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.098 | 
     | FECTS_clks_clk___L3_I20                          | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.287 |   0.854 |   15.385 | 
     | FECTS_clks_clk___L4_I103                         | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.263 |   1.117 |   15.648 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[5] | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.126 |   15.657 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/r_ptr_
reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.073
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.723
- Arrival Time                 18.232
= Slack Time                  -14.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.509 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.228 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.927 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.663 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.427 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.928 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.695 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.392 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.131 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.050 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.561 | 
     | U2408                                        | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.422 | 
     | \tx_core/axi_master /U2295                   | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.062 | 
     | \tx_core/axi_master /U236                    | A ^ -> Y ^   | OR2X1   | 0.165 | 0.286 |  17.857 |    3.348 | 
     | \tx_core/axi_master /U2814                   | B ^ -> Y v   | NOR2X1  | 0.139 | 0.156 |  18.012 |    3.503 | 
     | \tx_core/axi_master /U2818                   | B v -> Y ^   | NAND2X1 | 0.104 | 0.117 |  18.129 |    3.620 | 
     | \tx_core/axi_master /U2819                   | A ^ -> Y ^   | XNOR2X1 | 0.068 | 0.102 |  18.232 |    3.723 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] | D ^          | DFFSR   | 0.068 | 0.000 |  18.232 |    3.723 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.509 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.790 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.078 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.342 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.573 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] | CLK ^        | DFFSR   | 0.151 | 0.009 |   1.073 |   15.582 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.067
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.716
- Arrival Time                 18.206
= Slack Time                  -14.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.490 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.209 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.907 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.644 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.408 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.908 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.676 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.372 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.111 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.030 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.542 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.441 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.081 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.512 | 
     | \tx_core/axi_master /U2324                        | S v -> Y v   | MUX2X1  | 0.070 | 0.204 |  18.206 |    3.716 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.070 | 0.000 |  18.206 |    3.716 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.490 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.770 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.059 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.830 |   15.319 | 
     | FECTS_clks_clk___L4_I184                          | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.234 |   1.064 |   15.554 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[4] | CLK ^        | DFFSR   | 0.146 | 0.002 |   1.067 |   15.556 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.067
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.716
- Arrival Time                 18.205
= Slack Time                  -14.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.489 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.208 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.907 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.643 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.407 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.908 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.675 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.372 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.111 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.030 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.541 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.442 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.082 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.512 | 
     | \tx_core/axi_master /U2302                        | S v -> Y v   | MUX2X1  | 0.070 | 0.204 |  18.205 |    3.716 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.070 | 0.000 |  18.205 |    3.716 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.489 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.770 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.058 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.830 |   15.319 | 
     | FECTS_clks_clk___L4_I184                          | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.234 |   1.064 |   15.553 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[3] | CLK ^        | DFFSR   | 0.146 | 0.002 |   1.067 |   15.556 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.069
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.719
- Arrival Time                 18.207
= Slack Time                  -14.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.489 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.208 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.906 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.643 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.407 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.907 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.675 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.371 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.110 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.029 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.540 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.443 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.082 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.513 | 
     | \tx_core/axi_master /U2312                        | S v -> Y v   | MUX2X1  | 0.071 | 0.205 |  18.207 |    3.718 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.071 | 0.000 |  18.207 |    3.719 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.488 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.769 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.058 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.830 |   15.318 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.237 |   1.067 |   15.555 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^        | DFFSR   | 0.149 | 0.002 |   1.069 |   15.558 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.070
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.719
- Arrival Time                 18.208
= Slack Time                  -14.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.488 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.208 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.906 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.642 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.407 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.907 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.674 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.371 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.110 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.029 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.540 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.443 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.083 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.513 | 
     | \tx_core/axi_master /U2307                        | S v -> Y v   | MUX2X1  | 0.071 | 0.206 |  18.207 |    3.719 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.071 | 0.000 |  18.208 |    3.719 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.488 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.769 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.058 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.830 |   15.318 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.237 |   1.067 |   15.555 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[2] | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.070 |   15.558 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.070
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.720
- Arrival Time                 18.203
= Slack Time                  -14.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.483 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.203 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.901 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.637 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.402 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.902 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.669 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.366 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.105 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.024 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.535 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.448 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.088 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.518 | 
     | \tx_core/axi_master /U2297                        | S v -> Y v   | MUX2X1  | 0.070 | 0.201 |  18.203 |    3.719 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.070 | 0.000 |  18.203 |    3.720 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.483 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.764 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.053 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.830 |   15.313 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.237 |   1.067 |   15.550 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[5] | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.070 |   15.553 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.076
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                 18.205
= Slack Time                  -14.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.480 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.199 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.897 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.634 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.398 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.898 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.666 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.362 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.101 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.020 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.532 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.451 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.091 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.522 | 
     | \tx_core/axi_master /U2314                        | S v -> Y v   | MUX2X1  | 0.071 | 0.203 |  18.205 |    3.725 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.071 | 0.000 |  18.205 |    3.726 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.480 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.760 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.049 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.313 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.240 |   1.073 |   15.553 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[0] | CLK ^        | DFFSR   | 0.146 | 0.003 |   1.076 |   15.556 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/w_
ptr_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.068
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.719
- Arrival Time                 18.194
= Slack Time                  -14.475
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.475 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.194 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.893 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.629 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.393 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.894 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.661 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.358 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.097 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.016 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.527 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.456 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    3.083 | 
     | \tx_core/axi_master /U2487                       | C ^ -> Y v   | OAI21X1 | 0.975 | 0.071 |  17.629 |    3.154 | 
     | \tx_core/axi_master /U2488                       | B v -> Y ^   | NAND2X1 | 0.287 | 0.383 |  18.012 |    3.537 | 
     | \tx_core/axi_master /U2489                       | A ^ -> Y v   | INVX1   | 0.115 | 0.113 |  18.125 |    3.650 | 
     | \tx_core/axi_master /U2490                       | C v -> Y ^   | AOI21X1 | 0.066 | 0.069 |  18.194 |    3.719 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] | D ^          | DFFSR   | 0.066 | 0.000 |  18.194 |    3.719 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.475 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.756 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.044 | 
     | FECTS_clks_clk___L3_I37                          | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.254 |   0.824 |   15.299 | 
     | FECTS_clks_clk___L4_I192                         | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.240 |   1.064 |   15.539 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] | CLK ^        | DFFSR   | 0.141 | 0.004 |   1.068 |   15.543 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/depth_
left_reg[6] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/depth_left_reg[6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.076
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.726
- Arrival Time                 18.200
= Slack Time                  -14.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.474 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.193 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.892 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.628 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.392 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.893 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.660 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.357 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.096 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -12.015 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.526 | 
     | U2408                                             | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.457 | 
     | \tx_core/axi_master /U2295                        | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.097 | 
     | \tx_core/axi_master /U2296                        | B ^ -> Y v   | OAI21X1 | 0.472 | 0.431 |  18.002 |    3.528 | 
     | \tx_core/axi_master /U2319                        | S v -> Y v   | MUX2X1  | 0.070 | 0.198 |  18.200 |    3.726 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[6] | D v          | DFFSR   | 0.070 | 0.000 |  18.200 |    3.726 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.474 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.755 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   15.043 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.307 | 
     | FECTS_clks_clk___L4_I201                          | A ^ -> Y ^   | CLKBUF1 | 0.148 | 0.239 |   1.072 |   15.546 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[6] | CLK ^        | DFFSR   | 0.148 | 0.004 |   1.076 |   15.550 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/w_
ptr_reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.126
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.774
- Arrival Time                 18.227
= Slack Time                  -14.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.453 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.173 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.871 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.607 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.372 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.872 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.639 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.336 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.075 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.994 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.505 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |   -0.059 | 
     | \tx_core/axi_master /U2510                       | B v -> Y ^   | NOR2X1  | 1.882 | 2.642 |  17.036 |    2.583 | 
     | \tx_core/axi_master /U2637                       | C ^ -> Y v   | AOI21X1 | 0.621 | 0.655 |  17.691 |    3.237 | 
     | \tx_core/axi_master /U281                        | A v -> Y v   | OR2X1   | 0.133 | 0.258 |  17.949 |    3.496 | 
     | \tx_core/axi_master /U2646                       | B v -> Y ^   | NOR2X1  | 0.172 | 0.167 |  18.115 |    3.662 | 
     | \tx_core/axi_master /U2649                       | A ^ -> Y ^   | XOR2X1  | 0.067 | 0.111 |  18.227 |    3.774 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[4] | D ^          | DFFSR   | 0.067 | 0.000 |  18.227 |    3.774 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.453 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.734 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.020 | 
     | FECTS_clks_clk___L3_I20                          | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.287 |   0.854 |   15.307 | 
     | FECTS_clks_clk___L4_I103                         | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.263 |   1.117 |   15.570 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[4] | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.126 |   15.579 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/r_
ptr_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.051
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.703
- Arrival Time                 18.145
= Slack Time                  -14.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.443 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.162 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.860 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.597 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.361 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.861 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.629 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.325 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.064 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.983 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.495 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.488 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    3.115 | 
     | \tx_core/axi_master /U2420                       | B ^ -> Y v   | NAND2X1 | 0.483 | 0.406 |  17.964 |    3.521 | 
     | \tx_core/axi_master /U2421                       | A v -> Y v   | XOR2X1  | 0.063 | 0.181 |  18.145 |    3.702 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[0] | D v          | DFFSR   | 0.063 | 0.000 |  18.145 |    3.703 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.443 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.724 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.010 | 
     | FECTS_clks_clk___L3_I16                          | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.248 |   0.815 |   15.258 | 
     | FECTS_clks_clk___L4_I85                          | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.233 |   1.048 |   15.491 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[0] | CLK ^        | DFFSR   | 0.140 | 0.003 |   1.051 |   15.494 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/w_
ptr_reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.126
- Setup                         0.105
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.771
- Arrival Time                 18.207
= Slack Time                  -14.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.436 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.155 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.854 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.590 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.355 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.855 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.622 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.319 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.058 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.977 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.488 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |   -0.042 | 
     | \tx_core/axi_master /U2510                       | B v -> Y ^   | NOR2X1  | 1.882 | 2.642 |  17.036 |    2.600 | 
     | \tx_core/axi_master /U2637                       | C ^ -> Y v   | AOI21X1 | 0.621 | 0.655 |  17.691 |    3.255 | 
     | \tx_core/axi_master /U281                        | A v -> Y v   | OR2X1   | 0.133 | 0.258 |  17.949 |    3.513 | 
     | \tx_core/axi_master /U2646                       | B v -> Y ^   | NOR2X1  | 0.172 | 0.167 |  18.115 |    3.679 | 
     | \tx_core/axi_master /U2648                       | A ^ -> Y v   | NOR2X1  | 0.079 | 0.092 |  18.207 |    3.771 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[3] | D v          | DFFSR   | 0.079 | 0.000 |  18.207 |    3.771 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.436 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.717 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   15.003 | 
     | FECTS_clks_clk___L3_I20                          | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.287 |   0.854 |   15.290 | 
     | FECTS_clks_clk___L4_I103                         | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.263 |   1.117 |   15.553 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[3] | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.126 |   15.562 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/w_
ptr_reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.068
- Setup                         0.097
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.721
- Arrival Time                 18.146
= Slack Time                  -14.424
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.424 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.143 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.842 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.578 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.342 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.843 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.610 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.307 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.046 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.965 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.476 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.507 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    3.134 | 
     | \tx_core/axi_master /U2487                       | C ^ -> Y v   | OAI21X1 | 0.975 | 0.071 |  17.629 |    3.205 | 
     | \tx_core/axi_master /U2488                       | B v -> Y ^   | NAND2X1 | 0.287 | 0.383 |  18.012 |    3.588 | 
     | \tx_core/axi_master /U2491                       | A ^ -> Y v   | XNOR2X1 | 0.055 | 0.134 |  18.146 |    3.721 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[2] | D v          | DFFSR   | 0.055 | 0.000 |  18.146 |    3.721 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.424 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.705 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.993 | 
     | FECTS_clks_clk___L3_I37                          | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.254 |   0.824 |   15.248 | 
     | FECTS_clks_clk___L4_I192                         | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.240 |   1.064 |   15.488 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[2] | CLK ^        | DFFSR   | 0.141 | 0.004 |   1.068 |   15.492 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/r_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.069
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.719
- Arrival Time                 18.120
= Slack Time                  -14.401
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.401 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.120 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.819 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.555 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.320 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.820 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.587 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.284 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.023 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.942 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.453 | 
     | U2408                                        | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.530 | 
     | \tx_core/axi_master /U2295                   | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.170 | 
     | \tx_core/axi_master /U236                    | A ^ -> Y ^   | OR2X1   | 0.165 | 0.286 |  17.857 |    3.455 | 
     | \tx_core/axi_master /U2814                   | B ^ -> Y v   | NOR2X1  | 0.139 | 0.156 |  18.012 |    3.611 | 
     | \tx_core/axi_master /U2817                   | A v -> Y ^   | XOR2X1  | 0.068 | 0.108 |  18.120 |    3.719 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[4] | D ^          | DFFSR   | 0.068 | 0.000 |  18.120 |    3.719 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.401 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.682 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.971 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.234 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.465 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.150 | 0.005 |   1.069 |   15.470 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.109
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.753
- Arrival Time                 18.139
= Slack Time                  -14.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.386 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.105 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.804 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.540 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.304 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.805 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.572 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.269 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.008 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.927 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.438 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.261 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.085 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.543 | 
     | \tx_core/axi_master /U2276                        | S v -> Y v   | MUX2X1  | 0.093 | 0.210 |  18.139 |    3.753 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.093 | 0.000 |  18.139 |    3.753 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.386 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.667 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.988 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.262 |   0.863 |   15.249 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.243 |   1.107 |   15.492 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[0] | CLK ^        | DFFSR   | 0.159 | 0.002 |   1.109 |   15.494 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.137
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.785
- Arrival Time                 18.170
= Slack Time                  -14.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.385 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.105 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.803 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.539 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.304 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.804 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.571 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.268 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.007 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.926 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.437 | 
     | U2410                                        | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.262 | 
     | \tx_core/axi_master /U2258                   | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.086 | 
     | \tx_core/axi_master /U266                    | A ^ -> Y ^   | OR2X1   | 0.172 | 0.313 |  17.784 |    3.398 | 
     | \tx_core/axi_master /U2660                   | B ^ -> Y v   | NOR2X1  | 0.147 | 0.165 |  17.949 |    3.564 | 
     | \tx_core/axi_master /U2664                   | B v -> Y ^   | NAND2X1 | 0.104 | 0.121 |  18.070 |    3.684 | 
     | \tx_core/axi_master /U2665                   | A ^ -> Y ^   | XNOR2X1 | 0.066 | 0.100 |  18.170 |    3.785 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] | D ^          | DFFSR   | 0.066 | 0.000 |  18.170 |    3.785 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.385 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.666 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.327 |   0.608 |   14.993 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.259 |   0.867 |   15.253 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.258 |   1.126 |   15.511 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] | CLK ^        | DFFSR   | 0.193 | 0.011 |   1.137 |   15.522 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/r_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.070
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.718
- Arrival Time                 18.101
= Slack Time                  -14.383
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.383 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.102 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.801 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.537 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.302 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.802 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.569 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.266 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.005 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.924 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.435 | 
     | U2408                                        | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.548 | 
     | \tx_core/axi_master /U2295                   | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.188 | 
     | \tx_core/axi_master /U236                    | A ^ -> Y ^   | OR2X1   | 0.165 | 0.286 |  17.857 |    3.474 | 
     | \tx_core/axi_master /U2810                   | A ^ -> Y v   | INVX1   | 0.098 | 0.104 |  17.961 |    3.578 | 
     | \tx_core/axi_master /U2815                   | B v -> Y ^   | AOI21X1 | 0.086 | 0.084 |  18.045 |    3.662 | 
     | \tx_core/axi_master /U2816                   | B ^ -> Y v   | NOR2X1  | 0.077 | 0.056 |  18.101 |    3.718 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] | D v          | DFFSR   | 0.077 | 0.000 |  18.101 |    3.718 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.383 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.664 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.953 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.216 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.447 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] | CLK ^        | DFFSR   | 0.150 | 0.006 |   1.070 |   15.453 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                 18.140
= Slack Time                  -14.381
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.381 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.100 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.799 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.535 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.299 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.800 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.567 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.264 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.003 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.922 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.433 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.266 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.090 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.548 | 
     | \tx_core/axi_master /U2286                        | S v -> Y v   | MUX2X1  | 0.072 | 0.211 |  18.140 |    3.759 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | D v          | DFFSR   | 0.072 | 0.000 |  18.140 |    3.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.381 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.662 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.983 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.262 |   0.863 |   15.244 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.243 |   1.107 |   15.487 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^        | DFFSR   | 0.159 | 0.004 |   1.111 |   15.491 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[6] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.108
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.757
- Arrival Time                 18.136
= Slack Time                  -14.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.379 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.099 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.797 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.533 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.298 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.798 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.565 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.262 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.001 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.920 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.431 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.268 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.091 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.549 | 
     | \tx_core/axi_master /U2281                        | S v -> Y v   | MUX2X1  | 0.070 | 0.207 |  18.136 |    3.757 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[6] | D v          | DFFSR   | 0.070 | 0.000 |  18.136 |    3.757 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.379 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.660 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.981 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.262 |   0.863 |   15.243 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.243 |   1.106 |   15.486 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[6] | CLK ^        | DFFSR   | 0.159 | 0.001 |   1.108 |   15.487 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                 18.137
= Slack Time                  -14.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.378 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.098 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.796 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.532 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.297 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.797 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.564 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.261 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -12.000 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.919 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.430 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.269 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.093 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.550 | 
     | \tx_core/axi_master /U2259                        | S v -> Y v   | MUX2X1  | 0.071 | 0.208 |  18.137 |    3.759 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.071 | 0.000 |  18.137 |    3.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.378 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.659 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.980 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.262 |   0.863 |   15.241 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.243 |   1.106 |   15.485 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[4] | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.110 |   15.488 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.109
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.758
- Arrival Time                 18.136
= Slack Time                  -14.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.378 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.097 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.795 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.532 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.296 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.796 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.564 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.260 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.999 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.918 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.430 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.270 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.093 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.551 | 
     | \tx_core/axi_master /U2264                        | S v -> Y v   | MUX2X1  | 0.071 | 0.207 |  18.136 |    3.758 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.071 | 0.000 |  18.136 |    3.758 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.378 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.658 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.979 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.262 |   0.863 |   15.241 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.243 |   1.106 |   15.484 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[3] | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.109 |   15.487 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.759
- Arrival Time                 18.136
= Slack Time                  -14.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.378 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.097 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.795 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.532 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.296 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.796 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.564 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.260 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.999 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.918 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.430 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.270 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.093 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.551 | 
     | \tx_core/axi_master /U2269                        | S v -> Y v   | MUX2X1  | 0.071 | 0.208 |  18.136 |    3.758 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.071 | 0.000 |  18.136 |    3.759 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.378 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.658 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.979 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.262 |   0.863 |   15.241 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.243 |   1.106 |   15.484 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^        | DFFSR   | 0.159 | 0.003 |   1.110 |   15.487 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/depth_
left_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                   (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.119
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.768
- Arrival Time                 18.138
= Slack Time                  -14.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.370 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.089 | 
     | FECTS_clks_clk___L2_I6                            | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.787 | 
     | FECTS_clks_clk___L3_I34                           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.523 | 
     | FECTS_clks_clk___L4_I176                          | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.288 | 
     | \tx_core/tx_rs/cur_state_reg[0]                   | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.788 | 
     | U2108                                             | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.555 | 
     | U2109                                             | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.252 | 
     | U1969                                             | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.991 | 
     | U2404                                             | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.910 | 
     | U2405                                             | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.421 | 
     | U2410                                             | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.278 | 
     | \tx_core/axi_master /U2258                        | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.101 | 
     | \tx_core/axi_master /U600                         | B ^ -> Y v   | OAI21X1 | 0.512 | 0.458 |  17.929 |    3.559 | 
     | \tx_core/axi_master /U2274                        | S v -> Y v   | MUX2X1  | 0.071 | 0.209 |  18.138 |    3.768 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.071 | 0.000 |  18.138 |    3.768 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.369 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.650 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.321 |   0.602 |   14.971 | 
     | FECTS_clks_clk___L3_I29                           | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.262 |   0.864 |   15.233 | 
     | FECTS_clks_clk___L4_I151                          | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.252 |   1.116 |   15.486 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^        | DFFSR   | 0.153 | 0.003 |   1.119 |   15.489 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/w_
ptr_reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.126
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.776
- Arrival Time                 18.123
= Slack Time                  -14.347
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.347 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.066 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.765 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.501 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.266 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.766 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.533 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.230 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.969 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.888 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.399 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |    0.047 | 
     | \tx_core/axi_master /U2510                       | B v -> Y ^   | NOR2X1  | 1.882 | 2.642 |  17.036 |    2.689 | 
     | \tx_core/axi_master /U2637                       | C ^ -> Y v   | AOI21X1 | 0.621 | 0.655 |  17.691 |    3.344 | 
     | \tx_core/axi_master /U281                        | A v -> Y v   | OR2X1   | 0.133 | 0.258 |  17.949 |    3.602 | 
     | \tx_core/axi_master /U2642                       | A v -> Y ^   | INVX1   | 0.106 | 0.115 |  18.064 |    3.717 | 
     | \tx_core/axi_master /U2643                       | B ^ -> Y v   | NOR2X1  | 0.058 | 0.059 |  18.123 |    3.776 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[1] | D v          | DFFSR   | 0.058 | 0.000 |  18.123 |    3.776 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.347 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.628 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   14.914 | 
     | FECTS_clks_clk___L3_I20                          | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.287 |   0.854 |   15.201 | 
     | FECTS_clks_clk___L4_I103                         | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.263 |   1.117 |   15.464 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[1] | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.126 |   15.473 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/r_ptr_
reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.073
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.724
- Arrival Time                 18.026
= Slack Time                  -14.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.302 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.021 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.720 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.456 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.220 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.721 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.488 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.185 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.924 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.843 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.354 | 
     | U2408                                        | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.629 | 
     | \tx_core/axi_master /U2295                   | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.269 | 
     | \tx_core/axi_master /U236                    | A ^ -> Y ^   | OR2X1   | 0.165 | 0.286 |  17.857 |    3.555 | 
     | \tx_core/axi_master /U2810                   | A ^ -> Y v   | INVX1   | 0.098 | 0.104 |  17.961 |    3.659 | 
     | \tx_core/axi_master /U2811                   | B v -> Y ^   | NOR2X1  | 0.063 | 0.065 |  18.026 |    3.724 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] | D ^          | DFFSR   | 0.063 | 0.000 |  18.026 |    3.724 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.302 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.583 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.871 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.135 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.366 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] | CLK ^        | DFFSR   | 0.151 | 0.009 |   1.073 |   15.375 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/w_
ptr_reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.126
- Setup                         0.103
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.773
- Arrival Time                 18.060
= Slack Time                  -14.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.287 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.007 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.705 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.441 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.206 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.706 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.473 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.170 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.909 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.828 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.339 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |    0.107 | 
     | \tx_core/axi_master /U2510                       | B v -> Y ^   | NOR2X1  | 1.882 | 2.642 |  17.036 |    2.749 | 
     | \tx_core/axi_master /U2637                       | C ^ -> Y v   | AOI21X1 | 0.621 | 0.655 |  17.691 |    3.403 | 
     | \tx_core/axi_master /U281                        | A v -> Y v   | OR2X1   | 0.133 | 0.258 |  17.949 |    3.662 | 
     | \tx_core/axi_master /U2644                       | A v -> Y ^   | XNOR2X1 | 0.073 | 0.111 |  18.060 |    3.773 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[2] | D ^          | DFFSR   | 0.073 | 0.000 |  18.060 |    3.773 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.287 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.568 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   14.854 | 
     | FECTS_clks_clk___L3_I20                          | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.287 |   0.854 |   15.141 | 
     | FECTS_clks_clk___L4_I103                         | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.263 |   1.117 |   15.404 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[2] | CLK ^        | DFFSR   | 0.191 | 0.009 |   1.126 |   15.413 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[4] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.130
- Setup                         0.102
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.777
- Arrival Time                 18.058
= Slack Time                  -14.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.281 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -14.000 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.699 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.435 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.199 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.700 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.467 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.164 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.903 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.822 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.333 | 
     | U2410                                        | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.366 | 
     | \tx_core/axi_master /U2258                   | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.190 | 
     | \tx_core/axi_master /U266                    | A ^ -> Y ^   | OR2X1   | 0.172 | 0.313 |  17.784 |    3.503 | 
     | \tx_core/axi_master /U2660                   | B ^ -> Y v   | NOR2X1  | 0.147 | 0.165 |  17.949 |    3.668 | 
     | \tx_core/axi_master /U2663                   | A v -> Y ^   | XOR2X1  | 0.068 | 0.109 |  18.058 |    3.777 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] | D ^          | DFFSR   | 0.068 | 0.000 |  18.058 |    3.777 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.281 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.562 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.327 |   0.608 |   14.889 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.259 |   0.867 |   15.148 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.258 |   1.126 |   15.407 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] | CLK ^        | DFFSR   | 0.191 | 0.004 |   1.130 |   15.411 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl1_fifo/w_
ptr_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.066
- Setup                         0.096
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.720
- Arrival Time                 17.988
= Slack Time                  -14.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.268 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.988 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.686 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.422 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.187 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.687 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.454 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.151 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.890 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.809 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.320 | 
     | U2408                                            | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.663 | 
     | \tx_core/axi_master /U1110                       | C v -> Y ^   | OAI21X1 | 1.520 | 2.627 |  17.558 |    3.290 | 
     | \tx_core/axi_master /U1114                       | B ^ -> Y v   | OAI21X1 | 0.284 | 0.157 |  17.715 |    3.447 | 
     | \tx_core/axi_master /U1115                       | B v -> Y ^   | NAND2X1 | 0.130 | 0.165 |  17.880 |    3.611 | 
     | \tx_core/axi_master /U1116                       | C ^ -> Y v   | OAI21X1 | 0.078 | 0.051 |  17.931 |    3.663 | 
     | \tx_core/axi_master /U1117                       | A v -> Y ^   | INVX1   | 0.051 | 0.057 |  17.988 |    3.719 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0] | D ^          | DFFSR   | 0.051 | 0.000 |  17.988 |    3.720 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.268 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.549 | 
     | FECTS_clks_clk___L2_I7                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.838 | 
     | FECTS_clks_clk___L3_I37                          | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.254 |   0.824 |   15.092 | 
     | FECTS_clks_clk___L4_I192                         | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.240 |   1.064 |   15.332 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0] | CLK ^        | DFFSR   | 0.141 | 0.002 |   1.066 |   15.334 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[3] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.130
- Setup                         0.105
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.775
- Arrival Time                 18.030
= Slack Time                  -14.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.254 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.974 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.672 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.408 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.173 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.673 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.440 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.137 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.876 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.795 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.306 | 
     | U2410                                        | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.393 | 
     | \tx_core/axi_master /U2258                   | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.216 | 
     | \tx_core/axi_master /U266                    | A ^ -> Y ^   | OR2X1   | 0.172 | 0.313 |  17.784 |    3.529 | 
     | \tx_core/axi_master /U2656                   | A ^ -> Y v   | INVX1   | 0.101 | 0.108 |  17.891 |    3.637 | 
     | \tx_core/axi_master /U2661                   | B v -> Y ^   | AOI21X1 | 0.084 | 0.083 |  17.974 |    3.720 | 
     | \tx_core/axi_master /U2662                   | B ^ -> Y v   | NOR2X1  | 0.079 | 0.055 |  18.029 |    3.775 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] | D v          | DFFSR   | 0.079 | 0.000 |  18.030 |    3.775 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.254 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.535 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.327 |   0.608 |   14.862 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.259 |   0.867 |   15.122 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.258 |   1.126 |   15.380 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] | CLK ^        | DFFSR   | 0.191 | 0.004 |   1.130 |   15.384 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/r_ptr_
reg[2] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.072
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.722
- Arrival Time                 17.968
= Slack Time                  -14.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.246 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.966 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.664 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.400 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.165 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.665 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.432 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.129 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.868 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.787 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.298 | 
     | U2408                                        | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.685 | 
     | \tx_core/axi_master /U2295                   | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.325 | 
     | \tx_core/axi_master /U236                    | A ^ -> Y ^   | OR2X1   | 0.165 | 0.286 |  17.857 |    3.610 | 
     | \tx_core/axi_master /U2812                   | A ^ -> Y ^   | XNOR2X1 | 0.068 | 0.111 |  17.968 |    3.721 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[2] | D ^          | DFFSR   | 0.068 | 0.000 |  17.968 |    3.722 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.246 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.527 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.816 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   15.079 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.310 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[2] | CLK ^        | DFFSR   | 0.151 | 0.008 |   1.072 |   15.318 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/r_
ptr_reg[5] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.101
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.750
- Arrival Time                 17.963
= Slack Time                  -14.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.214 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.933 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.631 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.368 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.132 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.632 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.400 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.096 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.835 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.754 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.266 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |    0.180 | 
     | \tx_core/axi_master /U2548                       | B v -> Y ^   | NAND2X1 | 1.542 | 2.636 |  17.030 |    2.816 | 
     | \tx_core/axi_master /U2551                       | B ^ -> Y v   | NOR2X1  | 0.421 | 0.436 |  17.466 |    3.253 | 
     | \tx_core/axi_master /U2557                       | C v -> Y ^   | NAND3X1 | 0.209 | 0.271 |  17.737 |    3.523 | 
     | \tx_core/axi_master /U2562                       | B ^ -> Y v   | NOR2X1  | 0.105 | 0.122 |  17.858 |    3.645 | 
     | \tx_core/axi_master /U2563                       | A v -> Y ^   | XOR2X1  | 0.071 | 0.105 |  17.963 |    3.750 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] | D ^          | DFFSR   | 0.071 | 0.000 |  17.963 |    3.750 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.214 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.494 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   14.781 | 
     | FECTS_clks_clk___L3_I18                          | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.280 |   0.847 |   15.061 | 
     | FECTS_clks_clk___L4_I93                          | A ^ -> Y ^   | CLKBUF1 | 0.161 | 0.248 |   1.096 |   15.310 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] | CLK ^        | DFFSR   | 0.161 | 0.005 |   1.101 |   15.315 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt2_fifo/r_ptr_
reg[1] /CLK 
Endpoint:   \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.128
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.777
- Arrival Time                 17.954
= Slack Time                  -14.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.177 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.896 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.595 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.331 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.095 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.596 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.363 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.060 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.799 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.718 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.229 | 
     | U2410                                        | B ^ -> Y v   | NOR2X1  | 7.827 | 9.699 |  14.647 |    0.470 | 
     | \tx_core/axi_master /U2258                   | C v -> Y ^   | OAI21X1 | 1.819 | 2.823 |  17.471 |    3.294 | 
     | \tx_core/axi_master /U266                    | A ^ -> Y ^   | OR2X1   | 0.172 | 0.313 |  17.784 |    3.606 | 
     | \tx_core/axi_master /U2656                   | A ^ -> Y v   | INVX1   | 0.101 | 0.108 |  17.891 |    3.714 | 
     | \tx_core/axi_master /U2657                   | B v -> Y ^   | NOR2X1  | 0.061 | 0.063 |  17.954 |    3.777 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] | D ^          | DFFSR   | 0.061 | 0.000 |  17.954 |    3.777 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.177 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.458 | 
     | FECTS_clks_clk___L2_I4                       | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.327 |   0.608 |   14.785 | 
     | FECTS_clks_clk___L3_I21                      | A ^ -> Y ^   | CLKBUF1 | 0.165 | 0.259 |   0.867 |   15.044 | 
     | FECTS_clks_clk___L4_I112                     | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.258 |   1.126 |   15.303 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] | CLK ^        | DFFSR   | 0.191 | 0.002 |   1.128 |   15.305 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/axi_master /\pkt1_fifo/r_ptr_
reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q              (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.072
- Setup                         0.103
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.720
- Arrival Time                 17.852
= Slack Time                  -14.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.132 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.851 | 
     | FECTS_clks_clk___L2_I6                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.549 | 
     | FECTS_clks_clk___L3_I34                      | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.286 | 
     | FECTS_clks_clk___L4_I176                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.050 | 
     | \tx_core/tx_rs/cur_state_reg[0]              | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.550 | 
     | U2108                                        | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.318 | 
     | U2109                                        | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.014 | 
     | U1969                                        | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.753 | 
     | U2404                                        | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.672 | 
     | U2405                                        | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.184 | 
     | U2408                                        | B ^ -> Y v   | NOR2X1  | 8.091 | 9.983 |  14.931 |    0.799 | 
     | \tx_core/axi_master /U2295                   | C v -> Y ^   | OAI21X1 | 1.529 | 2.640 |  17.571 |    3.439 | 
     | \tx_core/axi_master /U2806                   | A ^ -> Y v   | XNOR2X1 | 0.080 | 0.281 |  17.851 |    3.720 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[0] | D v          | DFFSR   | 0.080 | 0.000 |  17.852 |    3.720 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.132 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.412 | 
     | FECTS_clks_clk___L2_I7                       | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.289 |   0.569 |   14.701 | 
     | FECTS_clks_clk___L3_I39                      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.264 |   0.833 |   14.965 | 
     | FECTS_clks_clk___L4_I200                     | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.064 |   15.196 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[0] | CLK ^        | DFFSR   | 0.151 | 0.009 |   1.073 |   15.204 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/axi_master /\pktctrl0_fifo/w_
ptr_reg[0] /CLK 
Endpoint:   \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[0] /Q                  (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.760
- Arrival Time                 17.889
= Slack Time                  -14.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |  -14.129 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |  -13.848 | 
     | FECTS_clks_clk___L2_I6                           | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.302 |   0.582 |  -13.546 | 
     | FECTS_clks_clk___L3_I34                          | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.264 |   0.846 |  -13.283 | 
     | FECTS_clks_clk___L4_I176                         | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.236 |   1.082 |  -13.047 | 
     | \tx_core/tx_rs/cur_state_reg[0]                  | CLK ^ -> Q v | DFFSR   | 0.326 | 0.500 |   1.581 |  -12.547 | 
     | U2108                                            | A v -> Y ^   | NAND2X1 | 0.186 | 0.233 |   1.814 |  -12.315 | 
     | U2109                                            | B ^ -> Y v   | NOR2X1  | 0.337 | 0.303 |   2.117 |  -12.011 | 
     | U1969                                            | B v -> Y ^   | NAND2X1 | 0.218 | 0.261 |   2.378 |  -11.750 | 
     | U2404                                            | A ^ -> Y v   | INVX1   | 0.088 | 0.081 |   2.459 |  -11.669 | 
     | U2405                                            | C v -> Y ^   | AOI21X1 | 4.271 | 2.489 |   4.948 |   -9.181 | 
     | U2406                                            | B ^ -> Y v   | NOR2X1  | 7.650 | 9.446 |  14.394 |    0.265 | 
     | \tx_core/axi_master /U2510                       | B v -> Y ^   | NOR2X1  | 1.882 | 2.642 |  17.036 |    2.907 | 
     | \tx_core/axi_master /U2637                       | C ^ -> Y v   | AOI21X1 | 0.621 | 0.655 |  17.691 |    3.562 | 
     | \tx_core/axi_master /U2638                       | A v -> Y v   | XNOR2X1 | 0.060 | 0.198 |  17.889 |    3.760 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0] | D v          | DFFSR   | 0.060 | 0.000 |  17.889 |    3.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   14.129 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.286 | 0.281 |   0.281 |   14.409 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.286 |   0.567 |   14.696 | 
     | FECTS_clks_clk___L3_I20                          | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.287 |   0.854 |   14.982 | 
     | FECTS_clks_clk___L4_I102                         | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.249 |   1.103 |   15.232 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0] | CLK ^        | DFFSR   | 0.179 | 0.008 |   1.110 |   15.239 | 
     +----------------------------------------------------------------------------------------------------------------+ 

