{
  "1c07cf07": {
    "file_id": "1c07cf07",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754280623\\artifacts\\designs\\alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "-5252259408870737158",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-04T12:10:45.467274",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "a4ef0f82": {
    "file_id": "a4ef0f82",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754280623\\artifacts\\designs\\design_module.v",
    "file_type": "verilog",
    "content_hash": "8005881768960398267",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T12:10:47.422178",
    "description": "由enhanced_real_code_review_agent创建的verilog文件",
    "metadata": {}
  }
}