
ASSIGNMENT_PROTEUS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004968  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08004a74  08004a74  00014a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b38  08004b38  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08004b38  08004b38  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b38  08004b38  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b38  08004b38  00014b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b3c  08004b3c  00014b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08004b40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000049c  20000090  08004bd0  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000052c  08004bd0  0002052c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d8a2  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000225f  00000000  00000000  0002d95b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  0002fbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd0  00000000  00000000  00030978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002b67  00000000  00000000  00031648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e24b  00000000  00000000  000341af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088df1  00000000  00000000  000423fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cb1eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bf4  00000000  00000000  000cb240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a5c 	.word	0x08004a5c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08004a5c 	.word	0x08004a5c

0800014c <toogleRed>:
#define OneSec 100
#include "fsm.h"
#include "main.h"
//HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
//HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
void toogleRed(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_SET);
 8000150:	2201      	movs	r2, #1
 8000152:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000156:	4805      	ldr	r0, [pc, #20]	; (800016c <toogleRed+0x20>)
 8000158:	f002 f887 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_RESET);
 800015c:	2200      	movs	r2, #0
 800015e:	2108      	movs	r1, #8
 8000160:	4803      	ldr	r0, [pc, #12]	; (8000170 <toogleRed+0x24>)
 8000162:	f002 f882 	bl	800226a <HAL_GPIO_WritePin>
}
 8000166:	bf00      	nop
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	40010800 	.word	0x40010800
 8000170:	40010c00 	.word	0x40010c00

08000174 <toogleGreen>:
void toogleGreen(){
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800017e:	4805      	ldr	r0, [pc, #20]	; (8000194 <toogleGreen+0x20>)
 8000180:	f002 f873 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_SET);
 8000184:	2201      	movs	r2, #1
 8000186:	2108      	movs	r1, #8
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <toogleGreen+0x24>)
 800018a:	f002 f86e 	bl	800226a <HAL_GPIO_WritePin>
}
 800018e:	bf00      	nop
 8000190:	bd80      	pop	{r7, pc}
 8000192:	bf00      	nop
 8000194:	40010800 	.word	0x40010800
 8000198:	40010c00 	.word	0x40010c00

0800019c <toogleYellow>:
void toogleYellow(){
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_SET);
 80001a0:	2201      	movs	r2, #1
 80001a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001a6:	4805      	ldr	r0, [pc, #20]	; (80001bc <toogleYellow+0x20>)
 80001a8:	f002 f85f 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_SET);
 80001ac:	2201      	movs	r2, #1
 80001ae:	2108      	movs	r1, #8
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <toogleYellow+0x24>)
 80001b2:	f002 f85a 	bl	800226a <HAL_GPIO_WritePin>
}
 80001b6:	bf00      	nop
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	40010800 	.word	0x40010800
 80001c0:	40010c00 	.word	0x40010c00

080001c4 <toogleRed1>:
void toogleRed1(){
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_SET);
 80001c8:	2201      	movs	r2, #1
 80001ca:	2120      	movs	r1, #32
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <toogleRed1+0x1c>)
 80001ce:	f002 f84c 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_RESET);
 80001d2:	2200      	movs	r2, #0
 80001d4:	2110      	movs	r1, #16
 80001d6:	4802      	ldr	r0, [pc, #8]	; (80001e0 <toogleRed1+0x1c>)
 80001d8:	f002 f847 	bl	800226a <HAL_GPIO_WritePin>
}
 80001dc:	bf00      	nop
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	40010c00 	.word	0x40010c00

080001e4 <toogleGreen1>:
void toogleGreen1(){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	2120      	movs	r1, #32
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <toogleGreen1+0x1c>)
 80001ee:	f002 f83c 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_SET);
 80001f2:	2201      	movs	r2, #1
 80001f4:	2110      	movs	r1, #16
 80001f6:	4802      	ldr	r0, [pc, #8]	; (8000200 <toogleGreen1+0x1c>)
 80001f8:	f002 f837 	bl	800226a <HAL_GPIO_WritePin>
}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40010c00 	.word	0x40010c00

08000204 <toogleYellow1>:
void toogleYellow1(){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_SET);
 8000208:	2201      	movs	r2, #1
 800020a:	2120      	movs	r1, #32
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <toogleYellow1+0x1c>)
 800020e:	f002 f82c 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_SET);
 8000212:	2201      	movs	r2, #1
 8000214:	2110      	movs	r1, #16
 8000216:	4802      	ldr	r0, [pc, #8]	; (8000220 <toogleYellow1+0x1c>)
 8000218:	f002 f827 	bl	800226a <HAL_GPIO_WritePin>
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <redP>:
void redP(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800022e:	4805      	ldr	r0, [pc, #20]	; (8000244 <redP+0x20>)
 8000230:	f002 f81b 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_RESET);
 8000234:	2200      	movs	r2, #0
 8000236:	f44f 7180 	mov.w	r1, #256	; 0x100
 800023a:	4803      	ldr	r0, [pc, #12]	; (8000248 <redP+0x24>)
 800023c:	f002 f815 	bl	800226a <HAL_GPIO_WritePin>
}
 8000240:	bf00      	nop
 8000242:	bd80      	pop	{r7, pc}
 8000244:	40010c00 	.word	0x40010c00
 8000248:	40010800 	.word	0x40010800

0800024c <greenP>:
void greenP(){
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000256:	4805      	ldr	r0, [pc, #20]	; (800026c <greenP+0x20>)
 8000258:	f002 f807 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_SET);
 800025c:	2201      	movs	r2, #1
 800025e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000262:	4803      	ldr	r0, [pc, #12]	; (8000270 <greenP+0x24>)
 8000264:	f002 f801 	bl	800226a <HAL_GPIO_WritePin>
}
 8000268:	bf00      	nop
 800026a:	bd80      	pop	{r7, pc}
 800026c:	40010c00 	.word	0x40010c00
 8000270:	40010800 	.word	0x40010800

08000274 <offP>:
void offP(){
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_RESET);
 8000278:	2200      	movs	r2, #0
 800027a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800027e:	4805      	ldr	r0, [pc, #20]	; (8000294 <offP+0x20>)
 8000280:	f001 fff3 	bl	800226a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	f44f 7180 	mov.w	r1, #256	; 0x100
 800028a:	4803      	ldr	r0, [pc, #12]	; (8000298 <offP+0x24>)
 800028c:	f001 ffed 	bl	800226a <HAL_GPIO_WritePin>
}
 8000290:	bf00      	nop
 8000292:	bd80      	pop	{r7, pc}
 8000294:	40010c00 	.word	0x40010c00
 8000298:	40010800 	.word	0x40010800

0800029c <fsm_automatic_run1>:
void fsm_automatic_run1(){
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	switch (status1	) {
 80002a0:	4b31      	ldr	r3, [pc, #196]	; (8000368 <fsm_automatic_run1+0xcc>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a31      	ldr	r2, [pc, #196]	; (800036c <fsm_automatic_run1+0xd0>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d00b      	beq.n	80002c2 <fsm_automatic_run1+0x26>
 80002aa:	4a30      	ldr	r2, [pc, #192]	; (800036c <fsm_automatic_run1+0xd0>)
 80002ac:	4293      	cmp	r3, r2
 80002ae:	dc52      	bgt.n	8000356 <fsm_automatic_run1+0xba>
 80002b0:	2b03      	cmp	r3, #3
 80002b2:	d03c      	beq.n	800032e <fsm_automatic_run1+0x92>
 80002b4:	2b03      	cmp	r3, #3
 80002b6:	dc4e      	bgt.n	8000356 <fsm_automatic_run1+0xba>
 80002b8:	2b01      	cmp	r3, #1
 80002ba:	d010      	beq.n	80002de <fsm_automatic_run1+0x42>
 80002bc:	2b02      	cmp	r3, #2
 80002be:	d022      	beq.n	8000306 <fsm_automatic_run1+0x6a>
//				setTimer1(RED_TIME);
				timer=RED_TIME/OneSec;
			}
			break;
		default:
			break;
 80002c0:	e049      	b.n	8000356 <fsm_automatic_run1+0xba>
			status1 = AUTO_RED;
 80002c2:	4b29      	ldr	r3, [pc, #164]	; (8000368 <fsm_automatic_run1+0xcc>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	601a      	str	r2, [r3, #0]
			timer = RED_TIME/OneSec;
 80002c8:	4b29      	ldr	r3, [pc, #164]	; (8000370 <fsm_automatic_run1+0xd4>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a29      	ldr	r2, [pc, #164]	; (8000374 <fsm_automatic_run1+0xd8>)
 80002ce:	fb82 1203 	smull	r1, r2, r2, r3
 80002d2:	1152      	asrs	r2, r2, #5
 80002d4:	17db      	asrs	r3, r3, #31
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	4a27      	ldr	r2, [pc, #156]	; (8000378 <fsm_automatic_run1+0xdc>)
 80002da:	6013      	str	r3, [r2, #0]
			break;
 80002dc:	e042      	b.n	8000364 <fsm_automatic_run1+0xc8>
			toogleRed();
 80002de:	f7ff ff35 	bl	800014c <toogleRed>
			if(timer==STOP){
 80002e2:	4b25      	ldr	r3, [pc, #148]	; (8000378 <fsm_automatic_run1+0xdc>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d137      	bne.n	800035a <fsm_automatic_run1+0xbe>
				status1 = AUTO_GREEN;
 80002ea:	4b1f      	ldr	r3, [pc, #124]	; (8000368 <fsm_automatic_run1+0xcc>)
 80002ec:	2202      	movs	r2, #2
 80002ee:	601a      	str	r2, [r3, #0]
				timer=GREEN_TIME/OneSec;
 80002f0:	4b22      	ldr	r3, [pc, #136]	; (800037c <fsm_automatic_run1+0xe0>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a1f      	ldr	r2, [pc, #124]	; (8000374 <fsm_automatic_run1+0xd8>)
 80002f6:	fb82 1203 	smull	r1, r2, r2, r3
 80002fa:	1152      	asrs	r2, r2, #5
 80002fc:	17db      	asrs	r3, r3, #31
 80002fe:	1ad3      	subs	r3, r2, r3
 8000300:	4a1d      	ldr	r2, [pc, #116]	; (8000378 <fsm_automatic_run1+0xdc>)
 8000302:	6013      	str	r3, [r2, #0]
			break;
 8000304:	e029      	b.n	800035a <fsm_automatic_run1+0xbe>
			toogleGreen();
 8000306:	f7ff ff35 	bl	8000174 <toogleGreen>
			if(timer==STOP){
 800030a:	4b1b      	ldr	r3, [pc, #108]	; (8000378 <fsm_automatic_run1+0xdc>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d125      	bne.n	800035e <fsm_automatic_run1+0xc2>
				status1 = AUTO_YELLOW;
 8000312:	4b15      	ldr	r3, [pc, #84]	; (8000368 <fsm_automatic_run1+0xcc>)
 8000314:	2203      	movs	r2, #3
 8000316:	601a      	str	r2, [r3, #0]
				timer=YELLOW_TIME/OneSec;
 8000318:	4b19      	ldr	r3, [pc, #100]	; (8000380 <fsm_automatic_run1+0xe4>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a15      	ldr	r2, [pc, #84]	; (8000374 <fsm_automatic_run1+0xd8>)
 800031e:	fb82 1203 	smull	r1, r2, r2, r3
 8000322:	1152      	asrs	r2, r2, #5
 8000324:	17db      	asrs	r3, r3, #31
 8000326:	1ad3      	subs	r3, r2, r3
 8000328:	4a13      	ldr	r2, [pc, #76]	; (8000378 <fsm_automatic_run1+0xdc>)
 800032a:	6013      	str	r3, [r2, #0]
			break;
 800032c:	e017      	b.n	800035e <fsm_automatic_run1+0xc2>
			toogleYellow();
 800032e:	f7ff ff35 	bl	800019c <toogleYellow>
			if(timer==STOP){
 8000332:	4b11      	ldr	r3, [pc, #68]	; (8000378 <fsm_automatic_run1+0xdc>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d113      	bne.n	8000362 <fsm_automatic_run1+0xc6>
				status1 = AUTO_RED;
 800033a:	4b0b      	ldr	r3, [pc, #44]	; (8000368 <fsm_automatic_run1+0xcc>)
 800033c:	2201      	movs	r2, #1
 800033e:	601a      	str	r2, [r3, #0]
				timer=RED_TIME/OneSec;
 8000340:	4b0b      	ldr	r3, [pc, #44]	; (8000370 <fsm_automatic_run1+0xd4>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a0b      	ldr	r2, [pc, #44]	; (8000374 <fsm_automatic_run1+0xd8>)
 8000346:	fb82 1203 	smull	r1, r2, r2, r3
 800034a:	1152      	asrs	r2, r2, #5
 800034c:	17db      	asrs	r3, r3, #31
 800034e:	1ad3      	subs	r3, r2, r3
 8000350:	4a09      	ldr	r2, [pc, #36]	; (8000378 <fsm_automatic_run1+0xdc>)
 8000352:	6013      	str	r3, [r2, #0]
			break;
 8000354:	e005      	b.n	8000362 <fsm_automatic_run1+0xc6>
			break;
 8000356:	bf00      	nop
 8000358:	e004      	b.n	8000364 <fsm_automatic_run1+0xc8>
			break;
 800035a:	bf00      	nop
 800035c:	e002      	b.n	8000364 <fsm_automatic_run1+0xc8>
			break;
 800035e:	bf00      	nop
 8000360:	e000      	b.n	8000364 <fsm_automatic_run1+0xc8>
			break;
 8000362:	bf00      	nop
	}
}
 8000364:	bf00      	nop
 8000366:	bd80      	pop	{r7, pc}
 8000368:	20000000 	.word	0x20000000
 800036c:	01605b22 	.word	0x01605b22
 8000370:	20000010 	.word	0x20000010
 8000374:	51eb851f 	.word	0x51eb851f
 8000378:	200000c4 	.word	0x200000c4
 800037c:	20000014 	.word	0x20000014
 8000380:	20000018 	.word	0x20000018

08000384 <fsm_automatic_run2>:


void fsm_automatic_run2(){
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	switch (status2	) {
 8000388:	4b31      	ldr	r3, [pc, #196]	; (8000450 <fsm_automatic_run2+0xcc>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a31      	ldr	r2, [pc, #196]	; (8000454 <fsm_automatic_run2+0xd0>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d00b      	beq.n	80003aa <fsm_automatic_run2+0x26>
 8000392:	4a30      	ldr	r2, [pc, #192]	; (8000454 <fsm_automatic_run2+0xd0>)
 8000394:	4293      	cmp	r3, r2
 8000396:	dc52      	bgt.n	800043e <fsm_automatic_run2+0xba>
 8000398:	2b03      	cmp	r3, #3
 800039a:	d03c      	beq.n	8000416 <fsm_automatic_run2+0x92>
 800039c:	2b03      	cmp	r3, #3
 800039e:	dc4e      	bgt.n	800043e <fsm_automatic_run2+0xba>
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d010      	beq.n	80003c6 <fsm_automatic_run2+0x42>
 80003a4:	2b02      	cmp	r3, #2
 80003a6:	d022      	beq.n	80003ee <fsm_automatic_run2+0x6a>
				timer2=RED_TIME/OneSec;
			}

			break;
		default:
			break;
 80003a8:	e049      	b.n	800043e <fsm_automatic_run2+0xba>
			status2 = AUTO_GREEN;
 80003aa:	4b29      	ldr	r3, [pc, #164]	; (8000450 <fsm_automatic_run2+0xcc>)
 80003ac:	2202      	movs	r2, #2
 80003ae:	601a      	str	r2, [r3, #0]
			timer2=GREEN_TIME/OneSec;
 80003b0:	4b29      	ldr	r3, [pc, #164]	; (8000458 <fsm_automatic_run2+0xd4>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a29      	ldr	r2, [pc, #164]	; (800045c <fsm_automatic_run2+0xd8>)
 80003b6:	fb82 1203 	smull	r1, r2, r2, r3
 80003ba:	1152      	asrs	r2, r2, #5
 80003bc:	17db      	asrs	r3, r3, #31
 80003be:	1ad3      	subs	r3, r2, r3
 80003c0:	4a27      	ldr	r2, [pc, #156]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003c2:	6013      	str	r3, [r2, #0]
			break;
 80003c4:	e042      	b.n	800044c <fsm_automatic_run2+0xc8>
			toogleRed1();
 80003c6:	f7ff fefd 	bl	80001c4 <toogleRed1>
			if(timer2==STOP){
 80003ca:	4b25      	ldr	r3, [pc, #148]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d137      	bne.n	8000442 <fsm_automatic_run2+0xbe>
				status2 = AUTO_GREEN;
 80003d2:	4b1f      	ldr	r3, [pc, #124]	; (8000450 <fsm_automatic_run2+0xcc>)
 80003d4:	2202      	movs	r2, #2
 80003d6:	601a      	str	r2, [r3, #0]
				timer2=GREEN_TIME/OneSec;
 80003d8:	4b1f      	ldr	r3, [pc, #124]	; (8000458 <fsm_automatic_run2+0xd4>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a1f      	ldr	r2, [pc, #124]	; (800045c <fsm_automatic_run2+0xd8>)
 80003de:	fb82 1203 	smull	r1, r2, r2, r3
 80003e2:	1152      	asrs	r2, r2, #5
 80003e4:	17db      	asrs	r3, r3, #31
 80003e6:	1ad3      	subs	r3, r2, r3
 80003e8:	4a1d      	ldr	r2, [pc, #116]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003ea:	6013      	str	r3, [r2, #0]
			break;
 80003ec:	e029      	b.n	8000442 <fsm_automatic_run2+0xbe>
			toogleGreen1();
 80003ee:	f7ff fef9 	bl	80001e4 <toogleGreen1>
			if(timer2==STOP){
 80003f2:	4b1b      	ldr	r3, [pc, #108]	; (8000460 <fsm_automatic_run2+0xdc>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d125      	bne.n	8000446 <fsm_automatic_run2+0xc2>
				status2 = AUTO_YELLOW;
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <fsm_automatic_run2+0xcc>)
 80003fc:	2203      	movs	r2, #3
 80003fe:	601a      	str	r2, [r3, #0]
				timer2=YELLOW_TIME/OneSec;
 8000400:	4b18      	ldr	r3, [pc, #96]	; (8000464 <fsm_automatic_run2+0xe0>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a15      	ldr	r2, [pc, #84]	; (800045c <fsm_automatic_run2+0xd8>)
 8000406:	fb82 1203 	smull	r1, r2, r2, r3
 800040a:	1152      	asrs	r2, r2, #5
 800040c:	17db      	asrs	r3, r3, #31
 800040e:	1ad3      	subs	r3, r2, r3
 8000410:	4a13      	ldr	r2, [pc, #76]	; (8000460 <fsm_automatic_run2+0xdc>)
 8000412:	6013      	str	r3, [r2, #0]
			break;
 8000414:	e017      	b.n	8000446 <fsm_automatic_run2+0xc2>
			toogleYellow1();
 8000416:	f7ff fef5 	bl	8000204 <toogleYellow1>
			if(timer2==STOP){
 800041a:	4b11      	ldr	r3, [pc, #68]	; (8000460 <fsm_automatic_run2+0xdc>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d113      	bne.n	800044a <fsm_automatic_run2+0xc6>
				status2 = AUTO_RED;
 8000422:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <fsm_automatic_run2+0xcc>)
 8000424:	2201      	movs	r2, #1
 8000426:	601a      	str	r2, [r3, #0]
				timer2=RED_TIME/OneSec;
 8000428:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <fsm_automatic_run2+0xe4>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a0b      	ldr	r2, [pc, #44]	; (800045c <fsm_automatic_run2+0xd8>)
 800042e:	fb82 1203 	smull	r1, r2, r2, r3
 8000432:	1152      	asrs	r2, r2, #5
 8000434:	17db      	asrs	r3, r3, #31
 8000436:	1ad3      	subs	r3, r2, r3
 8000438:	4a09      	ldr	r2, [pc, #36]	; (8000460 <fsm_automatic_run2+0xdc>)
 800043a:	6013      	str	r3, [r2, #0]
			break;
 800043c:	e005      	b.n	800044a <fsm_automatic_run2+0xc6>
			break;
 800043e:	bf00      	nop
 8000440:	e004      	b.n	800044c <fsm_automatic_run2+0xc8>
			break;
 8000442:	bf00      	nop
 8000444:	e002      	b.n	800044c <fsm_automatic_run2+0xc8>
			break;
 8000446:	bf00      	nop
 8000448:	e000      	b.n	800044c <fsm_automatic_run2+0xc8>
			break;
 800044a:	bf00      	nop
	}
}
 800044c:	bf00      	nop
 800044e:	bd80      	pop	{r7, pc}
 8000450:	20000004 	.word	0x20000004
 8000454:	01605b22 	.word	0x01605b22
 8000458:	20000014 	.word	0x20000014
 800045c:	51eb851f 	.word	0x51eb851f
 8000460:	200000c8 	.word	0x200000c8
 8000464:	20000018 	.word	0x20000018
 8000468:	20000010 	.word	0x20000010

0800046c <fsm_p>:
void fsm_p(){
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
	switch (status4) {
 8000470:	4b2a      	ldr	r3, [pc, #168]	; (800051c <fsm_p+0xb0>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a2a      	ldr	r2, [pc, #168]	; (8000520 <fsm_p+0xb4>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d00b      	beq.n	8000492 <fsm_p+0x26>
 800047a:	4a29      	ldr	r2, [pc, #164]	; (8000520 <fsm_p+0xb4>)
 800047c:	4293      	cmp	r3, r2
 800047e:	dc43      	bgt.n	8000508 <fsm_p+0x9c>
 8000480:	2b63      	cmp	r3, #99	; 0x63
 8000482:	d043      	beq.n	800050c <fsm_p+0xa0>
 8000484:	2b63      	cmp	r3, #99	; 0x63
 8000486:	dc3f      	bgt.n	8000508 <fsm_p+0x9c>
 8000488:	2b1f      	cmp	r3, #31
 800048a:	d00d      	beq.n	80004a8 <fsm_p+0x3c>
 800048c:	2b20      	cmp	r3, #32
 800048e:	d025      	beq.n	80004dc <fsm_p+0x70>
			if(timer3==STOP){
				status4=INIT;
			}
			break;
		default:
			break;
 8000490:	e03a      	b.n	8000508 <fsm_p+0x9c>
			status4=Waiting;
 8000492:	4b22      	ldr	r3, [pc, #136]	; (800051c <fsm_p+0xb0>)
 8000494:	2263      	movs	r2, #99	; 0x63
 8000496:	601a      	str	r2, [r3, #0]
			timer3 = 0;
 8000498:	4b22      	ldr	r3, [pc, #136]	; (8000524 <fsm_p+0xb8>)
 800049a:	2200      	movs	r2, #0
 800049c:	601a      	str	r2, [r3, #0]
			offP();
 800049e:	f7ff fee9 	bl	8000274 <offP>
			off_Speaker();
 80004a2:	f000 fd1d 	bl	8000ee0 <off_Speaker>
			break;
 80004a6:	e036      	b.n	8000516 <fsm_p+0xaa>
			redP();
 80004a8:	f7ff febc 	bl	8000224 <redP>
			if(timer3==STOP){
 80004ac:	4b1d      	ldr	r3, [pc, #116]	; (8000524 <fsm_p+0xb8>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	d12d      	bne.n	8000510 <fsm_p+0xa4>
				status4=P_GREEN;
 80004b4:	4b19      	ldr	r3, [pc, #100]	; (800051c <fsm_p+0xb0>)
 80004b6:	2220      	movs	r2, #32
 80004b8:	601a      	str	r2, [r3, #0]
				timer3 = RED_TIME/OneSec-1;
 80004ba:	4b1b      	ldr	r3, [pc, #108]	; (8000528 <fsm_p+0xbc>)
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1b      	ldr	r2, [pc, #108]	; (800052c <fsm_p+0xc0>)
 80004c0:	fb82 1203 	smull	r1, r2, r2, r3
 80004c4:	1152      	asrs	r2, r2, #5
 80004c6:	17db      	asrs	r3, r3, #31
 80004c8:	1ad3      	subs	r3, r2, r3
 80004ca:	3b01      	subs	r3, #1
 80004cc:	4a15      	ldr	r2, [pc, #84]	; (8000524 <fsm_p+0xb8>)
 80004ce:	6013      	str	r3, [r2, #0]
				offP();
 80004d0:	f7ff fed0 	bl	8000274 <offP>
				setTimer3 (1);
 80004d4:	2001      	movs	r0, #1
 80004d6:	f001 fa95 	bl	8001a04 <setTimer3>
			break;
 80004da:	e019      	b.n	8000510 <fsm_p+0xa4>
			greenP();
 80004dc:	f7ff feb6 	bl	800024c <greenP>
			if( timer3_flag == 1) {
 80004e0:	4b13      	ldr	r3, [pc, #76]	; (8000530 <fsm_p+0xc4>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d107      	bne.n	80004f8 <fsm_p+0x8c>
				toogle_Speaker();
 80004e8:	f000 fd0c 	bl	8000f04 <toogle_Speaker>
				setTimer3 (timer3*4) ;
 80004ec:	4b0d      	ldr	r3, [pc, #52]	; (8000524 <fsm_p+0xb8>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	4618      	mov	r0, r3
 80004f4:	f001 fa86 	bl	8001a04 <setTimer3>
			if(timer3==STOP){
 80004f8:	4b0a      	ldr	r3, [pc, #40]	; (8000524 <fsm_p+0xb8>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d109      	bne.n	8000514 <fsm_p+0xa8>
				status4=INIT;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <fsm_p+0xb0>)
 8000502:	4a07      	ldr	r2, [pc, #28]	; (8000520 <fsm_p+0xb4>)
 8000504:	601a      	str	r2, [r3, #0]
			break;
 8000506:	e005      	b.n	8000514 <fsm_p+0xa8>
			break;
 8000508:	bf00      	nop
 800050a:	e004      	b.n	8000516 <fsm_p+0xaa>
			break;
 800050c:	bf00      	nop
 800050e:	e002      	b.n	8000516 <fsm_p+0xaa>
			break;
 8000510:	bf00      	nop
 8000512:	e000      	b.n	8000516 <fsm_p+0xaa>
			break;
 8000514:	bf00      	nop
	}
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	20000008 	.word	0x20000008
 8000520:	01605b22 	.word	0x01605b22
 8000524:	200000cc 	.word	0x200000cc
 8000528:	20000010 	.word	0x20000010
 800052c:	51eb851f 	.word	0x51eb851f
 8000530:	200000e4 	.word	0x200000e4

08000534 <fsm_automatic_run3>:
void fsm_automatic_run3(){
 8000534:	b580      	push	{r7, lr}
 8000536:	af00      	add	r7, sp, #0
	switch (status3	) {
 8000538:	4b90      	ldr	r3, [pc, #576]	; (800077c <fsm_automatic_run3+0x248>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a90      	ldr	r2, [pc, #576]	; (8000780 <fsm_automatic_run3+0x24c>)
 800053e:	4293      	cmp	r3, r2
 8000540:	f000 8103 	beq.w	800074a <fsm_automatic_run3+0x216>
 8000544:	4a8e      	ldr	r2, [pc, #568]	; (8000780 <fsm_automatic_run3+0x24c>)
 8000546:	4293      	cmp	r3, r2
 8000548:	f300 833f 	bgt.w	8000bca <fsm_automatic_run3+0x696>
 800054c:	2b17      	cmp	r3, #23
 800054e:	dc23      	bgt.n	8000598 <fsm_automatic_run3+0x64>
 8000550:	2b0b      	cmp	r3, #11
 8000552:	f2c0 833a 	blt.w	8000bca <fsm_automatic_run3+0x696>
 8000556:	3b0b      	subs	r3, #11
 8000558:	2b0c      	cmp	r3, #12
 800055a:	f200 8336 	bhi.w	8000bca <fsm_automatic_run3+0x696>
 800055e:	a201      	add	r2, pc, #4	; (adr r2, 8000564 <fsm_automatic_run3+0x30>)
 8000560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000564:	080007b5 	.word	0x080007b5
 8000568:	08000899 	.word	0x08000899
 800056c:	0800097d 	.word	0x0800097d
 8000570:	08000bcb 	.word	0x08000bcb
 8000574:	08000bcb 	.word	0x08000bcb
 8000578:	08000bcb 	.word	0x08000bcb
 800057c:	08000bcb 	.word	0x08000bcb
 8000580:	08000bcb 	.word	0x08000bcb
 8000584:	08000bcb 	.word	0x08000bcb
 8000588:	08000bcb 	.word	0x08000bcb
 800058c:	08000a6d 	.word	0x08000a6d
 8000590:	08000adb 	.word	0x08000adb
 8000594:	08000b53 	.word	0x08000b53
 8000598:	2b64      	cmp	r3, #100	; 0x64
 800059a:	f040 8316 	bne.w	8000bca <fsm_automatic_run3+0x696>
		case RUNNING:
			if( timer0_flag == 1) {
 800059e:	4b79      	ldr	r3, [pc, #484]	; (8000784 <fsm_automatic_run3+0x250>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b01      	cmp	r3, #1
 80005a4:	d12d      	bne.n	8000602 <fsm_automatic_run3+0xce>
//				Pri
				Print_Time1(timer);
 80005a6:	4b78      	ldr	r3, [pc, #480]	; (8000788 <fsm_automatic_run3+0x254>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 fc5c 	bl	8000e68 <Print_Time1>
				Print_Time2(timer2);
 80005b0:	4b76      	ldr	r3, [pc, #472]	; (800078c <fsm_automatic_run3+0x258>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fc75 	bl	8000ea4 <Print_Time2>
				timer--;
 80005ba:	4b73      	ldr	r3, [pc, #460]	; (8000788 <fsm_automatic_run3+0x254>)
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	3b01      	subs	r3, #1
 80005c0:	4a71      	ldr	r2, [pc, #452]	; (8000788 <fsm_automatic_run3+0x254>)
 80005c2:	6013      	str	r3, [r2, #0]
				timer2--;
 80005c4:	4b71      	ldr	r3, [pc, #452]	; (800078c <fsm_automatic_run3+0x258>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	3b01      	subs	r3, #1
 80005ca:	4a70      	ldr	r2, [pc, #448]	; (800078c <fsm_automatic_run3+0x258>)
 80005cc:	6013      	str	r3, [r2, #0]
				if(status4==P_RED||status4==P_GREEN){
 80005ce:	4b70      	ldr	r3, [pc, #448]	; (8000790 <fsm_automatic_run3+0x25c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b1f      	cmp	r3, #31
 80005d4:	d003      	beq.n	80005de <fsm_automatic_run3+0xaa>
 80005d6:	4b6e      	ldr	r3, [pc, #440]	; (8000790 <fsm_automatic_run3+0x25c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2b20      	cmp	r3, #32
 80005dc:	d10e      	bne.n	80005fc <fsm_automatic_run3+0xc8>
					Print_Mode(status4);
 80005de:	4b6c      	ldr	r3, [pc, #432]	; (8000790 <fsm_automatic_run3+0x25c>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 fc04 	bl	8000df0 <Print_Mode>
					Print_TimeOut(timer3);
 80005e8:	4b6a      	ldr	r3, [pc, #424]	; (8000794 <fsm_automatic_run3+0x260>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fbe1 	bl	8000db4 <Print_TimeOut>
					timer3--;
 80005f2:	4b68      	ldr	r3, [pc, #416]	; (8000794 <fsm_automatic_run3+0x260>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	3b01      	subs	r3, #1
 80005f8:	4a66      	ldr	r2, [pc, #408]	; (8000794 <fsm_automatic_run3+0x260>)
 80005fa:	6013      	str	r3, [r2, #0]
				}
				setTimer0 (OneSec);
 80005fc:	2064      	movs	r0, #100	; 0x64
 80005fe:	f001 f9ed 	bl	80019dc <setTimer0>
//					Print_HELLO();
				}
			if(button_flag[0]==1){
 8000602:	4b65      	ldr	r3, [pc, #404]	; (8000798 <fsm_automatic_run3+0x264>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d128      	bne.n	800065c <fsm_automatic_run3+0x128>
				button_flag[0]=0;
 800060a:	4b63      	ldr	r3, [pc, #396]	; (8000798 <fsm_automatic_run3+0x264>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
				status1=Waiting;
 8000610:	4b62      	ldr	r3, [pc, #392]	; (800079c <fsm_automatic_run3+0x268>)
 8000612:	2263      	movs	r2, #99	; 0x63
 8000614:	601a      	str	r2, [r3, #0]
				status2=Waiting;
 8000616:	4b62      	ldr	r3, [pc, #392]	; (80007a0 <fsm_automatic_run3+0x26c>)
 8000618:	2263      	movs	r2, #99	; 0x63
 800061a:	601a      	str	r2, [r3, #0]
				status4=Waiting;
 800061c:	4b5c      	ldr	r3, [pc, #368]	; (8000790 <fsm_automatic_run3+0x25c>)
 800061e:	2263      	movs	r2, #99	; 0x63
 8000620:	601a      	str	r2, [r3, #0]
				status3=MAN_RED;
 8000622:	4b56      	ldr	r3, [pc, #344]	; (800077c <fsm_automatic_run3+0x248>)
 8000624:	220b      	movs	r2, #11
 8000626:	601a      	str	r2, [r3, #0]
				setTimer0(OneSec);
 8000628:	2064      	movs	r0, #100	; 0x64
 800062a:	f001 f9d7 	bl	80019dc <setTimer0>
				timer = MAN_RED;
 800062e:	4b56      	ldr	r3, [pc, #344]	; (8000788 <fsm_automatic_run3+0x254>)
 8000630:	220b      	movs	r2, #11
 8000632:	601a      	str	r2, [r3, #0]
				timer2=RED_TIME/OneSec;
 8000634:	4b5b      	ldr	r3, [pc, #364]	; (80007a4 <fsm_automatic_run3+0x270>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a5b      	ldr	r2, [pc, #364]	; (80007a8 <fsm_automatic_run3+0x274>)
 800063a:	fb82 1203 	smull	r1, r2, r2, r3
 800063e:	1152      	asrs	r2, r2, #5
 8000640:	17db      	asrs	r3, r3, #31
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	4a51      	ldr	r2, [pc, #324]	; (800078c <fsm_automatic_run3+0x258>)
 8000646:	6013      	str	r3, [r2, #0]
//				setTimerOut1(TIME_OUT);
				timer3= TIME_OUT/OneSec;
 8000648:	4b58      	ldr	r3, [pc, #352]	; (80007ac <fsm_automatic_run3+0x278>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a56      	ldr	r2, [pc, #344]	; (80007a8 <fsm_automatic_run3+0x274>)
 800064e:	fb82 1203 	smull	r1, r2, r2, r3
 8000652:	1152      	asrs	r2, r2, #5
 8000654:	17db      	asrs	r3, r3, #31
 8000656:	1ad3      	subs	r3, r2, r3
 8000658:	4a4e      	ldr	r2, [pc, #312]	; (8000794 <fsm_automatic_run3+0x260>)
 800065a:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[1]==1)
 800065c:	4b4e      	ldr	r3, [pc, #312]	; (8000798 <fsm_automatic_run3+0x264>)
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d132      	bne.n	80006ca <fsm_automatic_run3+0x196>
			{
				button_flag[1] = 0;
 8000664:	4b4c      	ldr	r3, [pc, #304]	; (8000798 <fsm_automatic_run3+0x264>)
 8000666:	2200      	movs	r2, #0
 8000668:	605a      	str	r2, [r3, #4]
				Print_HELLO();
 800066a:	f000 fb8b 	bl	8000d84 <Print_HELLO>
//				HAL_GPIO_WritePin(GPIOB,ledpa_Pin, GPIO_PIN_RESET);
//				HAL_GPIO_WritePin(GPIOA,ledpb_Pin, GPIO_PIN_SET);
				switch (status1) {
 800066e:	4b4b      	ldr	r3, [pc, #300]	; (800079c <fsm_automatic_run3+0x268>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b03      	cmp	r3, #3
 8000674:	d00a      	beq.n	800068c <fsm_automatic_run3+0x158>
 8000676:	2b03      	cmp	r3, #3
 8000678:	dc10      	bgt.n	800069c <fsm_automatic_run3+0x168>
 800067a:	2b01      	cmp	r3, #1
 800067c:	d002      	beq.n	8000684 <fsm_automatic_run3+0x150>
 800067e:	2b02      	cmp	r3, #2
 8000680:	d008      	beq.n	8000694 <fsm_automatic_run3+0x160>
						break;
					case AUTO_GREEN:
						status3 = HAND_YELLOW;
						break;
					default:
						break;
 8000682:	e00b      	b.n	800069c <fsm_automatic_run3+0x168>
						status3 = HAND_GREEN;
 8000684:	4b3d      	ldr	r3, [pc, #244]	; (800077c <fsm_automatic_run3+0x248>)
 8000686:	2216      	movs	r2, #22
 8000688:	601a      	str	r2, [r3, #0]
						break;
 800068a:	e008      	b.n	800069e <fsm_automatic_run3+0x16a>
						status3 = HAND_RED;
 800068c:	4b3b      	ldr	r3, [pc, #236]	; (800077c <fsm_automatic_run3+0x248>)
 800068e:	2215      	movs	r2, #21
 8000690:	601a      	str	r2, [r3, #0]
						break;
 8000692:	e004      	b.n	800069e <fsm_automatic_run3+0x16a>
						status3 = HAND_YELLOW;
 8000694:	4b39      	ldr	r3, [pc, #228]	; (800077c <fsm_automatic_run3+0x248>)
 8000696:	2217      	movs	r2, #23
 8000698:	601a      	str	r2, [r3, #0]
						break;
 800069a:	e000      	b.n	800069e <fsm_automatic_run3+0x16a>
						break;
 800069c:	bf00      	nop
				}
				setTimer0 (OneSec);
 800069e:	2064      	movs	r0, #100	; 0x64
 80006a0:	f001 f99c 	bl	80019dc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer=TIME_OUT/OneSec;
 80006a4:	4b41      	ldr	r3, [pc, #260]	; (80007ac <fsm_automatic_run3+0x278>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a3f      	ldr	r2, [pc, #252]	; (80007a8 <fsm_automatic_run3+0x274>)
 80006aa:	fb82 1203 	smull	r1, r2, r2, r3
 80006ae:	1152      	asrs	r2, r2, #5
 80006b0:	17db      	asrs	r3, r3, #31
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	4a34      	ldr	r2, [pc, #208]	; (8000788 <fsm_automatic_run3+0x254>)
 80006b6:	6013      	str	r3, [r2, #0]
				status1 = Waiting;
 80006b8:	4b38      	ldr	r3, [pc, #224]	; (800079c <fsm_automatic_run3+0x268>)
 80006ba:	2263      	movs	r2, #99	; 0x63
 80006bc:	601a      	str	r2, [r3, #0]
				status2 = Waiting;
 80006be:	4b38      	ldr	r3, [pc, #224]	; (80007a0 <fsm_automatic_run3+0x26c>)
 80006c0:	2263      	movs	r2, #99	; 0x63
 80006c2:	601a      	str	r2, [r3, #0]
				status4 = Waiting;
 80006c4:	4b32      	ldr	r3, [pc, #200]	; (8000790 <fsm_automatic_run3+0x25c>)
 80006c6:	2263      	movs	r2, #99	; 0x63
 80006c8:	601a      	str	r2, [r3, #0]

			}
			if(button_flag[3]==1){
 80006ca:	4b33      	ldr	r3, [pc, #204]	; (8000798 <fsm_automatic_run3+0x264>)
 80006cc:	68db      	ldr	r3, [r3, #12]
 80006ce:	2b01      	cmp	r3, #1
 80006d0:	f040 827d 	bne.w	8000bce <fsm_automatic_run3+0x69a>
				button_flag[3]=0;
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <fsm_automatic_run3+0x264>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
				if(status1== AUTO_RED){//oke
 80006da:	4b30      	ldr	r3, [pc, #192]	; (800079c <fsm_automatic_run3+0x268>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d109      	bne.n	80006f6 <fsm_automatic_run3+0x1c2>
					status4=P_GREEN;
 80006e2:	4b2b      	ldr	r3, [pc, #172]	; (8000790 <fsm_automatic_run3+0x25c>)
 80006e4:	2220      	movs	r2, #32
 80006e6:	601a      	str	r2, [r3, #0]
//					redP();
//					setTimerOut2(1000);
					setTimer3(OneSec);
 80006e8:	2064      	movs	r0, #100	; 0x64
 80006ea:	f001 f98b 	bl	8001a04 <setTimer3>
					timer3=timer;
 80006ee:	4b26      	ldr	r3, [pc, #152]	; (8000788 <fsm_automatic_run3+0x254>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a28      	ldr	r2, [pc, #160]	; (8000794 <fsm_automatic_run3+0x260>)
 80006f4:	6013      	str	r3, [r2, #0]
				}
				if(status1== AUTO_GREEN){//notoke
 80006f6:	4b29      	ldr	r3, [pc, #164]	; (800079c <fsm_automatic_run3+0x268>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b02      	cmp	r3, #2
 80006fc:	d112      	bne.n	8000724 <fsm_automatic_run3+0x1f0>
					status4=P_RED;
 80006fe:	4b24      	ldr	r3, [pc, #144]	; (8000790 <fsm_automatic_run3+0x25c>)
 8000700:	221f      	movs	r2, #31
 8000702:	601a      	str	r2, [r3, #0]
//					redP();
//					setTimerOut2(timer*100+YELLOW_TIME);
					setTimer3(OneSec);
 8000704:	2064      	movs	r0, #100	; 0x64
 8000706:	f001 f97d 	bl	8001a04 <setTimer3>
					timer3=timer+YELLOW_TIME/OneSec;
 800070a:	4b29      	ldr	r3, [pc, #164]	; (80007b0 <fsm_automatic_run3+0x27c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a26      	ldr	r2, [pc, #152]	; (80007a8 <fsm_automatic_run3+0x274>)
 8000710:	fb82 1203 	smull	r1, r2, r2, r3
 8000714:	1152      	asrs	r2, r2, #5
 8000716:	17db      	asrs	r3, r3, #31
 8000718:	1ad2      	subs	r2, r2, r3
 800071a:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <fsm_automatic_run3+0x254>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4413      	add	r3, r2
 8000720:	4a1c      	ldr	r2, [pc, #112]	; (8000794 <fsm_automatic_run3+0x260>)
 8000722:	6013      	str	r3, [r2, #0]
				}
				if(status1== AUTO_YELLOW){//notoke
 8000724:	4b1d      	ldr	r3, [pc, #116]	; (800079c <fsm_automatic_run3+0x268>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2b03      	cmp	r3, #3
 800072a:	d10b      	bne.n	8000744 <fsm_automatic_run3+0x210>
					status4=P_RED;
 800072c:	4b18      	ldr	r3, [pc, #96]	; (8000790 <fsm_automatic_run3+0x25c>)
 800072e:	221f      	movs	r2, #31
 8000730:	601a      	str	r2, [r3, #0]
					offP();
 8000732:	f7ff fd9f 	bl	8000274 <offP>
//					setTimer2(timer*100);
					setTimer3(OneSec);
 8000736:	2064      	movs	r0, #100	; 0x64
 8000738:	f001 f964 	bl	8001a04 <setTimer3>
					timer3=timer;
 800073c:	4b12      	ldr	r3, [pc, #72]	; (8000788 <fsm_automatic_run3+0x254>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a14      	ldr	r2, [pc, #80]	; (8000794 <fsm_automatic_run3+0x260>)
 8000742:	6013      	str	r3, [r2, #0]
				}
				Print_HELLO();
 8000744:	f000 fb1e 	bl	8000d84 <Print_HELLO>
			}
			break;
 8000748:	e241      	b.n	8000bce <fsm_automatic_run3+0x69a>

		case INIT:
			Print_Mode(INIT);
 800074a:	480d      	ldr	r0, [pc, #52]	; (8000780 <fsm_automatic_run3+0x24c>)
 800074c:	f000 fb50 	bl	8000df0 <Print_Mode>
			Print_ERROR();
 8000750:	f000 fbfa 	bl	8000f48 <Print_ERROR>
//			setTimerOut1(1);
			timer3=0;
 8000754:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <fsm_automatic_run3+0x260>)
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
			setTimer0(OneSec);
 800075a:	2064      	movs	r0, #100	; 0x64
 800075c:	f001 f93e 	bl	80019dc <setTimer0>
			status1=INIT;
 8000760:	4b0e      	ldr	r3, [pc, #56]	; (800079c <fsm_automatic_run3+0x268>)
 8000762:	4a07      	ldr	r2, [pc, #28]	; (8000780 <fsm_automatic_run3+0x24c>)
 8000764:	601a      	str	r2, [r3, #0]
			status2=INIT;
 8000766:	4b0e      	ldr	r3, [pc, #56]	; (80007a0 <fsm_automatic_run3+0x26c>)
 8000768:	4a05      	ldr	r2, [pc, #20]	; (8000780 <fsm_automatic_run3+0x24c>)
 800076a:	601a      	str	r2, [r3, #0]
			status4=INIT;
 800076c:	4b08      	ldr	r3, [pc, #32]	; (8000790 <fsm_automatic_run3+0x25c>)
 800076e:	4a04      	ldr	r2, [pc, #16]	; (8000780 <fsm_automatic_run3+0x24c>)
 8000770:	601a      	str	r2, [r3, #0]
			status3=RUNNING;
 8000772:	4b02      	ldr	r3, [pc, #8]	; (800077c <fsm_automatic_run3+0x248>)
 8000774:	2264      	movs	r2, #100	; 0x64
 8000776:	601a      	str	r2, [r3, #0]



			break;
 8000778:	e230      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
 800077a:	bf00      	nop
 800077c:	2000000c 	.word	0x2000000c
 8000780:	01605b22 	.word	0x01605b22
 8000784:	200000dc 	.word	0x200000dc
 8000788:	200000c4 	.word	0x200000c4
 800078c:	200000c8 	.word	0x200000c8
 8000790:	20000008 	.word	0x20000008
 8000794:	200000cc 	.word	0x200000cc
 8000798:	200000fc 	.word	0x200000fc
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000004 	.word	0x20000004
 80007a4:	20000010 	.word	0x20000010
 80007a8:	51eb851f 	.word	0x51eb851f
 80007ac:	2000001c 	.word	0x2000001c
 80007b0:	20000018 	.word	0x20000018
		case MAN_RED:
			toogleRed();
 80007b4:	f7ff fcca 	bl	800014c <toogleRed>
			toogleRed1();
 80007b8:	f7ff fd04 	bl	80001c4 <toogleRed1>
			if( timer0_flag == 1) {
 80007bc:	4b9f      	ldr	r3, [pc, #636]	; (8000a3c <fsm_automatic_run3+0x508>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d116      	bne.n	80007f2 <fsm_automatic_run3+0x2be>
				Print_Mode(timer);
 80007c4:	4b9e      	ldr	r3, [pc, #632]	; (8000a40 <fsm_automatic_run3+0x50c>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f000 fb11 	bl	8000df0 <Print_Mode>
				Print_Time(timer2);
 80007ce:	4b9d      	ldr	r3, [pc, #628]	; (8000a44 <fsm_automatic_run3+0x510>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f000 fb2a 	bl	8000e2c <Print_Time>
				Print_TimeOut(timer3);
 80007d8:	4b9b      	ldr	r3, [pc, #620]	; (8000a48 <fsm_automatic_run3+0x514>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 fae9 	bl	8000db4 <Print_TimeOut>
				timer3--;
 80007e2:	4b99      	ldr	r3, [pc, #612]	; (8000a48 <fsm_automatic_run3+0x514>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	3b01      	subs	r3, #1
 80007e8:	4a97      	ldr	r2, [pc, #604]	; (8000a48 <fsm_automatic_run3+0x514>)
 80007ea:	6013      	str	r3, [r2, #0]
				setTimer0 (OneSec) ;
 80007ec:	2064      	movs	r0, #100	; 0x64
 80007ee:	f001 f8f5 	bl	80019dc <setTimer0>
				}
			if(timer2>99)timer2=0;
 80007f2:	4b94      	ldr	r3, [pc, #592]	; (8000a44 <fsm_automatic_run3+0x510>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b63      	cmp	r3, #99	; 0x63
 80007f8:	dd02      	ble.n	8000800 <fsm_automatic_run3+0x2cc>
 80007fa:	4b92      	ldr	r3, [pc, #584]	; (8000a44 <fsm_automatic_run3+0x510>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
			RED_TIME=timer2*100;
 8000800:	4b90      	ldr	r3, [pc, #576]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	2264      	movs	r2, #100	; 0x64
 8000806:	fb02 f303 	mul.w	r3, r2, r3
 800080a:	4a90      	ldr	r2, [pc, #576]	; (8000a4c <fsm_automatic_run3+0x518>)
 800080c:	6013      	str	r3, [r2, #0]
			if(button_flag[0]==1){
 800080e:	4b90      	ldr	r3, [pc, #576]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d11f      	bne.n	8000856 <fsm_automatic_run3+0x322>
				button_flag[0]=0;
 8000816:	4b8e      	ldr	r3, [pc, #568]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
				timer2=GREEN_TIME/OneSec;
 800081c:	4b8d      	ldr	r3, [pc, #564]	; (8000a54 <fsm_automatic_run3+0x520>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a8d      	ldr	r2, [pc, #564]	; (8000a58 <fsm_automatic_run3+0x524>)
 8000822:	fb82 1203 	smull	r1, r2, r2, r3
 8000826:	1152      	asrs	r2, r2, #5
 8000828:	17db      	asrs	r3, r3, #31
 800082a:	1ad3      	subs	r3, r2, r3
 800082c:	4a85      	ldr	r2, [pc, #532]	; (8000a44 <fsm_automatic_run3+0x510>)
 800082e:	6013      	str	r3, [r2, #0]
				timer = MAN_GREEN;
 8000830:	4b83      	ldr	r3, [pc, #524]	; (8000a40 <fsm_automatic_run3+0x50c>)
 8000832:	220c      	movs	r2, #12
 8000834:	601a      	str	r2, [r3, #0]
				status3=MAN_GREEN;
 8000836:	4b89      	ldr	r3, [pc, #548]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000838:	220c      	movs	r2, #12
 800083a:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 800083c:	2064      	movs	r0, #100	; 0x64
 800083e:	f001 f8cd 	bl	80019dc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer3= TIME_OUT/OneSec;
 8000842:	4b87      	ldr	r3, [pc, #540]	; (8000a60 <fsm_automatic_run3+0x52c>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4a84      	ldr	r2, [pc, #528]	; (8000a58 <fsm_automatic_run3+0x524>)
 8000848:	fb82 1203 	smull	r1, r2, r2, r3
 800084c:	1152      	asrs	r2, r2, #5
 800084e:	17db      	asrs	r3, r3, #31
 8000850:	1ad3      	subs	r3, r2, r3
 8000852:	4a7d      	ldr	r2, [pc, #500]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000854:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[1]==1){
 8000856:	4b7e      	ldr	r3, [pc, #504]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	2b01      	cmp	r3, #1
 800085c:	d107      	bne.n	800086e <fsm_automatic_run3+0x33a>
				button_flag[1]=0;
 800085e:	4b7c      	ldr	r3, [pc, #496]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000860:	2200      	movs	r2, #0
 8000862:	605a      	str	r2, [r3, #4]
				timer2++;
 8000864:	4b77      	ldr	r3, [pc, #476]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	4a76      	ldr	r2, [pc, #472]	; (8000a44 <fsm_automatic_run3+0x510>)
 800086c:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[2]==1){
 800086e:	4b78      	ldr	r3, [pc, #480]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	2b01      	cmp	r3, #1
 8000874:	d107      	bne.n	8000886 <fsm_automatic_run3+0x352>
				button_flag[2]=0;
 8000876:	4b76      	ldr	r3, [pc, #472]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
				timer2--;
 800087c:	4b71      	ldr	r3, [pc, #452]	; (8000a44 <fsm_automatic_run3+0x510>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	3b01      	subs	r3, #1
 8000882:	4a70      	ldr	r2, [pc, #448]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000884:	6013      	str	r3, [r2, #0]
			}
			if(timer3==STOP){
 8000886:	4b70      	ldr	r3, [pc, #448]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b00      	cmp	r3, #0
 800088c:	f040 81a1 	bne.w	8000bd2 <fsm_automatic_run3+0x69e>
				status3=INIT;
 8000890:	4b72      	ldr	r3, [pc, #456]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000892:	4a74      	ldr	r2, [pc, #464]	; (8000a64 <fsm_automatic_run3+0x530>)
 8000894:	601a      	str	r2, [r3, #0]
			}
			break;
 8000896:	e19c      	b.n	8000bd2 <fsm_automatic_run3+0x69e>
		case MAN_GREEN:

			if( timer0_flag == 1) {
 8000898:	4b68      	ldr	r3, [pc, #416]	; (8000a3c <fsm_automatic_run3+0x508>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2b01      	cmp	r3, #1
 800089e:	d116      	bne.n	80008ce <fsm_automatic_run3+0x39a>
				Print_Mode(timer);
 80008a0:	4b67      	ldr	r3, [pc, #412]	; (8000a40 <fsm_automatic_run3+0x50c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f000 faa3 	bl	8000df0 <Print_Mode>
				Print_Time(timer2);
 80008aa:	4b66      	ldr	r3, [pc, #408]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 fabc 	bl	8000e2c <Print_Time>
				Print_TimeOut(timer3);
 80008b4:	4b64      	ldr	r3, [pc, #400]	; (8000a48 <fsm_automatic_run3+0x514>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 fa7b 	bl	8000db4 <Print_TimeOut>
				timer3--;
 80008be:	4b62      	ldr	r3, [pc, #392]	; (8000a48 <fsm_automatic_run3+0x514>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	4a60      	ldr	r2, [pc, #384]	; (8000a48 <fsm_automatic_run3+0x514>)
 80008c6:	6013      	str	r3, [r2, #0]
				setTimer0 (OneSec) ;
 80008c8:	2064      	movs	r0, #100	; 0x64
 80008ca:	f001 f887 	bl	80019dc <setTimer0>
				}
			toogleGreen();
 80008ce:	f7ff fc51 	bl	8000174 <toogleGreen>
			toogleGreen1();
 80008d2:	f7ff fc87 	bl	80001e4 <toogleGreen1>
			if(timer2>99)timer2=0;
 80008d6:	4b5b      	ldr	r3, [pc, #364]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	2b63      	cmp	r3, #99	; 0x63
 80008dc:	dd02      	ble.n	80008e4 <fsm_automatic_run3+0x3b0>
 80008de:	4b59      	ldr	r3, [pc, #356]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]

			GREEN_TIME=timer2*100;
 80008e4:	4b57      	ldr	r3, [pc, #348]	; (8000a44 <fsm_automatic_run3+0x510>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2264      	movs	r2, #100	; 0x64
 80008ea:	fb02 f303 	mul.w	r3, r2, r3
 80008ee:	4a59      	ldr	r2, [pc, #356]	; (8000a54 <fsm_automatic_run3+0x520>)
 80008f0:	6013      	str	r3, [r2, #0]
			if(button_flag[0]==1){
 80008f2:	4b57      	ldr	r3, [pc, #348]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d11f      	bne.n	800093a <fsm_automatic_run3+0x406>
				button_flag[0]=0;
 80008fa:	4b55      	ldr	r3, [pc, #340]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
				timer2=YELLOW_TIME/OneSec;
 8000900:	4b59      	ldr	r3, [pc, #356]	; (8000a68 <fsm_automatic_run3+0x534>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a54      	ldr	r2, [pc, #336]	; (8000a58 <fsm_automatic_run3+0x524>)
 8000906:	fb82 1203 	smull	r1, r2, r2, r3
 800090a:	1152      	asrs	r2, r2, #5
 800090c:	17db      	asrs	r3, r3, #31
 800090e:	1ad3      	subs	r3, r2, r3
 8000910:	4a4c      	ldr	r2, [pc, #304]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000912:	6013      	str	r3, [r2, #0]
				status3=MAN_YELLOW;
 8000914:	4b51      	ldr	r3, [pc, #324]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000916:	220d      	movs	r2, #13
 8000918:	601a      	str	r2, [r3, #0]
				timer = MAN_YELLOW;
 800091a:	4b49      	ldr	r3, [pc, #292]	; (8000a40 <fsm_automatic_run3+0x50c>)
 800091c:	220d      	movs	r2, #13
 800091e:	601a      	str	r2, [r3, #0]
				setTimer0(OneSec);
 8000920:	2064      	movs	r0, #100	; 0x64
 8000922:	f001 f85b 	bl	80019dc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer3= TIME_OUT/OneSec;
 8000926:	4b4e      	ldr	r3, [pc, #312]	; (8000a60 <fsm_automatic_run3+0x52c>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a4b      	ldr	r2, [pc, #300]	; (8000a58 <fsm_automatic_run3+0x524>)
 800092c:	fb82 1203 	smull	r1, r2, r2, r3
 8000930:	1152      	asrs	r2, r2, #5
 8000932:	17db      	asrs	r3, r3, #31
 8000934:	1ad3      	subs	r3, r2, r3
 8000936:	4a44      	ldr	r2, [pc, #272]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000938:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[1]==1){
 800093a:	4b45      	ldr	r3, [pc, #276]	; (8000a50 <fsm_automatic_run3+0x51c>)
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	2b01      	cmp	r3, #1
 8000940:	d107      	bne.n	8000952 <fsm_automatic_run3+0x41e>
				button_flag[1]=0;
 8000942:	4b43      	ldr	r3, [pc, #268]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000944:	2200      	movs	r2, #0
 8000946:	605a      	str	r2, [r3, #4]
				timer2++;
 8000948:	4b3e      	ldr	r3, [pc, #248]	; (8000a44 <fsm_automatic_run3+0x510>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	3301      	adds	r3, #1
 800094e:	4a3d      	ldr	r2, [pc, #244]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000950:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[2]==1){
 8000952:	4b3f      	ldr	r3, [pc, #252]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000954:	689b      	ldr	r3, [r3, #8]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d107      	bne.n	800096a <fsm_automatic_run3+0x436>
				button_flag[2]=0;
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <fsm_automatic_run3+0x51c>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
				timer2--;
 8000960:	4b38      	ldr	r3, [pc, #224]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	3b01      	subs	r3, #1
 8000966:	4a37      	ldr	r2, [pc, #220]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000968:	6013      	str	r3, [r2, #0]
			}
			if(timer3==STOP){
 800096a:	4b37      	ldr	r3, [pc, #220]	; (8000a48 <fsm_automatic_run3+0x514>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2b00      	cmp	r3, #0
 8000970:	f040 8131 	bne.w	8000bd6 <fsm_automatic_run3+0x6a2>
				status3=INIT;
 8000974:	4b39      	ldr	r3, [pc, #228]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000976:	4a3b      	ldr	r2, [pc, #236]	; (8000a64 <fsm_automatic_run3+0x530>)
 8000978:	601a      	str	r2, [r3, #0]
			}

			break;
 800097a:	e12c      	b.n	8000bd6 <fsm_automatic_run3+0x6a2>
		case MAN_YELLOW:
			if( timer0_flag == 1) {
 800097c:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <fsm_automatic_run3+0x508>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d116      	bne.n	80009b2 <fsm_automatic_run3+0x47e>
				Print_Mode(timer);
 8000984:	4b2e      	ldr	r3, [pc, #184]	; (8000a40 <fsm_automatic_run3+0x50c>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f000 fa31 	bl	8000df0 <Print_Mode>
				Print_Time(timer2);
 800098e:	4b2d      	ldr	r3, [pc, #180]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4618      	mov	r0, r3
 8000994:	f000 fa4a 	bl	8000e2c <Print_Time>
				Print_TimeOut(timer3);
 8000998:	4b2b      	ldr	r3, [pc, #172]	; (8000a48 <fsm_automatic_run3+0x514>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4618      	mov	r0, r3
 800099e:	f000 fa09 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 80009a2:	2064      	movs	r0, #100	; 0x64
 80009a4:	f001 f81a 	bl	80019dc <setTimer0>
				timer3--;
 80009a8:	4b27      	ldr	r3, [pc, #156]	; (8000a48 <fsm_automatic_run3+0x514>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	4a26      	ldr	r2, [pc, #152]	; (8000a48 <fsm_automatic_run3+0x514>)
 80009b0:	6013      	str	r3, [r2, #0]
				}
			toogleYellow();
 80009b2:	f7ff fbf3 	bl	800019c <toogleYellow>
			toogleYellow1();
 80009b6:	f7ff fc25 	bl	8000204 <toogleYellow1>
			if(timer2>99)timer2=3;
 80009ba:	4b22      	ldr	r3, [pc, #136]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b63      	cmp	r3, #99	; 0x63
 80009c0:	dd02      	ble.n	80009c8 <fsm_automatic_run3+0x494>
 80009c2:	4b20      	ldr	r3, [pc, #128]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009c4:	2203      	movs	r2, #3
 80009c6:	601a      	str	r2, [r3, #0]
			if(timer2<3)timer2=3;
 80009c8:	4b1e      	ldr	r3, [pc, #120]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	2b02      	cmp	r3, #2
 80009ce:	dc02      	bgt.n	80009d6 <fsm_automatic_run3+0x4a2>
 80009d0:	4b1c      	ldr	r3, [pc, #112]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009d2:	2203      	movs	r2, #3
 80009d4:	601a      	str	r2, [r3, #0]
			YELLOW_TIME=timer2*100;
 80009d6:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <fsm_automatic_run3+0x510>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2264      	movs	r2, #100	; 0x64
 80009dc:	fb02 f303 	mul.w	r3, r2, r3
 80009e0:	4a21      	ldr	r2, [pc, #132]	; (8000a68 <fsm_automatic_run3+0x534>)
 80009e2:	6013      	str	r3, [r2, #0]
			if(button_flag[0]==1){
 80009e4:	4b1a      	ldr	r3, [pc, #104]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d105      	bne.n	80009f8 <fsm_automatic_run3+0x4c4>
				button_flag[0]=0;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
				status3=INIT;
 80009f2:	4b1a      	ldr	r3, [pc, #104]	; (8000a5c <fsm_automatic_run3+0x528>)
 80009f4:	4a1b      	ldr	r2, [pc, #108]	; (8000a64 <fsm_automatic_run3+0x530>)
 80009f6:	601a      	str	r2, [r3, #0]
			}
			if(button_flag[1]==1){
 80009f8:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <fsm_automatic_run3+0x51c>)
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d107      	bne.n	8000a10 <fsm_automatic_run3+0x4dc>
				button_flag[1]=0;
 8000a00:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	605a      	str	r2, [r3, #4]
				timer2++;
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a0e:	6013      	str	r3, [r2, #0]
			}
			if(button_flag[2]==1){
 8000a10:	4b0f      	ldr	r3, [pc, #60]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000a12:	689b      	ldr	r3, [r3, #8]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d107      	bne.n	8000a28 <fsm_automatic_run3+0x4f4>
				button_flag[2]=0;
 8000a18:	4b0d      	ldr	r3, [pc, #52]	; (8000a50 <fsm_automatic_run3+0x51c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
				timer2--;
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	3b01      	subs	r3, #1
 8000a24:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <fsm_automatic_run3+0x510>)
 8000a26:	6013      	str	r3, [r2, #0]
			}
			if(timer3==STOP){
 8000a28:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <fsm_automatic_run3+0x514>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	f040 80d4 	bne.w	8000bda <fsm_automatic_run3+0x6a6>
				status3=INIT;
 8000a32:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <fsm_automatic_run3+0x528>)
 8000a34:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <fsm_automatic_run3+0x530>)
 8000a36:	601a      	str	r2, [r3, #0]
			}
			break;
 8000a38:	e0cf      	b.n	8000bda <fsm_automatic_run3+0x6a6>
 8000a3a:	bf00      	nop
 8000a3c:	200000dc 	.word	0x200000dc
 8000a40:	200000c4 	.word	0x200000c4
 8000a44:	200000c8 	.word	0x200000c8
 8000a48:	200000cc 	.word	0x200000cc
 8000a4c:	20000010 	.word	0x20000010
 8000a50:	200000fc 	.word	0x200000fc
 8000a54:	20000014 	.word	0x20000014
 8000a58:	51eb851f 	.word	0x51eb851f
 8000a5c:	2000000c 	.word	0x2000000c
 8000a60:	2000001c 	.word	0x2000001c
 8000a64:	01605b22 	.word	0x01605b22
 8000a68:	20000018 	.word	0x20000018
		case HAND_RED:
			if(timer0_flag == 1) {
 8000a6c:	4b5c      	ldr	r3, [pc, #368]	; (8000be0 <fsm_automatic_run3+0x6ac>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d10f      	bne.n	8000a94 <fsm_automatic_run3+0x560>
				timer--;
 8000a74:	4b5b      	ldr	r3, [pc, #364]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	4a5a      	ldr	r2, [pc, #360]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000a7c:	6013      	str	r3, [r2, #0]
				Print_Mode(HAND_RED);
 8000a7e:	2015      	movs	r0, #21
 8000a80:	f000 f9b6 	bl	8000df0 <Print_Mode>
				Print_TimeOut(timer);
 8000a84:	4b57      	ldr	r3, [pc, #348]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f000 f993 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 8000a8e:	2064      	movs	r0, #100	; 0x64
 8000a90:	f000 ffa4 	bl	80019dc <setTimer0>
			}

			if(button_flag[1]==1){
 8000a94:	4b54      	ldr	r3, [pc, #336]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d112      	bne.n	8000ac2 <fsm_automatic_run3+0x58e>
				button_flag[1]=0;
 8000a9c:	4b52      	ldr	r3, [pc, #328]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	605a      	str	r2, [r3, #4]
				status3=HAND_GREEN;
 8000aa2:	4b52      	ldr	r3, [pc, #328]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000aa4:	2216      	movs	r2, #22
 8000aa6:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 8000aa8:	2064      	movs	r0, #100	; 0x64
 8000aaa:	f000 ff97 	bl	80019dc <setTimer0>
//				setTimerOut1(TIME_OUT);
				timer=TIME_OUT/OneSec;
 8000aae:	4b50      	ldr	r3, [pc, #320]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a50      	ldr	r2, [pc, #320]	; (8000bf4 <fsm_automatic_run3+0x6c0>)
 8000ab4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ab8:	1152      	asrs	r2, r2, #5
 8000aba:	17db      	asrs	r3, r3, #31
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	4a49      	ldr	r2, [pc, #292]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000ac0:	6013      	str	r3, [r2, #0]
			}
			if(timer==STOP){
 8000ac2:	4b48      	ldr	r3, [pc, #288]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d102      	bne.n	8000ad0 <fsm_automatic_run3+0x59c>
				status3=INIT;
 8000aca:	4b48      	ldr	r3, [pc, #288]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000acc:	4a4a      	ldr	r2, [pc, #296]	; (8000bf8 <fsm_automatic_run3+0x6c4>)
 8000ace:	601a      	str	r2, [r3, #0]
			}
			 toogleGreen1();
 8000ad0:	f7ff fb88 	bl	80001e4 <toogleGreen1>
			 toogleRed();
 8000ad4:	f7ff fb3a 	bl	800014c <toogleRed>
			break;
 8000ad8:	e080      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
		case HAND_GREEN:

			if(timer0_flag == 1) {
 8000ada:	4b41      	ldr	r3, [pc, #260]	; (8000be0 <fsm_automatic_run3+0x6ac>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d10f      	bne.n	8000b02 <fsm_automatic_run3+0x5ce>
				timer--;
 8000ae2:	4b40      	ldr	r3, [pc, #256]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	4a3e      	ldr	r2, [pc, #248]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000aea:	6013      	str	r3, [r2, #0]
				Print_Mode(HAND_GREEN);
 8000aec:	2016      	movs	r0, #22
 8000aee:	f000 f97f 	bl	8000df0 <Print_Mode>
				Print_TimeOut(timer);
 8000af2:	4b3c      	ldr	r3, [pc, #240]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 f95c 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 8000afc:	2064      	movs	r0, #100	; 0x64
 8000afe:	f000 ff6d 	bl	80019dc <setTimer0>
				}

			if(button_flag[1]==1){
 8000b02:	4b39      	ldr	r3, [pc, #228]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d117      	bne.n	8000b3a <fsm_automatic_run3+0x606>
				button_flag[1]=0;
 8000b0a:	4b37      	ldr	r3, [pc, #220]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	605a      	str	r2, [r3, #4]
				status3=HAND_YELLOW;
 8000b10:	4b36      	ldr	r3, [pc, #216]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000b12:	2217      	movs	r2, #23
 8000b14:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 8000b16:	2064      	movs	r0, #100	; 0x64
 8000b18:	f000 ff60 	bl	80019dc <setTimer0>
				setTimerOut1(TIME_OUT);
 8000b1c:	4b34      	ldr	r3, [pc, #208]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f000 ff83 	bl	8001a2c <setTimerOut1>
				timer=TIME_OUT/OneSec;
 8000b26:	4b32      	ldr	r3, [pc, #200]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a32      	ldr	r2, [pc, #200]	; (8000bf4 <fsm_automatic_run3+0x6c0>)
 8000b2c:	fb82 1203 	smull	r1, r2, r2, r3
 8000b30:	1152      	asrs	r2, r2, #5
 8000b32:	17db      	asrs	r3, r3, #31
 8000b34:	1ad3      	subs	r3, r2, r3
 8000b36:	4a2b      	ldr	r2, [pc, #172]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b38:	6013      	str	r3, [r2, #0]
			}
			if(timer==STOP){
 8000b3a:	4b2a      	ldr	r3, [pc, #168]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d102      	bne.n	8000b48 <fsm_automatic_run3+0x614>
				status3=INIT;
 8000b42:	4b2a      	ldr	r3, [pc, #168]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000b44:	4a2c      	ldr	r2, [pc, #176]	; (8000bf8 <fsm_automatic_run3+0x6c4>)
 8000b46:	601a      	str	r2, [r3, #0]
			}
			toogleRed1();
 8000b48:	f7ff fb3c 	bl	80001c4 <toogleRed1>
			toogleGreen();
 8000b4c:	f7ff fb12 	bl	8000174 <toogleGreen>
			break;
 8000b50:	e044      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
		case HAND_YELLOW:
			if(timer0_flag == 1) {
 8000b52:	4b23      	ldr	r3, [pc, #140]	; (8000be0 <fsm_automatic_run3+0x6ac>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d10f      	bne.n	8000b7a <fsm_automatic_run3+0x646>
				timer--;
 8000b5a:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	4a20      	ldr	r2, [pc, #128]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b62:	6013      	str	r3, [r2, #0]
				Print_Mode(HAND_YELLOW);
 8000b64:	2017      	movs	r0, #23
 8000b66:	f000 f943 	bl	8000df0 <Print_Mode>
				Print_TimeOut(timer);
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 f920 	bl	8000db4 <Print_TimeOut>
				setTimer0 (OneSec) ;
 8000b74:	2064      	movs	r0, #100	; 0x64
 8000b76:	f000 ff31 	bl	80019dc <setTimer0>
				}
			if(button_flag[1]==1){
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	2b01      	cmp	r3, #1
 8000b80:	d117      	bne.n	8000bb2 <fsm_automatic_run3+0x67e>
				button_flag[1]=0;
 8000b82:	4b19      	ldr	r3, [pc, #100]	; (8000be8 <fsm_automatic_run3+0x6b4>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	605a      	str	r2, [r3, #4]
				status3=HAND_RED;
 8000b88:	4b18      	ldr	r3, [pc, #96]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000b8a:	2215      	movs	r2, #21
 8000b8c:	601a      	str	r2, [r3, #0]
				setTimer0 (OneSec);
 8000b8e:	2064      	movs	r0, #100	; 0x64
 8000b90:	f000 ff24 	bl	80019dc <setTimer0>
				setTimerOut1(TIME_OUT);
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f000 ff47 	bl	8001a2c <setTimerOut1>
				timer=TIME_OUT/OneSec;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <fsm_automatic_run3+0x6bc>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a14      	ldr	r2, [pc, #80]	; (8000bf4 <fsm_automatic_run3+0x6c0>)
 8000ba4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ba8:	1152      	asrs	r2, r2, #5
 8000baa:	17db      	asrs	r3, r3, #31
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000bb0:	6013      	str	r3, [r2, #0]
			}
			if(timer==STOP){
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <fsm_automatic_run3+0x6b0>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d102      	bne.n	8000bc0 <fsm_automatic_run3+0x68c>
				status3=INIT;
 8000bba:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <fsm_automatic_run3+0x6b8>)
 8000bbc:	4a0e      	ldr	r2, [pc, #56]	; (8000bf8 <fsm_automatic_run3+0x6c4>)
 8000bbe:	601a      	str	r2, [r3, #0]
			}
			toogleRed1();
 8000bc0:	f7ff fb00 	bl	80001c4 <toogleRed1>
			toogleYellow();
 8000bc4:	f7ff faea 	bl	800019c <toogleYellow>
			break;
 8000bc8:	e008      	b.n	8000bdc <fsm_automatic_run3+0x6a8>

		default:
			break;
 8000bca:	bf00      	nop
 8000bcc:	e006      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bce:	bf00      	nop
 8000bd0:	e004      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bd2:	bf00      	nop
 8000bd4:	e002      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bd6:	bf00      	nop
 8000bd8:	e000      	b.n	8000bdc <fsm_automatic_run3+0x6a8>
			break;
 8000bda:	bf00      	nop
	}
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200000dc 	.word	0x200000dc
 8000be4:	200000c4 	.word	0x200000c4
 8000be8:	200000fc 	.word	0x200000fc
 8000bec:	2000000c 	.word	0x2000000c
 8000bf0:	2000001c 	.word	0x2000001c
 8000bf4:	51eb851f 	.word	0x51eb851f
 8000bf8:	01605b22 	.word	0x01605b22

08000bfc <subkeyProcess>:

//unsigned char is_button_pressed_1s()


void subkeyProcess(unsigned char i)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
	button_flag[i] = 1;
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <subkeyProcess+0x20>)
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	200000fc 	.word	0x200000fc

08000c20 <button_reading>:
void button_reading()
{
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 8000c26:	2300      	movs	r3, #0
 8000c28:	71fb      	strb	r3, [r7, #7]
 8000c2a:	e093      	b.n	8000d54 <button_reading+0x134>
	{
		debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 8000c2c:	79fa      	ldrb	r2, [r7, #7]
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	494d      	ldr	r1, [pc, #308]	; (8000d68 <button_reading+0x148>)
 8000c32:	5c89      	ldrb	r1, [r1, r2]
 8000c34:	4a4d      	ldr	r2, [pc, #308]	; (8000d6c <button_reading+0x14c>)
 8000c36:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 8000c38:	79fa      	ldrb	r2, [r7, #7]
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	494c      	ldr	r1, [pc, #304]	; (8000d70 <button_reading+0x150>)
 8000c3e:	5c89      	ldrb	r1, [r1, r2]
 8000c40:	4a49      	ldr	r2, [pc, #292]	; (8000d68 <button_reading+0x148>)
 8000c42:	54d1      	strb	r1, [r2, r3]
		switch (i)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	2b03      	cmp	r3, #3
 8000c48:	d832      	bhi.n	8000cb0 <button_reading+0x90>
 8000c4a:	a201      	add	r2, pc, #4	; (adr r2, 8000c50 <button_reading+0x30>)
 8000c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c50:	08000c61 	.word	0x08000c61
 8000c54:	08000c75 	.word	0x08000c75
 8000c58:	08000c89 	.word	0x08000c89
 8000c5c:	08000c9d 	.word	0x08000c9d
		{
			case 0:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_1_GPIO_Port, button_1_Pin);
 8000c60:	79fc      	ldrb	r4, [r7, #7]
 8000c62:	2102      	movs	r1, #2
 8000c64:	4843      	ldr	r0, [pc, #268]	; (8000d74 <button_reading+0x154>)
 8000c66:	f001 fae9 	bl	800223c <HAL_GPIO_ReadPin>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4b40      	ldr	r3, [pc, #256]	; (8000d70 <button_reading+0x150>)
 8000c70:	551a      	strb	r2, [r3, r4]
				break;
 8000c72:	e022      	b.n	8000cba <button_reading+0x9a>
			case 1:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_2_GPIO_Port, button_2_Pin);
 8000c74:	79fc      	ldrb	r4, [r7, #7]
 8000c76:	2120      	movs	r1, #32
 8000c78:	483e      	ldr	r0, [pc, #248]	; (8000d74 <button_reading+0x154>)
 8000c7a:	f001 fadf 	bl	800223c <HAL_GPIO_ReadPin>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	461a      	mov	r2, r3
 8000c82:	4b3b      	ldr	r3, [pc, #236]	; (8000d70 <button_reading+0x150>)
 8000c84:	551a      	strb	r2, [r3, r4]
				break;
 8000c86:	e018      	b.n	8000cba <button_reading+0x9a>
			case 2:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_3_GPIO_Port, button_3_Pin);
 8000c88:	79fc      	ldrb	r4, [r7, #7]
 8000c8a:	2101      	movs	r1, #1
 8000c8c:	483a      	ldr	r0, [pc, #232]	; (8000d78 <button_reading+0x158>)
 8000c8e:	f001 fad5 	bl	800223c <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	461a      	mov	r2, r3
 8000c96:	4b36      	ldr	r3, [pc, #216]	; (8000d70 <button_reading+0x150>)
 8000c98:	551a      	strb	r2, [r3, r4]
				break;
 8000c9a:	e00e      	b.n	8000cba <button_reading+0x9a>
			case 3:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_p_GPIO_Port, button_p_Pin);
 8000c9c:	79fc      	ldrb	r4, [r7, #7]
 8000c9e:	2102      	movs	r1, #2
 8000ca0:	4835      	ldr	r0, [pc, #212]	; (8000d78 <button_reading+0x158>)
 8000ca2:	f001 facb 	bl	800223c <HAL_GPIO_ReadPin>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	461a      	mov	r2, r3
 8000caa:	4b31      	ldr	r3, [pc, #196]	; (8000d70 <button_reading+0x150>)
 8000cac:	551a      	strb	r2, [r3, r4]
				break;
 8000cae:	e004      	b.n	8000cba <button_reading+0x9a>
			default:
				debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	4a2f      	ldr	r2, [pc, #188]	; (8000d70 <button_reading+0x150>)
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	54d1      	strb	r1, [r2, r3]
				break;
 8000cb8:	bf00      	nop
		}
		if((debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]))
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	4a2b      	ldr	r2, [pc, #172]	; (8000d6c <button_reading+0x14c>)
 8000cbe:	5cd2      	ldrb	r2, [r2, r3]
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	4929      	ldr	r1, [pc, #164]	; (8000d68 <button_reading+0x148>)
 8000cc4:	5ccb      	ldrb	r3, [r1, r3]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d141      	bne.n	8000d4e <button_reading+0x12e>
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	4a26      	ldr	r2, [pc, #152]	; (8000d68 <button_reading+0x148>)
 8000cce:	5cd2      	ldrb	r2, [r2, r3]
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	4927      	ldr	r1, [pc, #156]	; (8000d70 <button_reading+0x150>)
 8000cd4:	5ccb      	ldrb	r3, [r1, r3]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d139      	bne.n	8000d4e <button_reading+0x12e>
		{
			if(buttonBuffer[i] != debounceButtonBuffer2[i])
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	4a27      	ldr	r2, [pc, #156]	; (8000d7c <button_reading+0x15c>)
 8000cde:	5cd2      	ldrb	r2, [r2, r3]
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	4923      	ldr	r1, [pc, #140]	; (8000d70 <button_reading+0x150>)
 8000ce4:	5ccb      	ldrb	r3, [r1, r3]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d014      	beq.n	8000d14 <button_reading+0xf4>
			{
				buttonBuffer[i] = debounceButtonBuffer2[i];
 8000cea:	79fa      	ldrb	r2, [r7, #7]
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	4920      	ldr	r1, [pc, #128]	; (8000d70 <button_reading+0x150>)
 8000cf0:	5c89      	ldrb	r1, [r1, r2]
 8000cf2:	4a22      	ldr	r2, [pc, #136]	; (8000d7c <button_reading+0x15c>)
 8000cf4:	54d1      	strb	r1, [r2, r3]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	4a20      	ldr	r2, [pc, #128]	; (8000d7c <button_reading+0x15c>)
 8000cfa:	5cd3      	ldrb	r3, [r2, r3]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d126      	bne.n	8000d4e <button_reading+0x12e>
				{
					counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	4a1f      	ldr	r2, [pc, #124]	; (8000d80 <button_reading+0x160>)
 8000d04:	2164      	movs	r1, #100	; 0x64
 8000d06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					subkeyProcess(i);
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff ff75 	bl	8000bfc <subkeyProcess>
 8000d12:	e01c      	b.n	8000d4e <button_reading+0x12e>
				}
			}
			else
			{
				counterForButtonPress1s[i]--;
 8000d14:	79fb      	ldrb	r3, [r7, #7]
 8000d16:	4a1a      	ldr	r2, [pc, #104]	; (8000d80 <button_reading+0x160>)
 8000d18:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000d1c:	3a01      	subs	r2, #1
 8000d1e:	b291      	uxth	r1, r2
 8000d20:	4a17      	ldr	r2, [pc, #92]	; (8000d80 <button_reading+0x160>)
 8000d22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == 0)
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	4a15      	ldr	r2, [pc, #84]	; (8000d80 <button_reading+0x160>)
 8000d2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10d      	bne.n	8000d4e <button_reading+0x12e>
				{
					if(buttonBuffer[i]== BUTTON_IS_PRESSED)
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	4a11      	ldr	r2, [pc, #68]	; (8000d7c <button_reading+0x15c>)
 8000d36:	5cd3      	ldrb	r3, [r2, r3]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d108      	bne.n	8000d4e <button_reading+0x12e>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	4a10      	ldr	r2, [pc, #64]	; (8000d80 <button_reading+0x160>)
 8000d40:	2164      	movs	r1, #100	; 0x64
 8000d42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						subkeyProcess(i);
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff57 	bl	8000bfc <subkeyProcess>
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 8000d4e:	79fb      	ldrb	r3, [r7, #7]
 8000d50:	3301      	adds	r3, #1
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	2b03      	cmp	r3, #3
 8000d58:	f67f af68 	bls.w	8000c2c <button_reading+0xc>
					//buttonBuffer[i] = BUTTON_IS_RELEASED;
				}
			}
		}
	}
}
 8000d5c:	bf00      	nop
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd90      	pop	{r4, r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200000b4 	.word	0x200000b4
 8000d6c:	200000b0 	.word	0x200000b0
 8000d70:	200000b8 	.word	0x200000b8
 8000d74:	40010800 	.word	0x40010800
 8000d78:	40010c00 	.word	0x40010c00
 8000d7c:	200000ac 	.word	0x200000ac
 8000d80:	200000bc 	.word	0x200000bc

08000d84 <Print_HELLO>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
void Print_HELLO()
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b088      	sub	sp, #32
 8000d88:	af00      	add	r7, sp, #0
	char str[30];
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\r"), 1000);
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	4907      	ldr	r1, [pc, #28]	; (8000dac <Print_HELLO+0x28>)
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f003 fa2a 	bl	80041e8 <siprintf>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b29a      	uxth	r2, r3
 8000d98:	4639      	mov	r1, r7
 8000d9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9e:	4804      	ldr	r0, [pc, #16]	; (8000db0 <Print_HELLO+0x2c>)
 8000da0:	f002 fd65 	bl	800386e <HAL_UART_Transmit>
}
 8000da4:	bf00      	nop
 8000da6:	3720      	adds	r7, #32
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	08004a74 	.word	0x08004a74
 8000db0:	200001b0 	.word	0x200001b0

08000db4 <Print_TimeOut>:
//void Toggle_led()
//{
//	HAL_GPIO_TogglePin(GPIOA, Led_1_Pin);
//}
void Print_TimeOut(int abc){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08c      	sub	sp, #48	; 0x30
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "timeout: %d\r", temp), 1000);
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000dc6:	4908      	ldr	r1, [pc, #32]	; (8000de8 <Print_TimeOut+0x34>)
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f003 fa0d 	bl	80041e8 <siprintf>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	f107 010c 	add.w	r1, r7, #12
 8000dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dda:	4804      	ldr	r0, [pc, #16]	; (8000dec <Print_TimeOut+0x38>)
 8000ddc:	f002 fd47 	bl	800386e <HAL_UART_Transmit>
}
 8000de0:	bf00      	nop
 8000de2:	3730      	adds	r7, #48	; 0x30
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	08004a7c 	.word	0x08004a7c
 8000dec:	200001b0 	.word	0x200001b0

08000df0 <Print_Mode>:
	char str[30];
	int temp;
	temp=abc;
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time_P: %d\r", temp), 1000);
}
void Print_Mode(int abc){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08c      	sub	sp, #48	; 0x30
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "Mode: %d\r", temp), 1000);
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e02:	4908      	ldr	r1, [pc, #32]	; (8000e24 <Print_Mode+0x34>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f003 f9ef 	bl	80041e8 <siprintf>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	b29a      	uxth	r2, r3
 8000e0e:	f107 010c 	add.w	r1, r7, #12
 8000e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e16:	4804      	ldr	r0, [pc, #16]	; (8000e28 <Print_Mode+0x38>)
 8000e18:	f002 fd29 	bl	800386e <HAL_UART_Transmit>
}
 8000e1c:	bf00      	nop
 8000e1e:	3730      	adds	r7, #48	; 0x30
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	08004a98 	.word	0x08004a98
 8000e28:	200001b0 	.word	0x200001b0

08000e2c <Print_Time>:
void Print_Time(int abc){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08c      	sub	sp, #48	; 0x30
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time: %d\r", temp), 1000);
 8000e38:	f107 030c 	add.w	r3, r7, #12
 8000e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e3e:	4908      	ldr	r1, [pc, #32]	; (8000e60 <Print_Time+0x34>)
 8000e40:	4618      	mov	r0, r3
 8000e42:	f003 f9d1 	bl	80041e8 <siprintf>
 8000e46:	4603      	mov	r3, r0
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	f107 010c 	add.w	r1, r7, #12
 8000e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e52:	4804      	ldr	r0, [pc, #16]	; (8000e64 <Print_Time+0x38>)
 8000e54:	f002 fd0b 	bl	800386e <HAL_UART_Transmit>
}
 8000e58:	bf00      	nop
 8000e5a:	3730      	adds	r7, #48	; 0x30
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	08004aa4 	.word	0x08004aa4
 8000e64:	200001b0 	.word	0x200001b0

08000e68 <Print_Time1>:
void Print_Time1(int abc){
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08c      	sub	sp, #48	; 0x30
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time_1: %d\r", temp), 1000);
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e7a:	4908      	ldr	r1, [pc, #32]	; (8000e9c <Print_Time1+0x34>)
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f003 f9b3 	bl	80041e8 <siprintf>
 8000e82:	4603      	mov	r3, r0
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	f107 010c 	add.w	r1, r7, #12
 8000e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8e:	4804      	ldr	r0, [pc, #16]	; (8000ea0 <Print_Time1+0x38>)
 8000e90:	f002 fced 	bl	800386e <HAL_UART_Transmit>
}
 8000e94:	bf00      	nop
 8000e96:	3730      	adds	r7, #48	; 0x30
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	08004ab0 	.word	0x08004ab0
 8000ea0:	200001b0 	.word	0x200001b0

08000ea4 <Print_Time2>:
void Print_Time2(int abc){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	; 0x30
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	char str[30];
	int temp;
	temp=abc;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "time_2: %d\r", temp), 1000);
 8000eb0:	f107 030c 	add.w	r3, r7, #12
 8000eb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000eb6:	4908      	ldr	r1, [pc, #32]	; (8000ed8 <Print_Time2+0x34>)
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f003 f995 	bl	80041e8 <siprintf>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	f107 010c 	add.w	r1, r7, #12
 8000ec6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eca:	4804      	ldr	r0, [pc, #16]	; (8000edc <Print_Time2+0x38>)
 8000ecc:	f002 fccf 	bl	800386e <HAL_UART_Transmit>
}
 8000ed0:	bf00      	nop
 8000ed2:	3730      	adds	r7, #48	; 0x30
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	08004abc 	.word	0x08004abc
 8000edc:	200001b0 	.word	0x200001b0

08000ee0 <off_Speaker>:
int speaker = 0;
void off_Speaker(){
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0

		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
 8000ee4:	4b05      	ldr	r3, [pc, #20]	; (8000efc <off_Speaker+0x1c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	635a      	str	r2, [r3, #52]	; 0x34
		speaker = 0;
 8000eec:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <off_Speaker+0x20>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
}
 8000ef2:	bf00      	nop
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bc80      	pop	{r7}
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	20000120 	.word	0x20000120
 8000f00:	200000d0 	.word	0x200000d0

08000f04 <toogle_Speaker>:
void toogle_Speaker(){
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
	if(speaker == 0){
 8000f08:	4b0d      	ldr	r3, [pc, #52]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d108      	bne.n	8000f22 <toogle_Speaker+0x1e>
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,910);
 8000f10:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <toogle_Speaker+0x40>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f240 328e 	movw	r2, #910	; 0x38e
 8000f18:	635a      	str	r2, [r3, #52]	; 0x34
		speaker = 1;
 8000f1a:	4b09      	ldr	r3, [pc, #36]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	601a      	str	r2, [r3, #0]
	}
	else if(speaker == 1){
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
		speaker = 0;
	}
}
 8000f20:	e00a      	b.n	8000f38 <toogle_Speaker+0x34>
	else if(speaker == 1){
 8000f22:	4b07      	ldr	r3, [pc, #28]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d106      	bne.n	8000f38 <toogle_Speaker+0x34>
		__HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
 8000f2a:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <toogle_Speaker+0x40>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	635a      	str	r2, [r3, #52]	; 0x34
		speaker = 0;
 8000f32:	4b03      	ldr	r3, [pc, #12]	; (8000f40 <toogle_Speaker+0x3c>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
}
 8000f38:	bf00      	nop
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bc80      	pop	{r7}
 8000f3e:	4770      	bx	lr
 8000f40:	200000d0 	.word	0x200000d0
 8000f44:	20000120 	.word	0x20000120

08000f48 <Print_ERROR>:
void Print_ERROR(){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
	char str[30];
//	int temp;
//	temp=abc;
	if(RED_TIME!=GREEN_TIME+YELLOW_TIME){
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <Print_ERROR+0x48>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <Print_ERROR+0x4c>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	441a      	add	r2, r3
 8000f58:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <Print_ERROR+0x50>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d013      	beq.n	8000f88 <Print_ERROR+0x40>
		HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "ERROR 1 reset TIME\r"), 1000);
 8000f60:	463b      	mov	r3, r7
 8000f62:	490e      	ldr	r1, [pc, #56]	; (8000f9c <Print_ERROR+0x54>)
 8000f64:	4618      	mov	r0, r3
 8000f66:	f003 f93f 	bl	80041e8 <siprintf>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	4639      	mov	r1, r7
 8000f70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f74:	480a      	ldr	r0, [pc, #40]	; (8000fa0 <Print_ERROR+0x58>)
 8000f76:	f002 fc7a 	bl	800386e <HAL_UART_Transmit>
		RED_TIME = GREEN_TIME + YELLOW_TIME;
 8000f7a:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <Print_ERROR+0x48>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <Print_ERROR+0x4c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4413      	add	r3, r2
 8000f84:	4a04      	ldr	r2, [pc, #16]	; (8000f98 <Print_ERROR+0x50>)
 8000f86:	6013      	str	r3, [r2, #0]
	}
}
 8000f88:	bf00      	nop
 8000f8a:	3720      	adds	r7, #32
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000014 	.word	0x20000014
 8000f94:	20000018 	.word	0x20000018
 8000f98:	20000010 	.word	0x20000010
 8000f9c:	08004ac8 	.word	0x08004ac8
 8000fa0:	200001b0 	.word	0x200001b0

08000fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	Print_HELLO();
 8000fa8:	f7ff feec 	bl	8000d84 <Print_HELLO>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fac:	f000 fdac 	bl	8001b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb0:	f000 f84c 	bl	800104c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init ();
 8000fb4:	f000 f972 	bl	800129c <MX_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb8:	f000 f970 	bl	800129c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fbc:	f000 f882 	bl	80010c4 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000fc0:	f000 f942 	bl	8001248 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000fc4:	f000 f8ca 	bl	800115c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 8000fc8:	4818      	ldr	r0, [pc, #96]	; (800102c <main+0x88>)
 8000fca:	f001 fdd1 	bl	8002b70 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
//  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
//  HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);\char str[30];

//  Print_HELLO();
  SCH_Init();
 8000fce:	f000 f9f3 	bl	80013b8 <SCH_Init>
//  Print_HELLO();
//  SCH_Add_Task(Toggle_led, 10, 500);
//  SCH_Add_Task(Print_HELLO, 10, 1000);
  setTimer0(100);
 8000fd2:	2064      	movs	r0, #100	; 0x64
 8000fd4:	f000 fd02 	bl	80019dc <setTimer0>
//  setTimer1(2);
//  setTimer2(3);
  setTimer3(100);
 8000fd8:	2064      	movs	r0, #100	; 0x64
 8000fda:	f000 fd13 	bl	8001a04 <setTimer3>
//  setTimerOut1(1);
//  setTimerOut1(2);


  SCH_Add_Task(timerRun0, 20, 10);
 8000fde:	220a      	movs	r2, #10
 8000fe0:	2114      	movs	r1, #20
 8000fe2:	4813      	ldr	r0, [pc, #76]	; (8001030 <main+0x8c>)
 8000fe4:	f000 f9f4 	bl	80013d0 <SCH_Add_Task>
//  SCH_Add_Task(timerRun1, 20, 10);
//  SCH_Add_Task(timerRun2, 20, 10);
  SCH_Add_Task(timerRun3, 20, 10);
 8000fe8:	220a      	movs	r2, #10
 8000fea:	2114      	movs	r1, #20
 8000fec:	4811      	ldr	r0, [pc, #68]	; (8001034 <main+0x90>)
 8000fee:	f000 f9ef 	bl	80013d0 <SCH_Add_Task>
//  SCH_Add_Task(timerOut2, 20, 10);


//  SCH_Add_Task(Print_Time, 10, 990);

  SCH_Add_Task(button_reading, 10, 10);
 8000ff2:	220a      	movs	r2, #10
 8000ff4:	210a      	movs	r1, #10
 8000ff6:	4810      	ldr	r0, [pc, #64]	; (8001038 <main+0x94>)
 8000ff8:	f000 f9ea 	bl	80013d0 <SCH_Add_Task>

  SCH_Add_Task(fsm_automatic_run1, 20, 10);
 8000ffc:	220a      	movs	r2, #10
 8000ffe:	2114      	movs	r1, #20
 8001000:	480e      	ldr	r0, [pc, #56]	; (800103c <main+0x98>)
 8001002:	f000 f9e5 	bl	80013d0 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run2, 20, 10);
 8001006:	220a      	movs	r2, #10
 8001008:	2114      	movs	r1, #20
 800100a:	480d      	ldr	r0, [pc, #52]	; (8001040 <main+0x9c>)
 800100c:	f000 f9e0 	bl	80013d0 <SCH_Add_Task>
  SCH_Add_Task(fsm_automatic_run3, 20, 10);
 8001010:	220a      	movs	r2, #10
 8001012:	2114      	movs	r1, #20
 8001014:	480b      	ldr	r0, [pc, #44]	; (8001044 <main+0xa0>)
 8001016:	f000 f9db 	bl	80013d0 <SCH_Add_Task>
  SCH_Add_Task(fsm_p, 20, 10);
 800101a:	220a      	movs	r2, #10
 800101c:	2114      	movs	r1, #20
 800101e:	480a      	ldr	r0, [pc, #40]	; (8001048 <main+0xa4>)
 8001020:	f000 f9d6 	bl	80013d0 <SCH_Add_Task>
  while (1)
  {
//		 fsm_automatic_run1();
//		 fsm_automatic_run2();
//		 fsm_automatic_run3();
	  SCH_Dispatch_Tasks();
 8001024:	f000 fa9a 	bl	800155c <SCH_Dispatch_Tasks>
 8001028:	e7fc      	b.n	8001024 <main+0x80>
 800102a:	bf00      	nop
 800102c:	20000168 	.word	0x20000168
 8001030:	08001a55 	.word	0x08001a55
 8001034:	08001a89 	.word	0x08001a89
 8001038:	08000c21 	.word	0x08000c21
 800103c:	0800029d 	.word	0x0800029d
 8001040:	08000385 	.word	0x08000385
 8001044:	08000535 	.word	0x08000535
 8001048:	0800046d 	.word	0x0800046d

0800104c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b090      	sub	sp, #64	; 0x40
 8001050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001052:	f107 0318 	add.w	r3, r7, #24
 8001056:	2228      	movs	r2, #40	; 0x28
 8001058:	2100      	movs	r1, #0
 800105a:	4618      	mov	r0, r3
 800105c:	f003 f8bc 	bl	80041d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800106e:	2302      	movs	r3, #2
 8001070:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001072:	2301      	movs	r3, #1
 8001074:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001076:	2310      	movs	r3, #16
 8001078:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800107a:	2300      	movs	r3, #0
 800107c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107e:	f107 0318 	add.w	r3, r7, #24
 8001082:	4618      	mov	r0, r3
 8001084:	f001 f90a 	bl	800229c <HAL_RCC_OscConfig>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d001      	beq.n	8001092 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800108e:	f000 f98e 	bl	80013ae <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	230f      	movs	r3, #15
 8001094:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001096:	2300      	movs	r3, #0
 8001098:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800109a:	2300      	movs	r3, #0
 800109c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800109e:	2300      	movs	r3, #0
 80010a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 fb76 	bl	800279c <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010b6:	f000 f97a 	bl	80013ae <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3740      	adds	r7, #64	; 0x40
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d8:	463b      	mov	r3, r7
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e0:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_TIM2_Init+0x94>)
 80010e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <MX_TIM2_Init+0x94>)
 80010ea:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f0:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_TIM2_Init+0x94>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010f6:	4b18      	ldr	r3, [pc, #96]	; (8001158 <MX_TIM2_Init+0x94>)
 80010f8:	2209      	movs	r2, #9
 80010fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010fc:	4b16      	ldr	r3, [pc, #88]	; (8001158 <MX_TIM2_Init+0x94>)
 80010fe:	2200      	movs	r2, #0
 8001100:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001102:	4b15      	ldr	r3, [pc, #84]	; (8001158 <MX_TIM2_Init+0x94>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001108:	4813      	ldr	r0, [pc, #76]	; (8001158 <MX_TIM2_Init+0x94>)
 800110a:	f001 fce1 	bl	8002ad0 <HAL_TIM_Base_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001114:	f000 f94b 	bl	80013ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4619      	mov	r1, r3
 8001124:	480c      	ldr	r0, [pc, #48]	; (8001158 <MX_TIM2_Init+0x94>)
 8001126:	f001 ff8d 	bl	8003044 <HAL_TIM_ConfigClockSource>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001130:	f000 f93d 	bl	80013ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001134:	2300      	movs	r3, #0
 8001136:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800113c:	463b      	mov	r3, r7
 800113e:	4619      	mov	r1, r3
 8001140:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_TIM2_Init+0x94>)
 8001142:	f002 fadd 	bl	8003700 <HAL_TIMEx_MasterConfigSynchronization>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800114c:	f000 f92f 	bl	80013ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001150:	bf00      	nop
 8001152:	3718      	adds	r7, #24
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000168 	.word	0x20000168

0800115c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08e      	sub	sp, #56	; 0x38
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001162:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001170:	f107 0320 	add.w	r3, r7, #32
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
 8001186:	611a      	str	r2, [r3, #16]
 8001188:	615a      	str	r2, [r3, #20]
 800118a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800118c:	4b2c      	ldr	r3, [pc, #176]	; (8001240 <MX_TIM3_Init+0xe4>)
 800118e:	4a2d      	ldr	r2, [pc, #180]	; (8001244 <MX_TIM3_Init+0xe8>)
 8001190:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8001192:	4b2b      	ldr	r3, [pc, #172]	; (8001240 <MX_TIM3_Init+0xe4>)
 8001194:	223f      	movs	r2, #63	; 0x3f
 8001196:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001198:	4b29      	ldr	r3, [pc, #164]	; (8001240 <MX_TIM3_Init+0xe4>)
 800119a:	2200      	movs	r2, #0
 800119c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800119e:	4b28      	ldr	r3, [pc, #160]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80011a4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a6:	4b26      	ldr	r3, [pc, #152]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ac:	4b24      	ldr	r3, [pc, #144]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011b2:	4823      	ldr	r0, [pc, #140]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011b4:	f001 fc8c 	bl	8002ad0 <HAL_TIM_Base_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80011be:	f000 f8f6 	bl	80013ae <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011cc:	4619      	mov	r1, r3
 80011ce:	481c      	ldr	r0, [pc, #112]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011d0:	f001 ff38 	bl	8003044 <HAL_TIM_ConfigClockSource>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80011da:	f000 f8e8 	bl	80013ae <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011de:	4818      	ldr	r0, [pc, #96]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011e0:	f001 fd12 	bl	8002c08 <HAL_TIM_PWM_Init>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011ea:	f000 f8e0 	bl	80013ae <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ee:	2300      	movs	r3, #0
 80011f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011f6:	f107 0320 	add.w	r3, r7, #32
 80011fa:	4619      	mov	r1, r3
 80011fc:	4810      	ldr	r0, [pc, #64]	; (8001240 <MX_TIM3_Init+0xe4>)
 80011fe:	f002 fa7f 	bl	8003700 <HAL_TIMEx_MasterConfigSynchronization>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001208:	f000 f8d1 	bl	80013ae <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800120c:	2360      	movs	r3, #96	; 0x60
 800120e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001214:	2300      	movs	r3, #0
 8001216:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	2200      	movs	r2, #0
 8001220:	4619      	mov	r1, r3
 8001222:	4807      	ldr	r0, [pc, #28]	; (8001240 <MX_TIM3_Init+0xe4>)
 8001224:	f001 fe50 	bl	8002ec8 <HAL_TIM_PWM_ConfigChannel>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800122e:	f000 f8be 	bl	80013ae <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001232:	4803      	ldr	r0, [pc, #12]	; (8001240 <MX_TIM3_Init+0xe4>)
 8001234:	f000 fad6 	bl	80017e4 <HAL_TIM_MspPostInit>

}
 8001238:	bf00      	nop
 800123a:	3738      	adds	r7, #56	; 0x38
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000120 	.word	0x20000120
 8001244:	40000400 	.word	0x40000400

08001248 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800124c:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800124e:	4a12      	ldr	r2, [pc, #72]	; (8001298 <MX_USART2_UART_Init+0x50>)
 8001250:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001254:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001258:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800125c:	2200      	movs	r2, #0
 800125e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001262:	2200      	movs	r2, #0
 8001264:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001268:	2200      	movs	r2, #0
 800126a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800126e:	220c      	movs	r2, #12
 8001270:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001274:	2200      	movs	r2, #0
 8001276:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 800127a:	2200      	movs	r2, #0
 800127c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_USART2_UART_Init+0x4c>)
 8001280:	f002 faa8 	bl	80037d4 <HAL_UART_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800128a:	f000 f890 	bl	80013ae <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200001b0 	.word	0x200001b0
 8001298:	40004400 	.word	0x40004400

0800129c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b34      	ldr	r3, [pc, #208]	; (8001384 <MX_GPIO_Init+0xe8>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a33      	ldr	r2, [pc, #204]	; (8001384 <MX_GPIO_Init+0xe8>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b31      	ldr	r3, [pc, #196]	; (8001384 <MX_GPIO_Init+0xe8>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	607b      	str	r3, [r7, #4]
 80012c6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c8:	4b2e      	ldr	r3, [pc, #184]	; (8001384 <MX_GPIO_Init+0xe8>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a2d      	ldr	r2, [pc, #180]	; (8001384 <MX_GPIO_Init+0xe8>)
 80012ce:	f043 0308 	orr.w	r3, r3, #8
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b2b      	ldr	r3, [pc, #172]	; (8001384 <MX_GPIO_Init+0xe8>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0308 	and.w	r3, r3, #8
 80012dc:	603b      	str	r3, [r7, #0]
 80012de:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 6187 	mov.w	r1, #1080	; 0x438
 80012e6:	4828      	ldr	r0, [pc, #160]	; (8001388 <MX_GPIO_Init+0xec>)
 80012e8:	f000 ffbf 	bl	800226a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
 80012ec:	2200      	movs	r2, #0
 80012ee:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 80012f2:	4826      	ldr	r0, [pc, #152]	; (800138c <MX_GPIO_Init+0xf0>)
 80012f4:	f000 ffb9 	bl	800226a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80012f8:	2301      	movs	r3, #1
 80012fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4619      	mov	r1, r3
 800130a:	4820      	ldr	r0, [pc, #128]	; (800138c <MX_GPIO_Init+0xf0>)
 800130c:	f000 fe1c 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : button_1_Pin button_2_Pin */
  GPIO_InitStruct.Pin = button_1_Pin|button_2_Pin;
 8001310:	2322      	movs	r3, #34	; 0x22
 8001312:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001318:	2301      	movs	r3, #1
 800131a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	4619      	mov	r1, r3
 8001322:	481a      	ldr	r0, [pc, #104]	; (800138c <MX_GPIO_Init+0xf0>)
 8001324:	f000 fe10 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : button_3_Pin button_p_Pin */
  GPIO_InitStruct.Pin = button_3_Pin|button_p_Pin;
 8001328:	2303      	movs	r3, #3
 800132a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800132c:	2300      	movs	r3, #0
 800132e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001330:	2301      	movs	r3, #1
 8001332:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001334:	f107 0308 	add.w	r3, r7, #8
 8001338:	4619      	mov	r1, r3
 800133a:	4813      	ldr	r0, [pc, #76]	; (8001388 <MX_GPIO_Init+0xec>)
 800133c:	f000 fe04 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : ledpa_Pin led1b_Pin led2b_Pin led2a_Pin */
  GPIO_InitStruct.Pin = ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin;
 8001340:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8001344:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2302      	movs	r3, #2
 8001350:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001352:	f107 0308 	add.w	r3, r7, #8
 8001356:	4619      	mov	r1, r3
 8001358:	480b      	ldr	r0, [pc, #44]	; (8001388 <MX_GPIO_Init+0xec>)
 800135a:	f000 fdf5 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pins : ledpb_Pin led1a_Pin */
  GPIO_InitStruct.Pin = ledpb_Pin|led1a_Pin;
 800135e:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001362:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001364:	2301      	movs	r3, #1
 8001366:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136c:	2302      	movs	r3, #2
 800136e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f107 0308 	add.w	r3, r7, #8
 8001374:	4619      	mov	r1, r3
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <MX_GPIO_Init+0xf0>)
 8001378:	f000 fde6 	bl	8001f48 <HAL_GPIO_Init>

}
 800137c:	bf00      	nop
 800137e:	3718      	adds	r7, #24
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40021000 	.word	0x40021000
 8001388:	40010c00 	.word	0x40010c00
 800138c:	40010800 	.word	0x40010800

08001390 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	if( htim -> Instance == TIM2 ){
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013a0:	d101      	bne.n	80013a6 <HAL_TIM_PeriodElapsedCallback+0x16>
		SCH_Update();
 80013a2:	f000 f867 	bl	8001474 <SCH_Update>
//		button_reading () ;
		}
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b2:	b672      	cpsid	i
}
 80013b4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b6:	e7fe      	b.n	80013b6 <Error_Handler+0x8>

080013b8 <SCH_Init>:
#include "main.h"
sTasks SCH_tasks_G[SCH_MAX_TASKS];
uint8_t current_index_task = 0;

void SCH_Init(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
		current_index_task = 0;
 80013bc:	4b03      	ldr	r3, [pc, #12]	; (80013cc <SCH_Init+0x14>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
}
 80013c2:	bf00      	nop
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	200000d4 	.word	0x200000d4

080013d0 <SCH_Add_Task>:

void SCH_Add_Task ( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS)
 80013dc:	4b22      	ldr	r3, [pc, #136]	; (8001468 <SCH_Add_Task+0x98>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	2b27      	cmp	r3, #39	; 0x27
 80013e2:	d83c      	bhi.n	800145e <SCH_Add_Task+0x8e>
	{

		SCH_tasks_G[current_index_task].pTask = pFunction;
 80013e4:	4b20      	ldr	r3, [pc, #128]	; (8001468 <SCH_Add_Task+0x98>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	4619      	mov	r1, r3
 80013ea:	4a20      	ldr	r2, [pc, #128]	; (800146c <SCH_Add_Task+0x9c>)
 80013ec:	460b      	mov	r3, r1
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	440b      	add	r3, r1
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	68fa      	ldr	r2, [r7, #12]
 80013f8:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Delay = DELAY/TIMER_CYCLE;
 80013fa:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <SCH_Add_Task+0x98>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	4618      	mov	r0, r3
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	4a1b      	ldr	r2, [pc, #108]	; (8001470 <SCH_Add_Task+0xa0>)
 8001404:	fba2 2303 	umull	r2, r3, r2, r3
 8001408:	08da      	lsrs	r2, r3, #3
 800140a:	4918      	ldr	r1, [pc, #96]	; (800146c <SCH_Add_Task+0x9c>)
 800140c:	4603      	mov	r3, r0
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4403      	add	r3, r0
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	440b      	add	r3, r1
 8001416:	3304      	adds	r3, #4
 8001418:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].Period = PERIOD/TIMER_CYCLE;
 800141a:	4b13      	ldr	r3, [pc, #76]	; (8001468 <SCH_Add_Task+0x98>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	4a13      	ldr	r2, [pc, #76]	; (8001470 <SCH_Add_Task+0xa0>)
 8001424:	fba2 2303 	umull	r2, r3, r2, r3
 8001428:	08da      	lsrs	r2, r3, #3
 800142a:	4910      	ldr	r1, [pc, #64]	; (800146c <SCH_Add_Task+0x9c>)
 800142c:	4603      	mov	r3, r0
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4403      	add	r3, r0
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	3308      	adds	r3, #8
 8001438:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[current_index_task].RunMe = 0;
 800143a:	4b0b      	ldr	r3, [pc, #44]	; (8001468 <SCH_Add_Task+0x98>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	4619      	mov	r1, r3
 8001440:	4a0a      	ldr	r2, [pc, #40]	; (800146c <SCH_Add_Task+0x9c>)
 8001442:	460b      	mov	r3, r1
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	440b      	add	r3, r1
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	4413      	add	r3, r2
 800144c:	330c      	adds	r3, #12
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
//		SCH_tasks_G[current_index_task].TaskID = current_index_task;
		current_index_task++;
 8001452:	4b05      	ldr	r3, [pc, #20]	; (8001468 <SCH_Add_Task+0x98>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b03      	ldr	r3, [pc, #12]	; (8001468 <SCH_Add_Task+0x98>)
 800145c:	701a      	strb	r2, [r3, #0]
//		return current_index_task-1;
	}
//	return -1;
}
 800145e:	bf00      	nop
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	200000d4 	.word	0x200000d4
 800146c:	200001f8 	.word	0x200001f8
 8001470:	cccccccd 	.word	0xcccccccd

08001474 <SCH_Update>:

void SCH_Update(void)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
	for(int i = 0 ; i < current_index_task; i++)
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	e05d      	b.n	800153c <SCH_Update+0xc8>
	{
		if(SCH_tasks_G[i].Delay > 0)
 8001480:	4934      	ldr	r1, [pc, #208]	; (8001554 <SCH_Update+0xe0>)
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	440b      	add	r3, r1
 800148e:	3304      	adds	r3, #4
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d012      	beq.n	80014bc <SCH_Update+0x48>
		{
			SCH_tasks_G[i].Delay--;
 8001496:	492f      	ldr	r1, [pc, #188]	; (8001554 <SCH_Update+0xe0>)
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	4613      	mov	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	440b      	add	r3, r1
 80014a4:	3304      	adds	r3, #4
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	1e59      	subs	r1, r3, #1
 80014aa:	482a      	ldr	r0, [pc, #168]	; (8001554 <SCH_Update+0xe0>)
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4403      	add	r3, r0
 80014b8:	3304      	adds	r3, #4
 80014ba:	6019      	str	r1, [r3, #0]
		}
		if(SCH_tasks_G[i].Delay == 0)
 80014bc:	4925      	ldr	r1, [pc, #148]	; (8001554 <SCH_Update+0xe0>)
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	4613      	mov	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	4413      	add	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	3304      	adds	r3, #4
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d131      	bne.n	8001536 <SCH_Update+0xc2>
		{
			SCH_tasks_G[i].RunMe +=1;
 80014d2:	4920      	ldr	r1, [pc, #128]	; (8001554 <SCH_Update+0xe0>)
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	4613      	mov	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	440b      	add	r3, r1
 80014e0:	330c      	adds	r3, #12
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	b2d8      	uxtb	r0, r3
 80014e8:	491a      	ldr	r1, [pc, #104]	; (8001554 <SCH_Update+0xe0>)
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	330c      	adds	r3, #12
 80014f8:	4602      	mov	r2, r0
 80014fa:	701a      	strb	r2, [r3, #0]
			if(SCH_tasks_G[i].Period)
 80014fc:	4915      	ldr	r1, [pc, #84]	; (8001554 <SCH_Update+0xe0>)
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	3308      	adds	r3, #8
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d011      	beq.n	8001536 <SCH_Update+0xc2>
					SCH_tasks_G[i].Delay = SCH_tasks_G[i].Period;
 8001512:	4910      	ldr	r1, [pc, #64]	; (8001554 <SCH_Update+0xe0>)
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	440b      	add	r3, r1
 8001520:	3308      	adds	r3, #8
 8001522:	6819      	ldr	r1, [r3, #0]
 8001524:	480b      	ldr	r0, [pc, #44]	; (8001554 <SCH_Update+0xe0>)
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4403      	add	r3, r0
 8001532:	3304      	adds	r3, #4
 8001534:	6019      	str	r1, [r3, #0]
	for(int i = 0 ; i < current_index_task; i++)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	3301      	adds	r3, #1
 800153a:	607b      	str	r3, [r7, #4]
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <SCH_Update+0xe4>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4293      	cmp	r3, r2
 8001546:	db9b      	blt.n	8001480 <SCH_Update+0xc>
		}

	}
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	200001f8 	.word	0x200001f8
 8001558:	200000d4 	.word	0x200000d4

0800155c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
	for( int i = 0; i < current_index_task; i++)
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	e051      	b.n	800160c <SCH_Dispatch_Tasks+0xb0>
	{
		if(SCH_tasks_G[i].RunMe > 0)
 8001568:	492e      	ldr	r1, [pc, #184]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	330c      	adds	r3, #12
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d043      	beq.n	8001606 <SCH_Dispatch_Tasks+0xaa>
		{
			SCH_tasks_G[i].RunMe--;
 800157e:	4929      	ldr	r1, [pc, #164]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	440b      	add	r3, r1
 800158c:	330c      	adds	r3, #12
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	3b01      	subs	r3, #1
 8001592:	b2d8      	uxtb	r0, r3
 8001594:	4923      	ldr	r1, [pc, #140]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	4613      	mov	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	330c      	adds	r3, #12
 80015a4:	4602      	mov	r2, r0
 80015a6:	701a      	strb	r2, [r3, #0]
			(*SCH_tasks_G[i].pTask)();
 80015a8:	491e      	ldr	r1, [pc, #120]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4798      	blx	r3
			if(SCH_tasks_G[i].Delay == 0 && SCH_tasks_G[i].Period == 0 && SCH_tasks_G[i].RunMe == 0)
 80015ba:	491a      	ldr	r1, [pc, #104]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	4413      	add	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	3304      	adds	r3, #4
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d11a      	bne.n	8001606 <SCH_Dispatch_Tasks+0xaa>
 80015d0:	4914      	ldr	r1, [pc, #80]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	3308      	adds	r3, #8
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d10f      	bne.n	8001606 <SCH_Dispatch_Tasks+0xaa>
 80015e6:	490f      	ldr	r1, [pc, #60]	; (8001624 <SCH_Dispatch_Tasks+0xc8>)
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4613      	mov	r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	4413      	add	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	440b      	add	r3, r1
 80015f4:	330c      	adds	r3, #12
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d104      	bne.n	8001606 <SCH_Dispatch_Tasks+0xaa>
			{
				SCH_Delete_Task(i);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	4618      	mov	r0, r3
 8001602:	f000 f813 	bl	800162c <SCH_Delete_Task>
	for( int i = 0; i < current_index_task; i++)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	3301      	adds	r3, #1
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <SCH_Dispatch_Tasks+0xcc>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	461a      	mov	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4293      	cmp	r3, r2
 8001616:	dba7      	blt.n	8001568 <SCH_Dispatch_Tasks+0xc>
			}
		}

	}
}
 8001618:	bf00      	nop
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200001f8 	.word	0x200001f8
 8001628:	200000d4 	.word	0x200000d4

0800162c <SCH_Delete_Task>:

void SCH_Delete_Task(const uint8_t TASK_INDEX)//in array index is taskid
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	71fb      	strb	r3, [r7, #7]
   if(TASK_INDEX >= current_index_task)
 8001636:	4b34      	ldr	r3, [pc, #208]	; (8001708 <SCH_Delete_Task+0xdc>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	79fa      	ldrb	r2, [r7, #7]
 800163c:	429a      	cmp	r2, r3
 800163e:	d25d      	bcs.n	80016fc <SCH_Delete_Task+0xd0>
   {
	   return ;
   }
   else
   {
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	e04d      	b.n	80016e2 <SCH_Delete_Task+0xb6>
	   {
			SCH_tasks_G[i].pTask = SCH_tasks_G[i + 1].pTask;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	4930      	ldr	r1, [pc, #192]	; (800170c <SCH_Delete_Task+0xe0>)
 800164c:	4613      	mov	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	440b      	add	r3, r1
 8001656:	6819      	ldr	r1, [r3, #0]
 8001658:	482c      	ldr	r0, [pc, #176]	; (800170c <SCH_Delete_Task+0xe0>)
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	4613      	mov	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4403      	add	r3, r0
 8001666:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Delay = SCH_tasks_G[i + 1].Delay;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	4927      	ldr	r1, [pc, #156]	; (800170c <SCH_Delete_Task+0xe0>)
 800166e:	4613      	mov	r3, r2
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	440b      	add	r3, r1
 8001678:	3304      	adds	r3, #4
 800167a:	6819      	ldr	r1, [r3, #0]
 800167c:	4823      	ldr	r0, [pc, #140]	; (800170c <SCH_Delete_Task+0xe0>)
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	4613      	mov	r3, r2
 8001682:	009b      	lsls	r3, r3, #2
 8001684:	4413      	add	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4403      	add	r3, r0
 800168a:	3304      	adds	r3, #4
 800168c:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].Period = SCH_tasks_G[i + 1].Period;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	1c5a      	adds	r2, r3, #1
 8001692:	491e      	ldr	r1, [pc, #120]	; (800170c <SCH_Delete_Task+0xe0>)
 8001694:	4613      	mov	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	4413      	add	r3, r2
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	440b      	add	r3, r1
 800169e:	3308      	adds	r3, #8
 80016a0:	6819      	ldr	r1, [r3, #0]
 80016a2:	481a      	ldr	r0, [pc, #104]	; (800170c <SCH_Delete_Task+0xe0>)
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	4613      	mov	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4413      	add	r3, r2
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	4403      	add	r3, r0
 80016b0:	3308      	adds	r3, #8
 80016b2:	6019      	str	r1, [r3, #0]
			SCH_tasks_G[i].RunMe = SCH_tasks_G[i + 1].RunMe;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	1c5a      	adds	r2, r3, #1
 80016b8:	4914      	ldr	r1, [pc, #80]	; (800170c <SCH_Delete_Task+0xe0>)
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	440b      	add	r3, r1
 80016c4:	330c      	adds	r3, #12
 80016c6:	7818      	ldrb	r0, [r3, #0]
 80016c8:	4910      	ldr	r1, [pc, #64]	; (800170c <SCH_Delete_Task+0xe0>)
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	330c      	adds	r3, #12
 80016d8:	4602      	mov	r2, r0
 80016da:	701a      	strb	r2, [r3, #0]
	   for( int i = TASK_INDEX; i < current_index_task - 1; i++)
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	3301      	adds	r3, #1
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	4b09      	ldr	r3, [pc, #36]	; (8001708 <SCH_Delete_Task+0xdc>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	3b01      	subs	r3, #1
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	dbab      	blt.n	8001646 <SCH_Delete_Task+0x1a>
	   }

	   current_index_task--;
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <SCH_Delete_Task+0xdc>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	b2da      	uxtb	r2, r3
 80016f6:	4b04      	ldr	r3, [pc, #16]	; (8001708 <SCH_Delete_Task+0xdc>)
 80016f8:	701a      	strb	r2, [r3, #0]
 80016fa:	e000      	b.n	80016fe <SCH_Delete_Task+0xd2>
	   return ;
 80016fc:	bf00      	nop
//	   return ;
   }
}
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	200000d4 	.word	0x200000d4
 800170c:	200001f8 	.word	0x200001f8

08001710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001710:	b480      	push	{r7}
 8001712:	b085      	sub	sp, #20
 8001714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001716:	4b15      	ldr	r3, [pc, #84]	; (800176c <HAL_MspInit+0x5c>)
 8001718:	699b      	ldr	r3, [r3, #24]
 800171a:	4a14      	ldr	r2, [pc, #80]	; (800176c <HAL_MspInit+0x5c>)
 800171c:	f043 0301 	orr.w	r3, r3, #1
 8001720:	6193      	str	r3, [r2, #24]
 8001722:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_MspInit+0x5c>)
 8001724:	699b      	ldr	r3, [r3, #24]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800172e:	4b0f      	ldr	r3, [pc, #60]	; (800176c <HAL_MspInit+0x5c>)
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	4a0e      	ldr	r2, [pc, #56]	; (800176c <HAL_MspInit+0x5c>)
 8001734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001738:	61d3      	str	r3, [r2, #28]
 800173a:	4b0c      	ldr	r3, [pc, #48]	; (800176c <HAL_MspInit+0x5c>)
 800173c:	69db      	ldr	r3, [r3, #28]
 800173e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001746:	4b0a      	ldr	r3, [pc, #40]	; (8001770 <HAL_MspInit+0x60>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	4a04      	ldr	r2, [pc, #16]	; (8001770 <HAL_MspInit+0x60>)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	40021000 	.word	0x40021000
 8001770:	40010000 	.word	0x40010000

08001774 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001784:	d114      	bne.n	80017b0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <HAL_TIM_Base_MspInit+0x68>)
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	4a14      	ldr	r2, [pc, #80]	; (80017dc <HAL_TIM_Base_MspInit+0x68>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	61d3      	str	r3, [r2, #28]
 8001792:	4b12      	ldr	r3, [pc, #72]	; (80017dc <HAL_TIM_Base_MspInit+0x68>)
 8001794:	69db      	ldr	r3, [r3, #28]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	201c      	movs	r0, #28
 80017a4:	f000 fae9 	bl	8001d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80017a8:	201c      	movs	r0, #28
 80017aa:	f000 fb02 	bl	8001db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017ae:	e010      	b.n	80017d2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <HAL_TIM_Base_MspInit+0x6c>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d10b      	bne.n	80017d2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <HAL_TIM_Base_MspInit+0x68>)
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	4a07      	ldr	r2, [pc, #28]	; (80017dc <HAL_TIM_Base_MspInit+0x68>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	61d3      	str	r3, [r2, #28]
 80017c6:	4b05      	ldr	r3, [pc, #20]	; (80017dc <HAL_TIM_Base_MspInit+0x68>)
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	60bb      	str	r3, [r7, #8]
 80017d0:	68bb      	ldr	r3, [r7, #8]
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40000400 	.word	0x40000400

080017e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b088      	sub	sp, #32
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 0310 	add.w	r3, r7, #16
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a0f      	ldr	r2, [pc, #60]	; (800183c <HAL_TIM_MspPostInit+0x58>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d117      	bne.n	8001834 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001804:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <HAL_TIM_MspPostInit+0x5c>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	4a0d      	ldr	r2, [pc, #52]	; (8001840 <HAL_TIM_MspPostInit+0x5c>)
 800180a:	f043 0304 	orr.w	r3, r3, #4
 800180e:	6193      	str	r3, [r2, #24]
 8001810:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <HAL_TIM_MspPostInit+0x5c>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800181c:	2340      	movs	r3, #64	; 0x40
 800181e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001820:	2302      	movs	r3, #2
 8001822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001824:	2302      	movs	r3, #2
 8001826:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	4619      	mov	r1, r3
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <HAL_TIM_MspPostInit+0x60>)
 8001830:	f000 fb8a 	bl	8001f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001834:	bf00      	nop
 8001836:	3720      	adds	r7, #32
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40000400 	.word	0x40000400
 8001840:	40021000 	.word	0x40021000
 8001844:	40010800 	.word	0x40010800

08001848 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 0310 	add.w	r3, r7, #16
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a1f      	ldr	r2, [pc, #124]	; (80018e0 <HAL_UART_MspInit+0x98>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d137      	bne.n	80018d8 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001868:	4b1e      	ldr	r3, [pc, #120]	; (80018e4 <HAL_UART_MspInit+0x9c>)
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	4a1d      	ldr	r2, [pc, #116]	; (80018e4 <HAL_UART_MspInit+0x9c>)
 800186e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001872:	61d3      	str	r3, [r2, #28]
 8001874:	4b1b      	ldr	r3, [pc, #108]	; (80018e4 <HAL_UART_MspInit+0x9c>)
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001880:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <HAL_UART_MspInit+0x9c>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	4a17      	ldr	r2, [pc, #92]	; (80018e4 <HAL_UART_MspInit+0x9c>)
 8001886:	f043 0304 	orr.w	r3, r3, #4
 800188a:	6193      	str	r3, [r2, #24]
 800188c:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <HAL_UART_MspInit+0x9c>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001898:	2304      	movs	r3, #4
 800189a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018a0:	2303      	movs	r3, #3
 80018a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	f107 0310 	add.w	r3, r7, #16
 80018a8:	4619      	mov	r1, r3
 80018aa:	480f      	ldr	r0, [pc, #60]	; (80018e8 <HAL_UART_MspInit+0xa0>)
 80018ac:	f000 fb4c 	bl	8001f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018b0:	2308      	movs	r3, #8
 80018b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b4:	2300      	movs	r3, #0
 80018b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018bc:	f107 0310 	add.w	r3, r7, #16
 80018c0:	4619      	mov	r1, r3
 80018c2:	4809      	ldr	r0, [pc, #36]	; (80018e8 <HAL_UART_MspInit+0xa0>)
 80018c4:	f000 fb40 	bl	8001f48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2100      	movs	r1, #0
 80018cc:	2026      	movs	r0, #38	; 0x26
 80018ce:	f000 fa54 	bl	8001d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018d2:	2026      	movs	r0, #38	; 0x26
 80018d4:	f000 fa6d 	bl	8001db2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018d8:	bf00      	nop
 80018da:	3720      	adds	r7, #32
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40004400 	.word	0x40004400
 80018e4:	40021000 	.word	0x40021000
 80018e8:	40010800 	.word	0x40010800

080018ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <NMI_Handler+0x4>

080018f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <HardFault_Handler+0x4>

080018f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <MemManage_Handler+0x4>

080018fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001902:	e7fe      	b.n	8001902 <BusFault_Handler+0x4>

08001904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <UsageFault_Handler+0x4>

0800190a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001932:	f000 f92f 	bl	8001b94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
	...

0800193c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001940:	4802      	ldr	r0, [pc, #8]	; (800194c <TIM2_IRQHandler+0x10>)
 8001942:	f001 f9b9 	bl	8002cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000168 	.word	0x20000168

08001950 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001954:	4802      	ldr	r0, [pc, #8]	; (8001960 <USART2_IRQHandler+0x10>)
 8001956:	f002 f81d 	bl	8003994 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	200001b0 	.word	0x200001b0

08001964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800196c:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <_sbrk+0x5c>)
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <_sbrk+0x60>)
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <_sbrk+0x64>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d102      	bne.n	8001986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001980:	4b11      	ldr	r3, [pc, #68]	; (80019c8 <_sbrk+0x64>)
 8001982:	4a12      	ldr	r2, [pc, #72]	; (80019cc <_sbrk+0x68>)
 8001984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <_sbrk+0x64>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	429a      	cmp	r2, r3
 8001992:	d207      	bcs.n	80019a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001994:	f002 fbf6 	bl	8004184 <__errno>
 8001998:	4603      	mov	r3, r0
 800199a:	220c      	movs	r2, #12
 800199c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800199e:	f04f 33ff 	mov.w	r3, #4294967295
 80019a2:	e009      	b.n	80019b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <_sbrk+0x64>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019aa:	4b07      	ldr	r3, [pc, #28]	; (80019c8 <_sbrk+0x64>)
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	4a05      	ldr	r2, [pc, #20]	; (80019c8 <_sbrk+0x64>)
 80019b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019b6:	68fb      	ldr	r3, [r7, #12]
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3718      	adds	r7, #24
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20002800 	.word	0x20002800
 80019c4:	00000400 	.word	0x00000400
 80019c8:	200000d8 	.word	0x200000d8
 80019cc:	20000530 	.word	0x20000530

080019d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr

080019dc <setTimer0>:
int timerOut1_counter = 0;

int timerOut2_flag = 0;
int timerOut2_counter = 0;

void setTimer0(int duration){
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 80019e4:	4a05      	ldr	r2, [pc, #20]	; (80019fc <setTimer0+0x20>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80019ea:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <setTimer0+0x24>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
};
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	200000e0 	.word	0x200000e0
 8001a00:	200000dc 	.word	0x200000dc

08001a04 <setTimer3>:
};
void setTimer2(int duration){
	timer2_counter = duration;
	timer2_flag = 0;
};
void setTimer3(int duration){
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 8001a0c:	4a05      	ldr	r2, [pc, #20]	; (8001a24 <setTimer3+0x20>)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001a12:	4b05      	ldr	r3, [pc, #20]	; (8001a28 <setTimer3+0x24>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
};
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bc80      	pop	{r7}
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	200000e8 	.word	0x200000e8
 8001a28:	200000e4 	.word	0x200000e4

08001a2c <setTimerOut1>:
void setTimerOut1(int duration){
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	timerOut1_flag = 0;
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <setTimerOut1+0x20>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
	timerOut1_counter = duration;
 8001a3a:	4a05      	ldr	r2, [pc, #20]	; (8001a50 <setTimerOut1+0x24>)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6013      	str	r3, [r2, #0]
};
 8001a40:	bf00      	nop
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	200000ec 	.word	0x200000ec
 8001a50:	200000f0 	.word	0x200000f0

08001a54 <timerRun0>:
	timerOut2_flag = 0;
	timerOut2_counter = duration;
};


void timerRun0(){
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
	if(timer0_counter > 0 )
 8001a58:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <timerRun0+0x2c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	dd0b      	ble.n	8001a78 <timerRun0+0x24>
	{
		timer0_counter --;
 8001a60:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <timerRun0+0x2c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	3b01      	subs	r3, #1
 8001a66:	4a06      	ldr	r2, [pc, #24]	; (8001a80 <timerRun0+0x2c>)
 8001a68:	6013      	str	r3, [r2, #0]
		if(timer0_counter <=0){
 8001a6a:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <timerRun0+0x2c>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	dc02      	bgt.n	8001a78 <timerRun0+0x24>
			timer0_flag=1;
 8001a72:	4b04      	ldr	r3, [pc, #16]	; (8001a84 <timerRun0+0x30>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	601a      	str	r2, [r3, #0]
		}
	}
};
 8001a78:	bf00      	nop
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr
 8001a80:	200000e0 	.word	0x200000e0
 8001a84:	200000dc 	.word	0x200000dc

08001a88 <timerRun3>:
			timer2_flag=1;
		}
	}
};

void timerRun3(){
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	if(timer3_counter > 0 )
 8001a8c:	4b09      	ldr	r3, [pc, #36]	; (8001ab4 <timerRun3+0x2c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	dd0b      	ble.n	8001aac <timerRun3+0x24>
	{
		timer3_counter --;
 8001a94:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <timerRun3+0x2c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	4a06      	ldr	r2, [pc, #24]	; (8001ab4 <timerRun3+0x2c>)
 8001a9c:	6013      	str	r3, [r2, #0]
		if(timer3_counter <=0){
 8001a9e:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <timerRun3+0x2c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	dc02      	bgt.n	8001aac <timerRun3+0x24>
			timer3_flag=1;
 8001aa6:	4b04      	ldr	r3, [pc, #16]	; (8001ab8 <timerRun3+0x30>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]
		}
	}
};
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	200000e8 	.word	0x200000e8
 8001ab8:	200000e4 	.word	0x200000e4

08001abc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001abc:	480c      	ldr	r0, [pc, #48]	; (8001af0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001abe:	490d      	ldr	r1, [pc, #52]	; (8001af4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ac0:	4a0d      	ldr	r2, [pc, #52]	; (8001af8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ac4:	e002      	b.n	8001acc <LoopCopyDataInit>

08001ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aca:	3304      	adds	r3, #4

08001acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ad0:	d3f9      	bcc.n	8001ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ad4:	4c0a      	ldr	r4, [pc, #40]	; (8001b00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ad8:	e001      	b.n	8001ade <LoopFillZerobss>

08001ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001adc:	3204      	adds	r2, #4

08001ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ae0:	d3fb      	bcc.n	8001ada <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ae2:	f7ff ff75 	bl	80019d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ae6:	f002 fb53 	bl	8004190 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aea:	f7ff fa5b 	bl	8000fa4 <main>
  bx lr
 8001aee:	4770      	bx	lr
  ldr r0, =_sdata
 8001af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001af4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001af8:	08004b40 	.word	0x08004b40
  ldr r2, =_sbss
 8001afc:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001b00:	2000052c 	.word	0x2000052c

08001b04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b04:	e7fe      	b.n	8001b04 <ADC1_2_IRQHandler>
	...

08001b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b0c:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <HAL_Init+0x28>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <HAL_Init+0x28>)
 8001b12:	f043 0310 	orr.w	r3, r3, #16
 8001b16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b18:	2003      	movs	r0, #3
 8001b1a:	f000 f923 	bl	8001d64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1e:	200f      	movs	r0, #15
 8001b20:	f000 f808 	bl	8001b34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b24:	f7ff fdf4 	bl	8001710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40022000 	.word	0x40022000

08001b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b3c:	4b12      	ldr	r3, [pc, #72]	; (8001b88 <HAL_InitTick+0x54>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <HAL_InitTick+0x58>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	4619      	mov	r1, r3
 8001b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 f93b 	bl	8001dce <HAL_SYSTICK_Config>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e00e      	b.n	8001b80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d80a      	bhi.n	8001b7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b70:	f000 f903 	bl	8001d7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b74:	4a06      	ldr	r2, [pc, #24]	; (8001b90 <HAL_InitTick+0x5c>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e000      	b.n	8001b80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000020 	.word	0x20000020
 8001b8c:	20000028 	.word	0x20000028
 8001b90:	20000024 	.word	0x20000024

08001b94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b98:	4b05      	ldr	r3, [pc, #20]	; (8001bb0 <HAL_IncTick+0x1c>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <HAL_IncTick+0x20>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a03      	ldr	r2, [pc, #12]	; (8001bb4 <HAL_IncTick+0x20>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr
 8001bb0:	20000028 	.word	0x20000028
 8001bb4:	20000518 	.word	0x20000518

08001bb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  return uwTick;
 8001bbc:	4b02      	ldr	r3, [pc, #8]	; (8001bc8 <HAL_GetTick+0x10>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr
 8001bc8:	20000518 	.word	0x20000518

08001bcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001be8:	4013      	ands	r3, r2
 8001bea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bfe:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <__NVIC_SetPriorityGrouping+0x44>)
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	60d3      	str	r3, [r2, #12]
}
 8001c04:	bf00      	nop
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c18:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <__NVIC_GetPriorityGrouping+0x18>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	f003 0307 	and.w	r3, r3, #7
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bc80      	pop	{r7}
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	db0b      	blt.n	8001c5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	f003 021f 	and.w	r2, r3, #31
 8001c48:	4906      	ldr	r1, [pc, #24]	; (8001c64 <__NVIC_EnableIRQ+0x34>)
 8001c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4e:	095b      	lsrs	r3, r3, #5
 8001c50:	2001      	movs	r0, #1
 8001c52:	fa00 f202 	lsl.w	r2, r0, r2
 8001c56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c5a:	bf00      	nop
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr
 8001c64:	e000e100 	.word	0xe000e100

08001c68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	6039      	str	r1, [r7, #0]
 8001c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	db0a      	blt.n	8001c92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	b2da      	uxtb	r2, r3
 8001c80:	490c      	ldr	r1, [pc, #48]	; (8001cb4 <__NVIC_SetPriority+0x4c>)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	0112      	lsls	r2, r2, #4
 8001c88:	b2d2      	uxtb	r2, r2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c90:	e00a      	b.n	8001ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	b2da      	uxtb	r2, r3
 8001c96:	4908      	ldr	r1, [pc, #32]	; (8001cb8 <__NVIC_SetPriority+0x50>)
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	3b04      	subs	r3, #4
 8001ca0:	0112      	lsls	r2, r2, #4
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	761a      	strb	r2, [r3, #24]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bc80      	pop	{r7}
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000e100 	.word	0xe000e100
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b089      	sub	sp, #36	; 0x24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f1c3 0307 	rsb	r3, r3, #7
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	bf28      	it	cs
 8001cda:	2304      	movcs	r3, #4
 8001cdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	2b06      	cmp	r3, #6
 8001ce4:	d902      	bls.n	8001cec <NVIC_EncodePriority+0x30>
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3b03      	subs	r3, #3
 8001cea:	e000      	b.n	8001cee <NVIC_EncodePriority+0x32>
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43da      	mvns	r2, r3
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	401a      	ands	r2, r3
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d04:	f04f 31ff 	mov.w	r1, #4294967295
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0e:	43d9      	mvns	r1, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d14:	4313      	orrs	r3, r2
         );
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3724      	adds	r7, #36	; 0x24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d30:	d301      	bcc.n	8001d36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d32:	2301      	movs	r3, #1
 8001d34:	e00f      	b.n	8001d56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d36:	4a0a      	ldr	r2, [pc, #40]	; (8001d60 <SysTick_Config+0x40>)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d3e:	210f      	movs	r1, #15
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295
 8001d44:	f7ff ff90 	bl	8001c68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d48:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <SysTick_Config+0x40>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d4e:	4b04      	ldr	r3, [pc, #16]	; (8001d60 <SysTick_Config+0x40>)
 8001d50:	2207      	movs	r2, #7
 8001d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	e000e010 	.word	0xe000e010

08001d64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f7ff ff2d 	bl	8001bcc <__NVIC_SetPriorityGrouping>
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b086      	sub	sp, #24
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	4603      	mov	r3, r0
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d8c:	f7ff ff42 	bl	8001c14 <__NVIC_GetPriorityGrouping>
 8001d90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	68b9      	ldr	r1, [r7, #8]
 8001d96:	6978      	ldr	r0, [r7, #20]
 8001d98:	f7ff ff90 	bl	8001cbc <NVIC_EncodePriority>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001da2:	4611      	mov	r1, r2
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff5f 	bl	8001c68 <__NVIC_SetPriority>
}
 8001daa:	bf00      	nop
 8001dac:	3718      	adds	r7, #24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	4603      	mov	r3, r0
 8001dba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff35 	bl	8001c30 <__NVIC_EnableIRQ>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff ffa2 	bl	8001d20 <SysTick_Config>
 8001ddc:	4603      	mov	r3, r0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dee:	2300      	movs	r3, #0
 8001df0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d008      	beq.n	8001e0e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2204      	movs	r2, #4
 8001e00:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e020      	b.n	8001e50 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f022 020e 	bic.w	r2, r2, #14
 8001e1c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f022 0201 	bic.w	r2, r2, #1
 8001e2c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e36:	2101      	movs	r1, #1
 8001e38:	fa01 f202 	lsl.w	r2, r1, r2
 8001e3c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
	...

08001e5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e64:	2300      	movs	r3, #0
 8001e66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d005      	beq.n	8001e7e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2204      	movs	r2, #4
 8001e76:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	73fb      	strb	r3, [r7, #15]
 8001e7c:	e051      	b.n	8001f22 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f022 020e 	bic.w	r2, r2, #14
 8001e8c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 0201 	bic.w	r2, r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a22      	ldr	r2, [pc, #136]	; (8001f2c <HAL_DMA_Abort_IT+0xd0>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d029      	beq.n	8001efc <HAL_DMA_Abort_IT+0xa0>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a20      	ldr	r2, [pc, #128]	; (8001f30 <HAL_DMA_Abort_IT+0xd4>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d022      	beq.n	8001ef8 <HAL_DMA_Abort_IT+0x9c>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a1f      	ldr	r2, [pc, #124]	; (8001f34 <HAL_DMA_Abort_IT+0xd8>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d01a      	beq.n	8001ef2 <HAL_DMA_Abort_IT+0x96>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a1d      	ldr	r2, [pc, #116]	; (8001f38 <HAL_DMA_Abort_IT+0xdc>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d012      	beq.n	8001eec <HAL_DMA_Abort_IT+0x90>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a1c      	ldr	r2, [pc, #112]	; (8001f3c <HAL_DMA_Abort_IT+0xe0>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d00a      	beq.n	8001ee6 <HAL_DMA_Abort_IT+0x8a>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a1a      	ldr	r2, [pc, #104]	; (8001f40 <HAL_DMA_Abort_IT+0xe4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d102      	bne.n	8001ee0 <HAL_DMA_Abort_IT+0x84>
 8001eda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ede:	e00e      	b.n	8001efe <HAL_DMA_Abort_IT+0xa2>
 8001ee0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ee4:	e00b      	b.n	8001efe <HAL_DMA_Abort_IT+0xa2>
 8001ee6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eea:	e008      	b.n	8001efe <HAL_DMA_Abort_IT+0xa2>
 8001eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef0:	e005      	b.n	8001efe <HAL_DMA_Abort_IT+0xa2>
 8001ef2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ef6:	e002      	b.n	8001efe <HAL_DMA_Abort_IT+0xa2>
 8001ef8:	2310      	movs	r3, #16
 8001efa:	e000      	b.n	8001efe <HAL_DMA_Abort_IT+0xa2>
 8001efc:	2301      	movs	r3, #1
 8001efe:	4a11      	ldr	r2, [pc, #68]	; (8001f44 <HAL_DMA_Abort_IT+0xe8>)
 8001f00:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2201      	movs	r2, #1
 8001f06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	4798      	blx	r3
    } 
  }
  return status;
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40020008 	.word	0x40020008
 8001f30:	4002001c 	.word	0x4002001c
 8001f34:	40020030 	.word	0x40020030
 8001f38:	40020044 	.word	0x40020044
 8001f3c:	40020058 	.word	0x40020058
 8001f40:	4002006c 	.word	0x4002006c
 8001f44:	40020000 	.word	0x40020000

08001f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b08b      	sub	sp, #44	; 0x2c
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f52:	2300      	movs	r3, #0
 8001f54:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f56:	2300      	movs	r3, #0
 8001f58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f5a:	e148      	b.n	80021ee <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	69fa      	ldr	r2, [r7, #28]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	f040 8137 	bne.w	80021e8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4aa3      	ldr	r2, [pc, #652]	; (800220c <HAL_GPIO_Init+0x2c4>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d05e      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001f84:	4aa1      	ldr	r2, [pc, #644]	; (800220c <HAL_GPIO_Init+0x2c4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d875      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001f8a:	4aa1      	ldr	r2, [pc, #644]	; (8002210 <HAL_GPIO_Init+0x2c8>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d058      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001f90:	4a9f      	ldr	r2, [pc, #636]	; (8002210 <HAL_GPIO_Init+0x2c8>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d86f      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001f96:	4a9f      	ldr	r2, [pc, #636]	; (8002214 <HAL_GPIO_Init+0x2cc>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d052      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001f9c:	4a9d      	ldr	r2, [pc, #628]	; (8002214 <HAL_GPIO_Init+0x2cc>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d869      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fa2:	4a9d      	ldr	r2, [pc, #628]	; (8002218 <HAL_GPIO_Init+0x2d0>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d04c      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001fa8:	4a9b      	ldr	r2, [pc, #620]	; (8002218 <HAL_GPIO_Init+0x2d0>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d863      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fae:	4a9b      	ldr	r2, [pc, #620]	; (800221c <HAL_GPIO_Init+0x2d4>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d046      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001fb4:	4a99      	ldr	r2, [pc, #612]	; (800221c <HAL_GPIO_Init+0x2d4>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d85d      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fba:	2b12      	cmp	r3, #18
 8001fbc:	d82a      	bhi.n	8002014 <HAL_GPIO_Init+0xcc>
 8001fbe:	2b12      	cmp	r3, #18
 8001fc0:	d859      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fc2:	a201      	add	r2, pc, #4	; (adr r2, 8001fc8 <HAL_GPIO_Init+0x80>)
 8001fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc8:	08002043 	.word	0x08002043
 8001fcc:	0800201d 	.word	0x0800201d
 8001fd0:	0800202f 	.word	0x0800202f
 8001fd4:	08002071 	.word	0x08002071
 8001fd8:	08002077 	.word	0x08002077
 8001fdc:	08002077 	.word	0x08002077
 8001fe0:	08002077 	.word	0x08002077
 8001fe4:	08002077 	.word	0x08002077
 8001fe8:	08002077 	.word	0x08002077
 8001fec:	08002077 	.word	0x08002077
 8001ff0:	08002077 	.word	0x08002077
 8001ff4:	08002077 	.word	0x08002077
 8001ff8:	08002077 	.word	0x08002077
 8001ffc:	08002077 	.word	0x08002077
 8002000:	08002077 	.word	0x08002077
 8002004:	08002077 	.word	0x08002077
 8002008:	08002077 	.word	0x08002077
 800200c:	08002025 	.word	0x08002025
 8002010:	08002039 	.word	0x08002039
 8002014:	4a82      	ldr	r2, [pc, #520]	; (8002220 <HAL_GPIO_Init+0x2d8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d013      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800201a:	e02c      	b.n	8002076 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	623b      	str	r3, [r7, #32]
          break;
 8002022:	e029      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	3304      	adds	r3, #4
 800202a:	623b      	str	r3, [r7, #32]
          break;
 800202c:	e024      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	3308      	adds	r3, #8
 8002034:	623b      	str	r3, [r7, #32]
          break;
 8002036:	e01f      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	330c      	adds	r3, #12
 800203e:	623b      	str	r3, [r7, #32]
          break;
 8002040:	e01a      	b.n	8002078 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d102      	bne.n	8002050 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800204a:	2304      	movs	r3, #4
 800204c:	623b      	str	r3, [r7, #32]
          break;
 800204e:	e013      	b.n	8002078 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d105      	bne.n	8002064 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002058:	2308      	movs	r3, #8
 800205a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	611a      	str	r2, [r3, #16]
          break;
 8002062:	e009      	b.n	8002078 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002064:	2308      	movs	r3, #8
 8002066:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69fa      	ldr	r2, [r7, #28]
 800206c:	615a      	str	r2, [r3, #20]
          break;
 800206e:	e003      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002070:	2300      	movs	r3, #0
 8002072:	623b      	str	r3, [r7, #32]
          break;
 8002074:	e000      	b.n	8002078 <HAL_GPIO_Init+0x130>
          break;
 8002076:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	2bff      	cmp	r3, #255	; 0xff
 800207c:	d801      	bhi.n	8002082 <HAL_GPIO_Init+0x13a>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	e001      	b.n	8002086 <HAL_GPIO_Init+0x13e>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3304      	adds	r3, #4
 8002086:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	2bff      	cmp	r3, #255	; 0xff
 800208c:	d802      	bhi.n	8002094 <HAL_GPIO_Init+0x14c>
 800208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	e002      	b.n	800209a <HAL_GPIO_Init+0x152>
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	3b08      	subs	r3, #8
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	210f      	movs	r1, #15
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	fa01 f303 	lsl.w	r3, r1, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	401a      	ands	r2, r3
 80020ac:	6a39      	ldr	r1, [r7, #32]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	fa01 f303 	lsl.w	r3, r1, r3
 80020b4:	431a      	orrs	r2, r3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 8090 	beq.w	80021e8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020c8:	4b56      	ldr	r3, [pc, #344]	; (8002224 <HAL_GPIO_Init+0x2dc>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	4a55      	ldr	r2, [pc, #340]	; (8002224 <HAL_GPIO_Init+0x2dc>)
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	6193      	str	r3, [r2, #24]
 80020d4:	4b53      	ldr	r3, [pc, #332]	; (8002224 <HAL_GPIO_Init+0x2dc>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020e0:	4a51      	ldr	r2, [pc, #324]	; (8002228 <HAL_GPIO_Init+0x2e0>)
 80020e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020e4:	089b      	lsrs	r3, r3, #2
 80020e6:	3302      	adds	r3, #2
 80020e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	220f      	movs	r2, #15
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4013      	ands	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a49      	ldr	r2, [pc, #292]	; (800222c <HAL_GPIO_Init+0x2e4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d00d      	beq.n	8002128 <HAL_GPIO_Init+0x1e0>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a48      	ldr	r2, [pc, #288]	; (8002230 <HAL_GPIO_Init+0x2e8>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d007      	beq.n	8002124 <HAL_GPIO_Init+0x1dc>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a47      	ldr	r2, [pc, #284]	; (8002234 <HAL_GPIO_Init+0x2ec>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d101      	bne.n	8002120 <HAL_GPIO_Init+0x1d8>
 800211c:	2302      	movs	r3, #2
 800211e:	e004      	b.n	800212a <HAL_GPIO_Init+0x1e2>
 8002120:	2303      	movs	r3, #3
 8002122:	e002      	b.n	800212a <HAL_GPIO_Init+0x1e2>
 8002124:	2301      	movs	r3, #1
 8002126:	e000      	b.n	800212a <HAL_GPIO_Init+0x1e2>
 8002128:	2300      	movs	r3, #0
 800212a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800212c:	f002 0203 	and.w	r2, r2, #3
 8002130:	0092      	lsls	r2, r2, #2
 8002132:	4093      	lsls	r3, r2
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800213a:	493b      	ldr	r1, [pc, #236]	; (8002228 <HAL_GPIO_Init+0x2e0>)
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	089b      	lsrs	r3, r3, #2
 8002140:	3302      	adds	r3, #2
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d006      	beq.n	8002162 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002154:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4937      	ldr	r1, [pc, #220]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	4313      	orrs	r3, r2
 800215e:	600b      	str	r3, [r1, #0]
 8002160:	e006      	b.n	8002170 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002162:	4b35      	ldr	r3, [pc, #212]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	43db      	mvns	r3, r3
 800216a:	4933      	ldr	r1, [pc, #204]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 800216c:	4013      	ands	r3, r2
 800216e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d006      	beq.n	800218a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800217c:	4b2e      	ldr	r3, [pc, #184]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	492d      	ldr	r1, [pc, #180]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	4313      	orrs	r3, r2
 8002186:	604b      	str	r3, [r1, #4]
 8002188:	e006      	b.n	8002198 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800218a:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 800218c:	685a      	ldr	r2, [r3, #4]
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	43db      	mvns	r3, r3
 8002192:	4929      	ldr	r1, [pc, #164]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 8002194:	4013      	ands	r3, r2
 8002196:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d006      	beq.n	80021b2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021a4:	4b24      	ldr	r3, [pc, #144]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	4923      	ldr	r1, [pc, #140]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	608b      	str	r3, [r1, #8]
 80021b0:	e006      	b.n	80021c0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021b2:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	491f      	ldr	r1, [pc, #124]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021bc:	4013      	ands	r3, r2
 80021be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021cc:	4b1a      	ldr	r3, [pc, #104]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	4919      	ldr	r1, [pc, #100]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	60cb      	str	r3, [r1, #12]
 80021d8:	e006      	b.n	80021e8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021da:	4b17      	ldr	r3, [pc, #92]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	43db      	mvns	r3, r3
 80021e2:	4915      	ldr	r1, [pc, #84]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80021e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ea:	3301      	adds	r3, #1
 80021ec:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	fa22 f303 	lsr.w	r3, r2, r3
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f47f aeaf 	bne.w	8001f5c <HAL_GPIO_Init+0x14>
  }
}
 80021fe:	bf00      	nop
 8002200:	bf00      	nop
 8002202:	372c      	adds	r7, #44	; 0x2c
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	10320000 	.word	0x10320000
 8002210:	10310000 	.word	0x10310000
 8002214:	10220000 	.word	0x10220000
 8002218:	10210000 	.word	0x10210000
 800221c:	10120000 	.word	0x10120000
 8002220:	10110000 	.word	0x10110000
 8002224:	40021000 	.word	0x40021000
 8002228:	40010000 	.word	0x40010000
 800222c:	40010800 	.word	0x40010800
 8002230:	40010c00 	.word	0x40010c00
 8002234:	40011000 	.word	0x40011000
 8002238:	40010400 	.word	0x40010400

0800223c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	887b      	ldrh	r3, [r7, #2]
 800224e:	4013      	ands	r3, r2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d002      	beq.n	800225a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002254:	2301      	movs	r3, #1
 8002256:	73fb      	strb	r3, [r7, #15]
 8002258:	e001      	b.n	800225e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800225a:	2300      	movs	r3, #0
 800225c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800225e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr

0800226a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800226a:	b480      	push	{r7}
 800226c:	b083      	sub	sp, #12
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	460b      	mov	r3, r1
 8002274:	807b      	strh	r3, [r7, #2]
 8002276:	4613      	mov	r3, r2
 8002278:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800227a:	787b      	ldrb	r3, [r7, #1]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d003      	beq.n	8002288 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002280:	887a      	ldrh	r2, [r7, #2]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002286:	e003      	b.n	8002290 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002288:	887b      	ldrh	r3, [r7, #2]
 800228a:	041a      	lsls	r2, r3, #16
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	611a      	str	r2, [r3, #16]
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	bc80      	pop	{r7}
 8002298:	4770      	bx	lr
	...

0800229c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e26c      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 8087 	beq.w	80023ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022bc:	4b92      	ldr	r3, [pc, #584]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f003 030c 	and.w	r3, r3, #12
 80022c4:	2b04      	cmp	r3, #4
 80022c6:	d00c      	beq.n	80022e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022c8:	4b8f      	ldr	r3, [pc, #572]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 030c 	and.w	r3, r3, #12
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	d112      	bne.n	80022fa <HAL_RCC_OscConfig+0x5e>
 80022d4:	4b8c      	ldr	r3, [pc, #560]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022e0:	d10b      	bne.n	80022fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e2:	4b89      	ldr	r3, [pc, #548]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d06c      	beq.n	80023c8 <HAL_RCC_OscConfig+0x12c>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d168      	bne.n	80023c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e246      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002302:	d106      	bne.n	8002312 <HAL_RCC_OscConfig+0x76>
 8002304:	4b80      	ldr	r3, [pc, #512]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a7f      	ldr	r2, [pc, #508]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800230a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800230e:	6013      	str	r3, [r2, #0]
 8002310:	e02e      	b.n	8002370 <HAL_RCC_OscConfig+0xd4>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d10c      	bne.n	8002334 <HAL_RCC_OscConfig+0x98>
 800231a:	4b7b      	ldr	r3, [pc, #492]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a7a      	ldr	r2, [pc, #488]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002320:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002324:	6013      	str	r3, [r2, #0]
 8002326:	4b78      	ldr	r3, [pc, #480]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a77      	ldr	r2, [pc, #476]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800232c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	e01d      	b.n	8002370 <HAL_RCC_OscConfig+0xd4>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800233c:	d10c      	bne.n	8002358 <HAL_RCC_OscConfig+0xbc>
 800233e:	4b72      	ldr	r3, [pc, #456]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a71      	ldr	r2, [pc, #452]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002344:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002348:	6013      	str	r3, [r2, #0]
 800234a:	4b6f      	ldr	r3, [pc, #444]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a6e      	ldr	r2, [pc, #440]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002354:	6013      	str	r3, [r2, #0]
 8002356:	e00b      	b.n	8002370 <HAL_RCC_OscConfig+0xd4>
 8002358:	4b6b      	ldr	r3, [pc, #428]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a6a      	ldr	r2, [pc, #424]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800235e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	4b68      	ldr	r3, [pc, #416]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a67      	ldr	r2, [pc, #412]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800236a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800236e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d013      	beq.n	80023a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002378:	f7ff fc1e 	bl	8001bb8 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002380:	f7ff fc1a 	bl	8001bb8 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b64      	cmp	r3, #100	; 0x64
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e1fa      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002392:	4b5d      	ldr	r3, [pc, #372]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f0      	beq.n	8002380 <HAL_RCC_OscConfig+0xe4>
 800239e:	e014      	b.n	80023ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a0:	f7ff fc0a 	bl	8001bb8 <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a8:	f7ff fc06 	bl	8001bb8 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b64      	cmp	r3, #100	; 0x64
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e1e6      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ba:	4b53      	ldr	r3, [pc, #332]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f0      	bne.n	80023a8 <HAL_RCC_OscConfig+0x10c>
 80023c6:	e000      	b.n	80023ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d063      	beq.n	800249e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023d6:	4b4c      	ldr	r3, [pc, #304]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f003 030c 	and.w	r3, r3, #12
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00b      	beq.n	80023fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023e2:	4b49      	ldr	r3, [pc, #292]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f003 030c 	and.w	r3, r3, #12
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d11c      	bne.n	8002428 <HAL_RCC_OscConfig+0x18c>
 80023ee:	4b46      	ldr	r3, [pc, #280]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d116      	bne.n	8002428 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023fa:	4b43      	ldr	r3, [pc, #268]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d005      	beq.n	8002412 <HAL_RCC_OscConfig+0x176>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d001      	beq.n	8002412 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e1ba      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002412:	4b3d      	ldr	r3, [pc, #244]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	4939      	ldr	r1, [pc, #228]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002422:	4313      	orrs	r3, r2
 8002424:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002426:	e03a      	b.n	800249e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d020      	beq.n	8002472 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002430:	4b36      	ldr	r3, [pc, #216]	; (800250c <HAL_RCC_OscConfig+0x270>)
 8002432:	2201      	movs	r2, #1
 8002434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002436:	f7ff fbbf 	bl	8001bb8 <HAL_GetTick>
 800243a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243c:	e008      	b.n	8002450 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800243e:	f7ff fbbb 	bl	8001bb8 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	2b02      	cmp	r3, #2
 800244a:	d901      	bls.n	8002450 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800244c:	2303      	movs	r3, #3
 800244e:	e19b      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002450:	4b2d      	ldr	r3, [pc, #180]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	2b00      	cmp	r3, #0
 800245a:	d0f0      	beq.n	800243e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800245c:	4b2a      	ldr	r3, [pc, #168]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	695b      	ldr	r3, [r3, #20]
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	4927      	ldr	r1, [pc, #156]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 800246c:	4313      	orrs	r3, r2
 800246e:	600b      	str	r3, [r1, #0]
 8002470:	e015      	b.n	800249e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002472:	4b26      	ldr	r3, [pc, #152]	; (800250c <HAL_RCC_OscConfig+0x270>)
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002478:	f7ff fb9e 	bl	8001bb8 <HAL_GetTick>
 800247c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002480:	f7ff fb9a 	bl	8001bb8 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e17a      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002492:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f0      	bne.n	8002480 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d03a      	beq.n	8002520 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d019      	beq.n	80024e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024b2:	4b17      	ldr	r3, [pc, #92]	; (8002510 <HAL_RCC_OscConfig+0x274>)
 80024b4:	2201      	movs	r2, #1
 80024b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b8:	f7ff fb7e 	bl	8001bb8 <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c0:	f7ff fb7a 	bl	8001bb8 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e15a      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024d2:	4b0d      	ldr	r3, [pc, #52]	; (8002508 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024de:	2001      	movs	r0, #1
 80024e0:	f000 fad8 	bl	8002a94 <RCC_Delay>
 80024e4:	e01c      	b.n	8002520 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024e6:	4b0a      	ldr	r3, [pc, #40]	; (8002510 <HAL_RCC_OscConfig+0x274>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ec:	f7ff fb64 	bl	8001bb8 <HAL_GetTick>
 80024f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024f2:	e00f      	b.n	8002514 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024f4:	f7ff fb60 	bl	8001bb8 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d908      	bls.n	8002514 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002502:	2303      	movs	r3, #3
 8002504:	e140      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
 8002506:	bf00      	nop
 8002508:	40021000 	.word	0x40021000
 800250c:	42420000 	.word	0x42420000
 8002510:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002514:	4b9e      	ldr	r3, [pc, #632]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1e9      	bne.n	80024f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	2b00      	cmp	r3, #0
 800252a:	f000 80a6 	beq.w	800267a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800252e:	2300      	movs	r3, #0
 8002530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002532:	4b97      	ldr	r3, [pc, #604]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10d      	bne.n	800255a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800253e:	4b94      	ldr	r3, [pc, #592]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	4a93      	ldr	r2, [pc, #588]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002548:	61d3      	str	r3, [r2, #28]
 800254a:	4b91      	ldr	r3, [pc, #580]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002552:	60bb      	str	r3, [r7, #8]
 8002554:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002556:	2301      	movs	r3, #1
 8002558:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255a:	4b8e      	ldr	r3, [pc, #568]	; (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002562:	2b00      	cmp	r3, #0
 8002564:	d118      	bne.n	8002598 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002566:	4b8b      	ldr	r3, [pc, #556]	; (8002794 <HAL_RCC_OscConfig+0x4f8>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a8a      	ldr	r2, [pc, #552]	; (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800256c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002570:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002572:	f7ff fb21 	bl	8001bb8 <HAL_GetTick>
 8002576:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002578:	e008      	b.n	800258c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800257a:	f7ff fb1d 	bl	8001bb8 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b64      	cmp	r3, #100	; 0x64
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e0fd      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800258c:	4b81      	ldr	r3, [pc, #516]	; (8002794 <HAL_RCC_OscConfig+0x4f8>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002594:	2b00      	cmp	r3, #0
 8002596:	d0f0      	beq.n	800257a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d106      	bne.n	80025ae <HAL_RCC_OscConfig+0x312>
 80025a0:	4b7b      	ldr	r3, [pc, #492]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	4a7a      	ldr	r2, [pc, #488]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	6213      	str	r3, [r2, #32]
 80025ac:	e02d      	b.n	800260a <HAL_RCC_OscConfig+0x36e>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0x334>
 80025b6:	4b76      	ldr	r3, [pc, #472]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	4a75      	ldr	r2, [pc, #468]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025bc:	f023 0301 	bic.w	r3, r3, #1
 80025c0:	6213      	str	r3, [r2, #32]
 80025c2:	4b73      	ldr	r3, [pc, #460]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	4a72      	ldr	r2, [pc, #456]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025c8:	f023 0304 	bic.w	r3, r3, #4
 80025cc:	6213      	str	r3, [r2, #32]
 80025ce:	e01c      	b.n	800260a <HAL_RCC_OscConfig+0x36e>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	2b05      	cmp	r3, #5
 80025d6:	d10c      	bne.n	80025f2 <HAL_RCC_OscConfig+0x356>
 80025d8:	4b6d      	ldr	r3, [pc, #436]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	4a6c      	ldr	r2, [pc, #432]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025de:	f043 0304 	orr.w	r3, r3, #4
 80025e2:	6213      	str	r3, [r2, #32]
 80025e4:	4b6a      	ldr	r3, [pc, #424]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	4a69      	ldr	r2, [pc, #420]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025ea:	f043 0301 	orr.w	r3, r3, #1
 80025ee:	6213      	str	r3, [r2, #32]
 80025f0:	e00b      	b.n	800260a <HAL_RCC_OscConfig+0x36e>
 80025f2:	4b67      	ldr	r3, [pc, #412]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	4a66      	ldr	r2, [pc, #408]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80025f8:	f023 0301 	bic.w	r3, r3, #1
 80025fc:	6213      	str	r3, [r2, #32]
 80025fe:	4b64      	ldr	r3, [pc, #400]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002600:	6a1b      	ldr	r3, [r3, #32]
 8002602:	4a63      	ldr	r2, [pc, #396]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002604:	f023 0304 	bic.w	r3, r3, #4
 8002608:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d015      	beq.n	800263e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002612:	f7ff fad1 	bl	8001bb8 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261a:	f7ff facd 	bl	8001bb8 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	f241 3288 	movw	r2, #5000	; 0x1388
 8002628:	4293      	cmp	r3, r2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e0ab      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002630:	4b57      	ldr	r3, [pc, #348]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0ee      	beq.n	800261a <HAL_RCC_OscConfig+0x37e>
 800263c:	e014      	b.n	8002668 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263e:	f7ff fabb 	bl	8001bb8 <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002644:	e00a      	b.n	800265c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002646:	f7ff fab7 	bl	8001bb8 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	f241 3288 	movw	r2, #5000	; 0x1388
 8002654:	4293      	cmp	r3, r2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e095      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800265c:	4b4c      	ldr	r3, [pc, #304]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1ee      	bne.n	8002646 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002668:	7dfb      	ldrb	r3, [r7, #23]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d105      	bne.n	800267a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800266e:	4b48      	ldr	r3, [pc, #288]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	4a47      	ldr	r2, [pc, #284]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002674:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002678:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8081 	beq.w	8002786 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002684:	4b42      	ldr	r3, [pc, #264]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 030c 	and.w	r3, r3, #12
 800268c:	2b08      	cmp	r3, #8
 800268e:	d061      	beq.n	8002754 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	2b02      	cmp	r3, #2
 8002696:	d146      	bne.n	8002726 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002698:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <HAL_RCC_OscConfig+0x4fc>)
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269e:	f7ff fa8b 	bl	8001bb8 <HAL_GetTick>
 80026a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026a4:	e008      	b.n	80026b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a6:	f7ff fa87 	bl	8001bb8 <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d901      	bls.n	80026b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e067      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b8:	4b35      	ldr	r3, [pc, #212]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1f0      	bne.n	80026a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026cc:	d108      	bne.n	80026e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026ce:	4b30      	ldr	r3, [pc, #192]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	492d      	ldr	r1, [pc, #180]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80026dc:	4313      	orrs	r3, r2
 80026de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026e0:	4b2b      	ldr	r3, [pc, #172]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a19      	ldr	r1, [r3, #32]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f0:	430b      	orrs	r3, r1
 80026f2:	4927      	ldr	r1, [pc, #156]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 80026f4:	4313      	orrs	r3, r2
 80026f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026f8:	4b27      	ldr	r3, [pc, #156]	; (8002798 <HAL_RCC_OscConfig+0x4fc>)
 80026fa:	2201      	movs	r2, #1
 80026fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fe:	f7ff fa5b 	bl	8001bb8 <HAL_GetTick>
 8002702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002704:	e008      	b.n	8002718 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002706:	f7ff fa57 	bl	8001bb8 <HAL_GetTick>
 800270a:	4602      	mov	r2, r0
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	2b02      	cmp	r3, #2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e037      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002718:	4b1d      	ldr	r3, [pc, #116]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0f0      	beq.n	8002706 <HAL_RCC_OscConfig+0x46a>
 8002724:	e02f      	b.n	8002786 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002726:	4b1c      	ldr	r3, [pc, #112]	; (8002798 <HAL_RCC_OscConfig+0x4fc>)
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272c:	f7ff fa44 	bl	8001bb8 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002734:	f7ff fa40 	bl	8001bb8 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e020      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002746:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0x498>
 8002752:	e018      	b.n	8002786 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	69db      	ldr	r3, [r3, #28]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	e013      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <HAL_RCC_OscConfig+0x4f4>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a1b      	ldr	r3, [r3, #32]
 8002770:	429a      	cmp	r2, r3
 8002772:	d106      	bne.n	8002782 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d001      	beq.n	8002786 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e000      	b.n	8002788 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3718      	adds	r7, #24
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	40021000 	.word	0x40021000
 8002794:	40007000 	.word	0x40007000
 8002798:	42420060 	.word	0x42420060

0800279c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d101      	bne.n	80027b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e0d0      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027b0:	4b6a      	ldr	r3, [pc, #424]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d910      	bls.n	80027e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027be:	4b67      	ldr	r3, [pc, #412]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f023 0207 	bic.w	r2, r3, #7
 80027c6:	4965      	ldr	r1, [pc, #404]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ce:	4b63      	ldr	r3, [pc, #396]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d001      	beq.n	80027e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e0b8      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d020      	beq.n	800282e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027f8:	4b59      	ldr	r3, [pc, #356]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4a58      	ldr	r2, [pc, #352]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002802:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0308 	and.w	r3, r3, #8
 800280c:	2b00      	cmp	r3, #0
 800280e:	d005      	beq.n	800281c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002810:	4b53      	ldr	r3, [pc, #332]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	4a52      	ldr	r2, [pc, #328]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002816:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800281a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800281c:	4b50      	ldr	r3, [pc, #320]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	494d      	ldr	r1, [pc, #308]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 800282a:	4313      	orrs	r3, r2
 800282c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	d040      	beq.n	80028bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d107      	bne.n	8002852 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002842:	4b47      	ldr	r3, [pc, #284]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d115      	bne.n	800287a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e07f      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2b02      	cmp	r3, #2
 8002858:	d107      	bne.n	800286a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800285a:	4b41      	ldr	r3, [pc, #260]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d109      	bne.n	800287a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e073      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800286a:	4b3d      	ldr	r3, [pc, #244]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e06b      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800287a:	4b39      	ldr	r3, [pc, #228]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	f023 0203 	bic.w	r2, r3, #3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	4936      	ldr	r1, [pc, #216]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002888:	4313      	orrs	r3, r2
 800288a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800288c:	f7ff f994 	bl	8001bb8 <HAL_GetTick>
 8002890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002892:	e00a      	b.n	80028aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002894:	f7ff f990 	bl	8001bb8 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e053      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028aa:	4b2d      	ldr	r3, [pc, #180]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f003 020c 	and.w	r2, r3, #12
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d1eb      	bne.n	8002894 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028bc:	4b27      	ldr	r3, [pc, #156]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0307 	and.w	r3, r3, #7
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d210      	bcs.n	80028ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ca:	4b24      	ldr	r3, [pc, #144]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 0207 	bic.w	r2, r3, #7
 80028d2:	4922      	ldr	r1, [pc, #136]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028da:	4b20      	ldr	r3, [pc, #128]	; (800295c <HAL_RCC_ClockConfig+0x1c0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d001      	beq.n	80028ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e032      	b.n	8002952 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d008      	beq.n	800290a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f8:	4b19      	ldr	r3, [pc, #100]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	4916      	ldr	r1, [pc, #88]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002906:	4313      	orrs	r3, r2
 8002908:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b00      	cmp	r3, #0
 8002914:	d009      	beq.n	800292a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002916:	4b12      	ldr	r3, [pc, #72]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	691b      	ldr	r3, [r3, #16]
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	490e      	ldr	r1, [pc, #56]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002926:	4313      	orrs	r3, r2
 8002928:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800292a:	f000 f821 	bl	8002970 <HAL_RCC_GetSysClockFreq>
 800292e:	4602      	mov	r2, r0
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <HAL_RCC_ClockConfig+0x1c4>)
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	091b      	lsrs	r3, r3, #4
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	490a      	ldr	r1, [pc, #40]	; (8002964 <HAL_RCC_ClockConfig+0x1c8>)
 800293c:	5ccb      	ldrb	r3, [r1, r3]
 800293e:	fa22 f303 	lsr.w	r3, r2, r3
 8002942:	4a09      	ldr	r2, [pc, #36]	; (8002968 <HAL_RCC_ClockConfig+0x1cc>)
 8002944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002946:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_RCC_ClockConfig+0x1d0>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff f8f2 	bl	8001b34 <HAL_InitTick>

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	40022000 	.word	0x40022000
 8002960:	40021000 	.word	0x40021000
 8002964:	08004aec 	.word	0x08004aec
 8002968:	20000020 	.word	0x20000020
 800296c:	20000024 	.word	0x20000024

08002970 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002970:	b490      	push	{r4, r7}
 8002972:	b08a      	sub	sp, #40	; 0x28
 8002974:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002976:	4b2a      	ldr	r3, [pc, #168]	; (8002a20 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002978:	1d3c      	adds	r4, r7, #4
 800297a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800297c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002980:	f240 2301 	movw	r3, #513	; 0x201
 8002984:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	61fb      	str	r3, [r7, #28]
 800298a:	2300      	movs	r3, #0
 800298c:	61bb      	str	r3, [r7, #24]
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
 8002992:	2300      	movs	r3, #0
 8002994:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800299a:	4b22      	ldr	r3, [pc, #136]	; (8002a24 <HAL_RCC_GetSysClockFreq+0xb4>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f003 030c 	and.w	r3, r3, #12
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d002      	beq.n	80029b0 <HAL_RCC_GetSysClockFreq+0x40>
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d003      	beq.n	80029b6 <HAL_RCC_GetSysClockFreq+0x46>
 80029ae:	e02d      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029b0:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029b2:	623b      	str	r3, [r7, #32]
      break;
 80029b4:	e02d      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	0c9b      	lsrs	r3, r3, #18
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80029c2:	4413      	add	r3, r2
 80029c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80029c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d013      	beq.n	80029fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029d4:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <HAL_RCC_GetSysClockFreq+0xb4>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	0c5b      	lsrs	r3, r3, #17
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80029e2:	4413      	add	r3, r2
 80029e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80029e8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	4a0e      	ldr	r2, [pc, #56]	; (8002a28 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029ee:	fb02 f203 	mul.w	r2, r2, r3
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
 80029fa:	e004      	b.n	8002a06 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	4a0b      	ldr	r2, [pc, #44]	; (8002a2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a00:	fb02 f303 	mul.w	r3, r2, r3
 8002a04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a08:	623b      	str	r3, [r7, #32]
      break;
 8002a0a:	e002      	b.n	8002a12 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a0c:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a0e:	623b      	str	r3, [r7, #32]
      break;
 8002a10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a12:	6a3b      	ldr	r3, [r7, #32]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3728      	adds	r7, #40	; 0x28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bc90      	pop	{r4, r7}
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	08004adc 	.word	0x08004adc
 8002a24:	40021000 	.word	0x40021000
 8002a28:	007a1200 	.word	0x007a1200
 8002a2c:	003d0900 	.word	0x003d0900

08002a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a34:	4b02      	ldr	r3, [pc, #8]	; (8002a40 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a36:	681b      	ldr	r3, [r3, #0]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	20000020 	.word	0x20000020

08002a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a48:	f7ff fff2 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	4b05      	ldr	r3, [pc, #20]	; (8002a64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	0a1b      	lsrs	r3, r3, #8
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	4903      	ldr	r1, [pc, #12]	; (8002a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a5a:	5ccb      	ldrb	r3, [r1, r3]
 8002a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40021000 	.word	0x40021000
 8002a68:	08004afc 	.word	0x08004afc

08002a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a70:	f7ff ffde 	bl	8002a30 <HAL_RCC_GetHCLKFreq>
 8002a74:	4602      	mov	r2, r0
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	0adb      	lsrs	r3, r3, #11
 8002a7c:	f003 0307 	and.w	r3, r3, #7
 8002a80:	4903      	ldr	r1, [pc, #12]	; (8002a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a82:	5ccb      	ldrb	r3, [r1, r3]
 8002a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40021000 	.word	0x40021000
 8002a90:	08004afc 	.word	0x08004afc

08002a94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a9c:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <RCC_Delay+0x34>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	; (8002acc <RCC_Delay+0x38>)
 8002aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa6:	0a5b      	lsrs	r3, r3, #9
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	fb02 f303 	mul.w	r3, r2, r3
 8002aae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ab0:	bf00      	nop
  }
  while (Delay --);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	1e5a      	subs	r2, r3, #1
 8002ab6:	60fa      	str	r2, [r7, #12]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1f9      	bne.n	8002ab0 <RCC_Delay+0x1c>
}
 8002abc:	bf00      	nop
 8002abe:	bf00      	nop
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	20000020 	.word	0x20000020
 8002acc:	10624dd3 	.word	0x10624dd3

08002ad0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e041      	b.n	8002b66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7fe fe3c 	bl	8001774 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2202      	movs	r2, #2
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4610      	mov	r0, r2
 8002b10:	f000 fb80 	bl	8003214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3708      	adds	r7, #8
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bd80      	pop	{r7, pc}
	...

08002b70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d001      	beq.n	8002b88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e035      	b.n	8002bf4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	68da      	ldr	r2, [r3, #12]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 0201 	orr.w	r2, r2, #1
 8002b9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a16      	ldr	r2, [pc, #88]	; (8002c00 <HAL_TIM_Base_Start_IT+0x90>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d009      	beq.n	8002bbe <HAL_TIM_Base_Start_IT+0x4e>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb2:	d004      	beq.n	8002bbe <HAL_TIM_Base_Start_IT+0x4e>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a12      	ldr	r2, [pc, #72]	; (8002c04 <HAL_TIM_Base_Start_IT+0x94>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d111      	bne.n	8002be2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2b06      	cmp	r3, #6
 8002bce:	d010      	beq.n	8002bf2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f042 0201 	orr.w	r2, r2, #1
 8002bde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002be0:	e007      	b.n	8002bf2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 0201 	orr.w	r2, r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40012c00 	.word	0x40012c00
 8002c04:	40000400 	.word	0x40000400

08002c08 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e041      	b.n	8002c9e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 f839 	bl	8002ca6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2202      	movs	r2, #2
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3304      	adds	r3, #4
 8002c44:	4619      	mov	r1, r3
 8002c46:	4610      	mov	r0, r2
 8002c48:	f000 fae4 	bl	8003214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d122      	bne.n	8002d14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d11b      	bne.n	8002d14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f06f 0202 	mvn.w	r2, #2
 8002ce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 fa6f 	bl	80031de <HAL_TIM_IC_CaptureCallback>
 8002d00:	e005      	b.n	8002d0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 fa62 	bl	80031cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f000 fa71 	bl	80031f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2200      	movs	r2, #0
 8002d12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	f003 0304 	and.w	r3, r3, #4
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d122      	bne.n	8002d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	2b04      	cmp	r3, #4
 8002d2e:	d11b      	bne.n	8002d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f06f 0204 	mvn.w	r2, #4
 8002d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	699b      	ldr	r3, [r3, #24]
 8002d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 fa45 	bl	80031de <HAL_TIM_IC_CaptureCallback>
 8002d54:	e005      	b.n	8002d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fa38 	bl	80031cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f000 fa47 	bl	80031f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f003 0308 	and.w	r3, r3, #8
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d122      	bne.n	8002dbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f003 0308 	and.w	r3, r3, #8
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d11b      	bne.n	8002dbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f06f 0208 	mvn.w	r2, #8
 8002d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2204      	movs	r2, #4
 8002d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	69db      	ldr	r3, [r3, #28]
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fa1b 	bl	80031de <HAL_TIM_IC_CaptureCallback>
 8002da8:	e005      	b.n	8002db6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fa0e 	bl	80031cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 fa1d 	bl	80031f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	f003 0310 	and.w	r3, r3, #16
 8002dc6:	2b10      	cmp	r3, #16
 8002dc8:	d122      	bne.n	8002e10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f003 0310 	and.w	r3, r3, #16
 8002dd4:	2b10      	cmp	r3, #16
 8002dd6:	d11b      	bne.n	8002e10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f06f 0210 	mvn.w	r2, #16
 8002de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2208      	movs	r2, #8
 8002de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	69db      	ldr	r3, [r3, #28]
 8002dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 f9f1 	bl	80031de <HAL_TIM_IC_CaptureCallback>
 8002dfc:	e005      	b.n	8002e0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 f9e4 	bl	80031cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f000 f9f3 	bl	80031f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d10e      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d107      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f06f 0201 	mvn.w	r2, #1
 8002e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f7fe faaa 	bl	8001390 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e46:	2b80      	cmp	r3, #128	; 0x80
 8002e48:	d10e      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e54:	2b80      	cmp	r3, #128	; 0x80
 8002e56:	d107      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 fcad 	bl	80037c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e72:	2b40      	cmp	r3, #64	; 0x40
 8002e74:	d10e      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e80:	2b40      	cmp	r3, #64	; 0x40
 8002e82:	d107      	bne.n	8002e94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f9b7 	bl	8003202 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0320 	and.w	r3, r3, #32
 8002e9e:	2b20      	cmp	r3, #32
 8002ea0:	d10e      	bne.n	8002ec0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	f003 0320 	and.w	r3, r3, #32
 8002eac:	2b20      	cmp	r3, #32
 8002eae:	d107      	bne.n	8002ec0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f06f 0220 	mvn.w	r2, #32
 8002eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 fc78 	bl	80037b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d101      	bne.n	8002ee2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	e0ac      	b.n	800303c <HAL_TIM_PWM_ConfigChannel+0x174>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	f200 809f 	bhi.w	8003030 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002ef2:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef8:	08002f2d 	.word	0x08002f2d
 8002efc:	08003031 	.word	0x08003031
 8002f00:	08003031 	.word	0x08003031
 8002f04:	08003031 	.word	0x08003031
 8002f08:	08002f6d 	.word	0x08002f6d
 8002f0c:	08003031 	.word	0x08003031
 8002f10:	08003031 	.word	0x08003031
 8002f14:	08003031 	.word	0x08003031
 8002f18:	08002faf 	.word	0x08002faf
 8002f1c:	08003031 	.word	0x08003031
 8002f20:	08003031 	.word	0x08003031
 8002f24:	08003031 	.word	0x08003031
 8002f28:	08002fef 	.word	0x08002fef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	68b9      	ldr	r1, [r7, #8]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 f9c6 	bl	80032c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699a      	ldr	r2, [r3, #24]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f042 0208 	orr.w	r2, r2, #8
 8002f46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 0204 	bic.w	r2, r2, #4
 8002f56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6999      	ldr	r1, [r3, #24]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	691a      	ldr	r2, [r3, #16]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	619a      	str	r2, [r3, #24]
      break;
 8002f6a:	e062      	b.n	8003032 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68b9      	ldr	r1, [r7, #8]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fa0c 	bl	8003390 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	699a      	ldr	r2, [r3, #24]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6999      	ldr	r1, [r3, #24]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	021a      	lsls	r2, r3, #8
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	619a      	str	r2, [r3, #24]
      break;
 8002fac:	e041      	b.n	8003032 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68b9      	ldr	r1, [r7, #8]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f000 fa55 	bl	8003464 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69da      	ldr	r2, [r3, #28]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f042 0208 	orr.w	r2, r2, #8
 8002fc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	69da      	ldr	r2, [r3, #28]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 0204 	bic.w	r2, r2, #4
 8002fd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	69d9      	ldr	r1, [r3, #28]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	61da      	str	r2, [r3, #28]
      break;
 8002fec:	e021      	b.n	8003032 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68b9      	ldr	r1, [r7, #8]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 fa9f 	bl	8003538 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	69da      	ldr	r2, [r3, #28]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003008:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	69da      	ldr	r2, [r3, #28]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003018:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	69d9      	ldr	r1, [r3, #28]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	021a      	lsls	r2, r3, #8
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	61da      	str	r2, [r3, #28]
      break;
 800302e:	e000      	b.n	8003032 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003030:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003054:	2b01      	cmp	r3, #1
 8003056:	d101      	bne.n	800305c <HAL_TIM_ConfigClockSource+0x18>
 8003058:	2302      	movs	r3, #2
 800305a:	e0b3      	b.n	80031c4 <HAL_TIM_ConfigClockSource+0x180>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800307a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003082:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003094:	d03e      	beq.n	8003114 <HAL_TIM_ConfigClockSource+0xd0>
 8003096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800309a:	f200 8087 	bhi.w	80031ac <HAL_TIM_ConfigClockSource+0x168>
 800309e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a2:	f000 8085 	beq.w	80031b0 <HAL_TIM_ConfigClockSource+0x16c>
 80030a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030aa:	d87f      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030ac:	2b70      	cmp	r3, #112	; 0x70
 80030ae:	d01a      	beq.n	80030e6 <HAL_TIM_ConfigClockSource+0xa2>
 80030b0:	2b70      	cmp	r3, #112	; 0x70
 80030b2:	d87b      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030b4:	2b60      	cmp	r3, #96	; 0x60
 80030b6:	d050      	beq.n	800315a <HAL_TIM_ConfigClockSource+0x116>
 80030b8:	2b60      	cmp	r3, #96	; 0x60
 80030ba:	d877      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030bc:	2b50      	cmp	r3, #80	; 0x50
 80030be:	d03c      	beq.n	800313a <HAL_TIM_ConfigClockSource+0xf6>
 80030c0:	2b50      	cmp	r3, #80	; 0x50
 80030c2:	d873      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030c4:	2b40      	cmp	r3, #64	; 0x40
 80030c6:	d058      	beq.n	800317a <HAL_TIM_ConfigClockSource+0x136>
 80030c8:	2b40      	cmp	r3, #64	; 0x40
 80030ca:	d86f      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030cc:	2b30      	cmp	r3, #48	; 0x30
 80030ce:	d064      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x156>
 80030d0:	2b30      	cmp	r3, #48	; 0x30
 80030d2:	d86b      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	d060      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x156>
 80030d8:	2b20      	cmp	r3, #32
 80030da:	d867      	bhi.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d05c      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x156>
 80030e0:	2b10      	cmp	r3, #16
 80030e2:	d05a      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80030e4:	e062      	b.n	80031ac <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6818      	ldr	r0, [r3, #0]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	6899      	ldr	r1, [r3, #8]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	f000 fae4 	bl	80036c2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003108:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	609a      	str	r2, [r3, #8]
      break;
 8003112:	e04e      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6818      	ldr	r0, [r3, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	6899      	ldr	r1, [r3, #8]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	f000 facd 	bl	80036c2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689a      	ldr	r2, [r3, #8]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003136:	609a      	str	r2, [r3, #8]
      break;
 8003138:	e03b      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6818      	ldr	r0, [r3, #0]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	6859      	ldr	r1, [r3, #4]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	461a      	mov	r2, r3
 8003148:	f000 fa44 	bl	80035d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2150      	movs	r1, #80	; 0x50
 8003152:	4618      	mov	r0, r3
 8003154:	f000 fa9b 	bl	800368e <TIM_ITRx_SetConfig>
      break;
 8003158:	e02b      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6818      	ldr	r0, [r3, #0]
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	6859      	ldr	r1, [r3, #4]
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	461a      	mov	r2, r3
 8003168:	f000 fa62 	bl	8003630 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2160      	movs	r1, #96	; 0x60
 8003172:	4618      	mov	r0, r3
 8003174:	f000 fa8b 	bl	800368e <TIM_ITRx_SetConfig>
      break;
 8003178:	e01b      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6818      	ldr	r0, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6859      	ldr	r1, [r3, #4]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	461a      	mov	r2, r3
 8003188:	f000 fa24 	bl	80035d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2140      	movs	r1, #64	; 0x40
 8003192:	4618      	mov	r0, r3
 8003194:	f000 fa7b 	bl	800368e <TIM_ITRx_SetConfig>
      break;
 8003198:	e00b      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4619      	mov	r1, r3
 80031a4:	4610      	mov	r0, r2
 80031a6:	f000 fa72 	bl	800368e <TIM_ITRx_SetConfig>
        break;
 80031aa:	e002      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80031ac:	bf00      	nop
 80031ae:	e000      	b.n	80031b2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80031b0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3710      	adds	r7, #16
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031e6:	bf00      	nop
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr

080031f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bc80      	pop	{r7}
 8003200:	4770      	bx	lr

08003202 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003202:	b480      	push	{r7}
 8003204:	b083      	sub	sp, #12
 8003206:	af00      	add	r7, sp, #0
 8003208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800320a:	bf00      	nop
 800320c:	370c      	adds	r7, #12
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr

08003214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a25      	ldr	r2, [pc, #148]	; (80032bc <TIM_Base_SetConfig+0xa8>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d007      	beq.n	800323c <TIM_Base_SetConfig+0x28>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003232:	d003      	beq.n	800323c <TIM_Base_SetConfig+0x28>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a22      	ldr	r2, [pc, #136]	; (80032c0 <TIM_Base_SetConfig+0xac>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d108      	bne.n	800324e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003242:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	68fa      	ldr	r2, [r7, #12]
 800324a:	4313      	orrs	r3, r2
 800324c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a1a      	ldr	r2, [pc, #104]	; (80032bc <TIM_Base_SetConfig+0xa8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d007      	beq.n	8003266 <TIM_Base_SetConfig+0x52>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800325c:	d003      	beq.n	8003266 <TIM_Base_SetConfig+0x52>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a17      	ldr	r2, [pc, #92]	; (80032c0 <TIM_Base_SetConfig+0xac>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d108      	bne.n	8003278 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800326c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4313      	orrs	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a07      	ldr	r2, [pc, #28]	; (80032bc <TIM_Base_SetConfig+0xa8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d103      	bne.n	80032ac <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	691a      	ldr	r2, [r3, #16]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	615a      	str	r2, [r3, #20]
}
 80032b2:	bf00      	nop
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr
 80032bc:	40012c00 	.word	0x40012c00
 80032c0:	40000400 	.word	0x40000400

080032c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	f023 0201 	bic.w	r2, r3, #1
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f023 0303 	bic.w	r3, r3, #3
 80032fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	4313      	orrs	r3, r2
 8003304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f023 0302 	bic.w	r3, r3, #2
 800330c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4313      	orrs	r3, r2
 8003316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a1c      	ldr	r2, [pc, #112]	; (800338c <TIM_OC1_SetConfig+0xc8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d10c      	bne.n	800333a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	f023 0308 	bic.w	r3, r3, #8
 8003326:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	4313      	orrs	r3, r2
 8003330:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f023 0304 	bic.w	r3, r3, #4
 8003338:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a13      	ldr	r2, [pc, #76]	; (800338c <TIM_OC1_SetConfig+0xc8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d111      	bne.n	8003366 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	4313      	orrs	r3, r2
 800335a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	4313      	orrs	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	621a      	str	r2, [r3, #32]
}
 8003380:	bf00      	nop
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40012c00 	.word	0x40012c00

08003390 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003390:	b480      	push	{r7}
 8003392:	b087      	sub	sp, #28
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	f023 0210 	bic.w	r2, r3, #16
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	021b      	lsls	r3, r3, #8
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f023 0320 	bic.w	r3, r3, #32
 80033da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	697a      	ldr	r2, [r7, #20]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	4a1d      	ldr	r2, [pc, #116]	; (8003460 <TIM_OC2_SetConfig+0xd0>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d10d      	bne.n	800340c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	4313      	orrs	r3, r2
 8003402:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800340a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a14      	ldr	r2, [pc, #80]	; (8003460 <TIM_OC2_SetConfig+0xd0>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d113      	bne.n	800343c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800341a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003422:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	695b      	ldr	r3, [r3, #20]
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	699b      	ldr	r3, [r3, #24]
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4313      	orrs	r3, r2
 800343a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68fa      	ldr	r2, [r7, #12]
 8003446:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	621a      	str	r2, [r3, #32]
}
 8003456:	bf00      	nop
 8003458:	371c      	adds	r7, #28
 800345a:	46bd      	mov	sp, r7
 800345c:	bc80      	pop	{r7}
 800345e:	4770      	bx	lr
 8003460:	40012c00 	.word	0x40012c00

08003464 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003464:	b480      	push	{r7}
 8003466:	b087      	sub	sp, #28
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	69db      	ldr	r3, [r3, #28]
 800348a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f023 0303 	bic.w	r3, r3, #3
 800349a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	021b      	lsls	r3, r3, #8
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a1d      	ldr	r2, [pc, #116]	; (8003534 <TIM_OC3_SetConfig+0xd0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d10d      	bne.n	80034de <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	021b      	lsls	r3, r3, #8
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a14      	ldr	r2, [pc, #80]	; (8003534 <TIM_OC3_SetConfig+0xd0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d113      	bne.n	800350e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	011b      	lsls	r3, r3, #4
 80034fc:	693a      	ldr	r2, [r7, #16]
 80034fe:	4313      	orrs	r3, r2
 8003500:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	4313      	orrs	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	621a      	str	r2, [r3, #32]
}
 8003528:	bf00      	nop
 800352a:	371c      	adds	r7, #28
 800352c:	46bd      	mov	sp, r7
 800352e:	bc80      	pop	{r7}
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40012c00 	.word	0x40012c00

08003538 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
 8003552:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800356e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	021b      	lsls	r3, r3, #8
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	4313      	orrs	r3, r2
 800357a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003582:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	031b      	lsls	r3, r3, #12
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a0f      	ldr	r2, [pc, #60]	; (80035d0 <TIM_OC4_SetConfig+0x98>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d109      	bne.n	80035ac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800359e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	019b      	lsls	r3, r3, #6
 80035a6:	697a      	ldr	r2, [r7, #20]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	621a      	str	r2, [r3, #32]
}
 80035c6:	bf00      	nop
 80035c8:	371c      	adds	r7, #28
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr
 80035d0:	40012c00 	.word	0x40012c00

080035d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	f023 0201 	bic.w	r2, r3, #1
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	011b      	lsls	r3, r3, #4
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	4313      	orrs	r3, r2
 8003608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f023 030a 	bic.w	r3, r3, #10
 8003610:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	4313      	orrs	r3, r2
 8003618:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	697a      	ldr	r2, [r7, #20]
 8003624:	621a      	str	r2, [r3, #32]
}
 8003626:	bf00      	nop
 8003628:	371c      	adds	r7, #28
 800362a:	46bd      	mov	sp, r7
 800362c:	bc80      	pop	{r7}
 800362e:	4770      	bx	lr

08003630 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	60f8      	str	r0, [r7, #12]
 8003638:	60b9      	str	r1, [r7, #8]
 800363a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a1b      	ldr	r3, [r3, #32]
 8003640:	f023 0210 	bic.w	r2, r3, #16
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800365a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	031b      	lsls	r3, r3, #12
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	4313      	orrs	r3, r2
 8003664:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800366c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	697a      	ldr	r2, [r7, #20]
 800367c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	621a      	str	r2, [r3, #32]
}
 8003684:	bf00      	nop
 8003686:	371c      	adds	r7, #28
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr

0800368e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800368e:	b480      	push	{r7}
 8003690:	b085      	sub	sp, #20
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
 8003696:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036a6:	683a      	ldr	r2, [r7, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	f043 0307 	orr.w	r3, r3, #7
 80036b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68fa      	ldr	r2, [r7, #12]
 80036b6:	609a      	str	r2, [r3, #8]
}
 80036b8:	bf00      	nop
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr

080036c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b087      	sub	sp, #28
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036dc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	021a      	lsls	r2, r3, #8
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	431a      	orrs	r2, r3
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	609a      	str	r2, [r3, #8]
}
 80036f6:	bf00      	nop
 80036f8:	371c      	adds	r7, #28
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bc80      	pop	{r7}
 80036fe:	4770      	bx	lr

08003700 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003710:	2b01      	cmp	r3, #1
 8003712:	d101      	bne.n	8003718 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003714:	2302      	movs	r3, #2
 8003716:	e041      	b.n	800379c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800373e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4313      	orrs	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a14      	ldr	r2, [pc, #80]	; (80037a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d009      	beq.n	8003770 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003764:	d004      	beq.n	8003770 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a10      	ldr	r2, [pc, #64]	; (80037ac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d10c      	bne.n	800378a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003776:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	4313      	orrs	r3, r2
 8003780:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	4618      	mov	r0, r3
 800379e:	3714      	adds	r7, #20
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bc80      	pop	{r7}
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	40012c00 	.word	0x40012c00
 80037ac:	40000400 	.word	0x40000400

080037b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	bc80      	pop	{r7}
 80037c0:	4770      	bx	lr

080037c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b083      	sub	sp, #12
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e03f      	b.n	8003866 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d106      	bne.n	8003800 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f7fe f824 	bl	8001848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2224      	movs	r2, #36	; 0x24
 8003804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003816:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 fc25 	bl	8004068 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800382c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695a      	ldr	r2, [r3, #20]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800383c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68da      	ldr	r2, [r3, #12]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800384c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2220      	movs	r2, #32
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b08a      	sub	sp, #40	; 0x28
 8003872:	af02      	add	r7, sp, #8
 8003874:	60f8      	str	r0, [r7, #12]
 8003876:	60b9      	str	r1, [r7, #8]
 8003878:	603b      	str	r3, [r7, #0]
 800387a:	4613      	mov	r3, r2
 800387c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b20      	cmp	r3, #32
 800388c:	d17c      	bne.n	8003988 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d002      	beq.n	800389a <HAL_UART_Transmit+0x2c>
 8003894:	88fb      	ldrh	r3, [r7, #6]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e075      	b.n	800398a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d101      	bne.n	80038ac <HAL_UART_Transmit+0x3e>
 80038a8:	2302      	movs	r3, #2
 80038aa:	e06e      	b.n	800398a <HAL_UART_Transmit+0x11c>
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2221      	movs	r2, #33	; 0x21
 80038be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038c2:	f7fe f979 	bl	8001bb8 <HAL_GetTick>
 80038c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	88fa      	ldrh	r2, [r7, #6]
 80038cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	88fa      	ldrh	r2, [r7, #6]
 80038d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038dc:	d108      	bne.n	80038f0 <HAL_UART_Transmit+0x82>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d104      	bne.n	80038f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80038e6:	2300      	movs	r3, #0
 80038e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	61bb      	str	r3, [r7, #24]
 80038ee:	e003      	b.n	80038f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038f4:	2300      	movs	r3, #0
 80038f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003900:	e02a      	b.n	8003958 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2200      	movs	r2, #0
 800390a:	2180      	movs	r1, #128	; 0x80
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 fa11 	bl	8003d34 <UART_WaitOnFlagUntilTimeout>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e036      	b.n	800398a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10b      	bne.n	800393a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	881b      	ldrh	r3, [r3, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003930:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	3302      	adds	r3, #2
 8003936:	61bb      	str	r3, [r7, #24]
 8003938:	e007      	b.n	800394a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	781a      	ldrb	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	3301      	adds	r3, #1
 8003948:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800394e:	b29b      	uxth	r3, r3
 8003950:	3b01      	subs	r3, #1
 8003952:	b29a      	uxth	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800395c:	b29b      	uxth	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1cf      	bne.n	8003902 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2200      	movs	r2, #0
 800396a:	2140      	movs	r1, #64	; 0x40
 800396c:	68f8      	ldr	r0, [r7, #12]
 800396e:	f000 f9e1 	bl	8003d34 <UART_WaitOnFlagUntilTimeout>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d001      	beq.n	800397c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e006      	b.n	800398a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2220      	movs	r2, #32
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	e000      	b.n	800398a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003988:	2302      	movs	r3, #2
  }
}
 800398a:	4618      	mov	r0, r3
 800398c:	3720      	adds	r7, #32
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b08a      	sub	sp, #40	; 0x28
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80039b8:	2300      	movs	r3, #0
 80039ba:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80039bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10d      	bne.n	80039e6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	f003 0320 	and.w	r3, r3, #32
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d008      	beq.n	80039e6 <HAL_UART_IRQHandler+0x52>
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d003      	beq.n	80039e6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 fa99 	bl	8003f16 <UART_Receive_IT>
      return;
 80039e4:	e17b      	b.n	8003cde <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f000 80b1 	beq.w	8003b50 <HAL_UART_IRQHandler+0x1bc>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d105      	bne.n	8003a04 <HAL_UART_IRQHandler+0x70>
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	f000 80a6 	beq.w	8003b50 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00a      	beq.n	8003a24 <HAL_UART_IRQHandler+0x90>
 8003a0e:	6a3b      	ldr	r3, [r7, #32]
 8003a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1c:	f043 0201 	orr.w	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	f003 0304 	and.w	r3, r3, #4
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_UART_IRQHandler+0xb0>
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	f003 0301 	and.w	r3, r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d005      	beq.n	8003a44 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3c:	f043 0202 	orr.w	r2, r3, #2
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d00a      	beq.n	8003a64 <HAL_UART_IRQHandler+0xd0>
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	f003 0301 	and.w	r3, r3, #1
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d005      	beq.n	8003a64 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5c:	f043 0204 	orr.w	r2, r3, #4
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00f      	beq.n	8003a8e <HAL_UART_IRQHandler+0xfa>
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
 8003a70:	f003 0320 	and.w	r3, r3, #32
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d104      	bne.n	8003a82 <HAL_UART_IRQHandler+0xee>
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	f043 0208 	orr.w	r2, r3, #8
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	f000 811e 	beq.w	8003cd4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9a:	f003 0320 	and.w	r3, r3, #32
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d007      	beq.n	8003ab2 <HAL_UART_IRQHandler+0x11e>
 8003aa2:	6a3b      	ldr	r3, [r7, #32]
 8003aa4:	f003 0320 	and.w	r3, r3, #32
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d002      	beq.n	8003ab2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fa32 	bl	8003f16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	695b      	ldr	r3, [r3, #20]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bf14      	ite	ne
 8003ac0:	2301      	movne	r3, #1
 8003ac2:	2300      	moveq	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	f003 0308 	and.w	r3, r3, #8
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d102      	bne.n	8003ada <HAL_UART_IRQHandler+0x146>
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d031      	beq.n	8003b3e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f974 	bl	8003dc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d023      	beq.n	8003b36 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695a      	ldr	r2, [r3, #20]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003afc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d013      	beq.n	8003b2e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0a:	4a76      	ldr	r2, [pc, #472]	; (8003ce4 <HAL_UART_IRQHandler+0x350>)
 8003b0c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fe f9a2 	bl	8001e5c <HAL_DMA_Abort_IT>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d016      	beq.n	8003b4c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b24:	687a      	ldr	r2, [r7, #4]
 8003b26:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b28:	4610      	mov	r0, r2
 8003b2a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b2c:	e00e      	b.n	8003b4c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 f8ec 	bl	8003d0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b34:	e00a      	b.n	8003b4c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 f8e8 	bl	8003d0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b3c:	e006      	b.n	8003b4c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f000 f8e4 	bl	8003d0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003b4a:	e0c3      	b.n	8003cd4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b4c:	bf00      	nop
    return;
 8003b4e:	e0c1      	b.n	8003cd4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	f040 80a1 	bne.w	8003c9c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 809b 	beq.w	8003c9c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003b66:	6a3b      	ldr	r3, [r7, #32]
 8003b68:	f003 0310 	and.w	r3, r3, #16
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f000 8095 	beq.w	8003c9c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b72:	2300      	movs	r3, #0
 8003b74:	60fb      	str	r3, [r7, #12]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d04e      	beq.n	8003c34 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003ba0:	8a3b      	ldrh	r3, [r7, #16]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 8098 	beq.w	8003cd8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003bac:	8a3a      	ldrh	r2, [r7, #16]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	f080 8092 	bcs.w	8003cd8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	8a3a      	ldrh	r2, [r7, #16]
 8003bb8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b20      	cmp	r3, #32
 8003bc2:	d02b      	beq.n	8003c1c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bd2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695a      	ldr	r2, [r3, #20]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0201 	bic.w	r2, r2, #1
 8003be2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	695a      	ldr	r2, [r3, #20]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2220      	movs	r2, #32
 8003bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68da      	ldr	r2, [r3, #12]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 0210 	bic.w	r2, r2, #16
 8003c10:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe f8e5 	bl	8001de6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f876 	bl	8003d1e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003c32:	e051      	b.n	8003cd8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d047      	beq.n	8003cdc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8003c4c:	8a7b      	ldrh	r3, [r7, #18]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d044      	beq.n	8003cdc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68da      	ldr	r2, [r3, #12]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003c60:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	695a      	ldr	r2, [r3, #20]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0201 	bic.w	r2, r2, #1
 8003c70:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2220      	movs	r2, #32
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68da      	ldr	r2, [r3, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 0210 	bic.w	r2, r2, #16
 8003c8e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c90:	8a7b      	ldrh	r3, [r7, #18]
 8003c92:	4619      	mov	r1, r3
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f842 	bl	8003d1e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003c9a:	e01f      	b.n	8003cdc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d008      	beq.n	8003cb8 <HAL_UART_IRQHandler+0x324>
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d003      	beq.n	8003cb8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f000 f8c9 	bl	8003e48 <UART_Transmit_IT>
    return;
 8003cb6:	e012      	b.n	8003cde <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00d      	beq.n	8003cde <HAL_UART_IRQHandler+0x34a>
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d008      	beq.n	8003cde <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f000 f90a 	bl	8003ee6 <UART_EndTransmit_IT>
    return;
 8003cd2:	e004      	b.n	8003cde <HAL_UART_IRQHandler+0x34a>
    return;
 8003cd4:	bf00      	nop
 8003cd6:	e002      	b.n	8003cde <HAL_UART_IRQHandler+0x34a>
      return;
 8003cd8:	bf00      	nop
 8003cda:	e000      	b.n	8003cde <HAL_UART_IRQHandler+0x34a>
      return;
 8003cdc:	bf00      	nop
  }
}
 8003cde:	3728      	adds	r7, #40	; 0x28
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	08003e21 	.word	0x08003e21

08003ce8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr

08003cfa <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cfa:	b480      	push	{r7}
 8003cfc:	b083      	sub	sp, #12
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003d02:	bf00      	nop
 8003d04:	370c      	adds	r7, #12
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bc80      	pop	{r7}
 8003d0a:	4770      	bx	lr

08003d0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bc80      	pop	{r7}
 8003d1c:	4770      	bx	lr

08003d1e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	b083      	sub	sp, #12
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	6078      	str	r0, [r7, #4]
 8003d26:	460b      	mov	r3, r1
 8003d28:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr

08003d34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	603b      	str	r3, [r7, #0]
 8003d40:	4613      	mov	r3, r2
 8003d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d44:	e02c      	b.n	8003da0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4c:	d028      	beq.n	8003da0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d007      	beq.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d54:	f7fd ff30 	bl	8001bb8 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d21d      	bcs.n	8003da0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	695a      	ldr	r2, [r3, #20]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0201 	bic.w	r2, r2, #1
 8003d82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e00f      	b.n	8003dc0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	4013      	ands	r3, r2
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	bf0c      	ite	eq
 8003db0:	2301      	moveq	r3, #1
 8003db2:	2300      	movne	r3, #0
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	461a      	mov	r2, r3
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d0c3      	beq.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003dde:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695a      	ldr	r2, [r3, #20]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0201 	bic.w	r2, r2, #1
 8003dee:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d107      	bne.n	8003e08 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0210 	bic.w	r2, r2, #16
 8003e06:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bc80      	pop	{r7}
 8003e1e:	4770      	bx	lr

08003e20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f7ff ff66 	bl	8003d0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e40:	bf00      	nop
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b21      	cmp	r3, #33	; 0x21
 8003e5a:	d13e      	bne.n	8003eda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e64:	d114      	bne.n	8003e90 <UART_Transmit_IT+0x48>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d110      	bne.n	8003e90 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	461a      	mov	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	1c9a      	adds	r2, r3, #2
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	621a      	str	r2, [r3, #32]
 8003e8e:	e008      	b.n	8003ea2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a1b      	ldr	r3, [r3, #32]
 8003e94:	1c59      	adds	r1, r3, #1
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6211      	str	r1, [r2, #32]
 8003e9a:	781a      	ldrb	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	4619      	mov	r1, r3
 8003eb0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10f      	bne.n	8003ed6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68da      	ldr	r2, [r3, #12]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ec4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ed4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	e000      	b.n	8003edc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003eda:	2302      	movs	r3, #2
  }
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr

08003ee6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b082      	sub	sp, #8
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68da      	ldr	r2, [r3, #12]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003efc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2220      	movs	r2, #32
 8003f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff feee 	bl	8003ce8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b086      	sub	sp, #24
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b22      	cmp	r3, #34	; 0x22
 8003f28:	f040 8099 	bne.w	800405e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f34:	d117      	bne.n	8003f66 <UART_Receive_IT+0x50>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d113      	bne.n	8003f66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f46:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5e:	1c9a      	adds	r2, r3, #2
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	629a      	str	r2, [r3, #40]	; 0x28
 8003f64:	e026      	b.n	8003fb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f78:	d007      	beq.n	8003f8a <UART_Receive_IT+0x74>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10a      	bne.n	8003f98 <UART_Receive_IT+0x82>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	b2da      	uxtb	r2, r3
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	701a      	strb	r2, [r3, #0]
 8003f96:	e008      	b.n	8003faa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fae:	1c5a      	adds	r2, r3, #1
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	3b01      	subs	r3, #1
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d148      	bne.n	800405a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68da      	ldr	r2, [r3, #12]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0220 	bic.w	r2, r2, #32
 8003fd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68da      	ldr	r2, [r3, #12]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fe6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	695a      	ldr	r2, [r3, #20]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0201 	bic.w	r2, r2, #1
 8003ff6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004004:	2b01      	cmp	r3, #1
 8004006:	d123      	bne.n	8004050 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0210 	bic.w	r2, r2, #16
 800401c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0310 	and.w	r3, r3, #16
 8004028:	2b10      	cmp	r3, #16
 800402a:	d10a      	bne.n	8004042 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800402c:	2300      	movs	r3, #0
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004046:	4619      	mov	r1, r3
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7ff fe68 	bl	8003d1e <HAL_UARTEx_RxEventCallback>
 800404e:	e002      	b.n	8004056 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f7ff fe52 	bl	8003cfa <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004056:	2300      	movs	r3, #0
 8004058:	e002      	b.n	8004060 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800405a:	2300      	movs	r3, #0
 800405c:	e000      	b.n	8004060 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800405e:	2302      	movs	r3, #2
  }
}
 8004060:	4618      	mov	r0, r3
 8004062:	3718      	adds	r7, #24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	430a      	orrs	r2, r1
 8004084:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689a      	ldr	r2, [r3, #8]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	431a      	orrs	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	695b      	ldr	r3, [r3, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80040a2:	f023 030c 	bic.w	r3, r3, #12
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	6812      	ldr	r2, [r2, #0]
 80040aa:	68b9      	ldr	r1, [r7, #8]
 80040ac:	430b      	orrs	r3, r1
 80040ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699a      	ldr	r2, [r3, #24]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a2c      	ldr	r2, [pc, #176]	; (800417c <UART_SetConfig+0x114>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d103      	bne.n	80040d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040d0:	f7fe fccc 	bl	8002a6c <HAL_RCC_GetPCLK2Freq>
 80040d4:	60f8      	str	r0, [r7, #12]
 80040d6:	e002      	b.n	80040de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040d8:	f7fe fcb4 	bl	8002a44 <HAL_RCC_GetPCLK1Freq>
 80040dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009a      	lsls	r2, r3, #2
 80040e8:	441a      	add	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040f4:	4a22      	ldr	r2, [pc, #136]	; (8004180 <UART_SetConfig+0x118>)
 80040f6:	fba2 2303 	umull	r2, r3, r2, r3
 80040fa:	095b      	lsrs	r3, r3, #5
 80040fc:	0119      	lsls	r1, r3, #4
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4613      	mov	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	4413      	add	r3, r2
 8004106:	009a      	lsls	r2, r3, #2
 8004108:	441a      	add	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	fbb2 f2f3 	udiv	r2, r2, r3
 8004114:	4b1a      	ldr	r3, [pc, #104]	; (8004180 <UART_SetConfig+0x118>)
 8004116:	fba3 0302 	umull	r0, r3, r3, r2
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	2064      	movs	r0, #100	; 0x64
 800411e:	fb00 f303 	mul.w	r3, r0, r3
 8004122:	1ad3      	subs	r3, r2, r3
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	3332      	adds	r3, #50	; 0x32
 8004128:	4a15      	ldr	r2, [pc, #84]	; (8004180 <UART_SetConfig+0x118>)
 800412a:	fba2 2303 	umull	r2, r3, r2, r3
 800412e:	095b      	lsrs	r3, r3, #5
 8004130:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004134:	4419      	add	r1, r3
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	009a      	lsls	r2, r3, #2
 8004140:	441a      	add	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	fbb2 f2f3 	udiv	r2, r2, r3
 800414c:	4b0c      	ldr	r3, [pc, #48]	; (8004180 <UART_SetConfig+0x118>)
 800414e:	fba3 0302 	umull	r0, r3, r3, r2
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	2064      	movs	r0, #100	; 0x64
 8004156:	fb00 f303 	mul.w	r3, r0, r3
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	3332      	adds	r3, #50	; 0x32
 8004160:	4a07      	ldr	r2, [pc, #28]	; (8004180 <UART_SetConfig+0x118>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	f003 020f 	and.w	r2, r3, #15
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	440a      	add	r2, r1
 8004172:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004174:	bf00      	nop
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	40013800 	.word	0x40013800
 8004180:	51eb851f 	.word	0x51eb851f

08004184 <__errno>:
 8004184:	4b01      	ldr	r3, [pc, #4]	; (800418c <__errno+0x8>)
 8004186:	6818      	ldr	r0, [r3, #0]
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	2000002c 	.word	0x2000002c

08004190 <__libc_init_array>:
 8004190:	b570      	push	{r4, r5, r6, lr}
 8004192:	2600      	movs	r6, #0
 8004194:	4d0c      	ldr	r5, [pc, #48]	; (80041c8 <__libc_init_array+0x38>)
 8004196:	4c0d      	ldr	r4, [pc, #52]	; (80041cc <__libc_init_array+0x3c>)
 8004198:	1b64      	subs	r4, r4, r5
 800419a:	10a4      	asrs	r4, r4, #2
 800419c:	42a6      	cmp	r6, r4
 800419e:	d109      	bne.n	80041b4 <__libc_init_array+0x24>
 80041a0:	f000 fc5c 	bl	8004a5c <_init>
 80041a4:	2600      	movs	r6, #0
 80041a6:	4d0a      	ldr	r5, [pc, #40]	; (80041d0 <__libc_init_array+0x40>)
 80041a8:	4c0a      	ldr	r4, [pc, #40]	; (80041d4 <__libc_init_array+0x44>)
 80041aa:	1b64      	subs	r4, r4, r5
 80041ac:	10a4      	asrs	r4, r4, #2
 80041ae:	42a6      	cmp	r6, r4
 80041b0:	d105      	bne.n	80041be <__libc_init_array+0x2e>
 80041b2:	bd70      	pop	{r4, r5, r6, pc}
 80041b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80041b8:	4798      	blx	r3
 80041ba:	3601      	adds	r6, #1
 80041bc:	e7ee      	b.n	800419c <__libc_init_array+0xc>
 80041be:	f855 3b04 	ldr.w	r3, [r5], #4
 80041c2:	4798      	blx	r3
 80041c4:	3601      	adds	r6, #1
 80041c6:	e7f2      	b.n	80041ae <__libc_init_array+0x1e>
 80041c8:	08004b38 	.word	0x08004b38
 80041cc:	08004b38 	.word	0x08004b38
 80041d0:	08004b38 	.word	0x08004b38
 80041d4:	08004b3c 	.word	0x08004b3c

080041d8 <memset>:
 80041d8:	4603      	mov	r3, r0
 80041da:	4402      	add	r2, r0
 80041dc:	4293      	cmp	r3, r2
 80041de:	d100      	bne.n	80041e2 <memset+0xa>
 80041e0:	4770      	bx	lr
 80041e2:	f803 1b01 	strb.w	r1, [r3], #1
 80041e6:	e7f9      	b.n	80041dc <memset+0x4>

080041e8 <siprintf>:
 80041e8:	b40e      	push	{r1, r2, r3}
 80041ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041ee:	b500      	push	{lr}
 80041f0:	b09c      	sub	sp, #112	; 0x70
 80041f2:	ab1d      	add	r3, sp, #116	; 0x74
 80041f4:	9002      	str	r0, [sp, #8]
 80041f6:	9006      	str	r0, [sp, #24]
 80041f8:	9107      	str	r1, [sp, #28]
 80041fa:	9104      	str	r1, [sp, #16]
 80041fc:	4808      	ldr	r0, [pc, #32]	; (8004220 <siprintf+0x38>)
 80041fe:	4909      	ldr	r1, [pc, #36]	; (8004224 <siprintf+0x3c>)
 8004200:	f853 2b04 	ldr.w	r2, [r3], #4
 8004204:	9105      	str	r1, [sp, #20]
 8004206:	6800      	ldr	r0, [r0, #0]
 8004208:	a902      	add	r1, sp, #8
 800420a:	9301      	str	r3, [sp, #4]
 800420c:	f000 f868 	bl	80042e0 <_svfiprintf_r>
 8004210:	2200      	movs	r2, #0
 8004212:	9b02      	ldr	r3, [sp, #8]
 8004214:	701a      	strb	r2, [r3, #0]
 8004216:	b01c      	add	sp, #112	; 0x70
 8004218:	f85d eb04 	ldr.w	lr, [sp], #4
 800421c:	b003      	add	sp, #12
 800421e:	4770      	bx	lr
 8004220:	2000002c 	.word	0x2000002c
 8004224:	ffff0208 	.word	0xffff0208

08004228 <__ssputs_r>:
 8004228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800422c:	688e      	ldr	r6, [r1, #8]
 800422e:	4682      	mov	sl, r0
 8004230:	429e      	cmp	r6, r3
 8004232:	460c      	mov	r4, r1
 8004234:	4690      	mov	r8, r2
 8004236:	461f      	mov	r7, r3
 8004238:	d838      	bhi.n	80042ac <__ssputs_r+0x84>
 800423a:	898a      	ldrh	r2, [r1, #12]
 800423c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004240:	d032      	beq.n	80042a8 <__ssputs_r+0x80>
 8004242:	6825      	ldr	r5, [r4, #0]
 8004244:	6909      	ldr	r1, [r1, #16]
 8004246:	3301      	adds	r3, #1
 8004248:	eba5 0901 	sub.w	r9, r5, r1
 800424c:	6965      	ldr	r5, [r4, #20]
 800424e:	444b      	add	r3, r9
 8004250:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004254:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004258:	106d      	asrs	r5, r5, #1
 800425a:	429d      	cmp	r5, r3
 800425c:	bf38      	it	cc
 800425e:	461d      	movcc	r5, r3
 8004260:	0553      	lsls	r3, r2, #21
 8004262:	d531      	bpl.n	80042c8 <__ssputs_r+0xa0>
 8004264:	4629      	mov	r1, r5
 8004266:	f000 fb53 	bl	8004910 <_malloc_r>
 800426a:	4606      	mov	r6, r0
 800426c:	b950      	cbnz	r0, 8004284 <__ssputs_r+0x5c>
 800426e:	230c      	movs	r3, #12
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	f8ca 3000 	str.w	r3, [sl]
 8004278:	89a3      	ldrh	r3, [r4, #12]
 800427a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800427e:	81a3      	strh	r3, [r4, #12]
 8004280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004284:	464a      	mov	r2, r9
 8004286:	6921      	ldr	r1, [r4, #16]
 8004288:	f000 face 	bl	8004828 <memcpy>
 800428c:	89a3      	ldrh	r3, [r4, #12]
 800428e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004292:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004296:	81a3      	strh	r3, [r4, #12]
 8004298:	6126      	str	r6, [r4, #16]
 800429a:	444e      	add	r6, r9
 800429c:	6026      	str	r6, [r4, #0]
 800429e:	463e      	mov	r6, r7
 80042a0:	6165      	str	r5, [r4, #20]
 80042a2:	eba5 0509 	sub.w	r5, r5, r9
 80042a6:	60a5      	str	r5, [r4, #8]
 80042a8:	42be      	cmp	r6, r7
 80042aa:	d900      	bls.n	80042ae <__ssputs_r+0x86>
 80042ac:	463e      	mov	r6, r7
 80042ae:	4632      	mov	r2, r6
 80042b0:	4641      	mov	r1, r8
 80042b2:	6820      	ldr	r0, [r4, #0]
 80042b4:	f000 fac6 	bl	8004844 <memmove>
 80042b8:	68a3      	ldr	r3, [r4, #8]
 80042ba:	6822      	ldr	r2, [r4, #0]
 80042bc:	1b9b      	subs	r3, r3, r6
 80042be:	4432      	add	r2, r6
 80042c0:	2000      	movs	r0, #0
 80042c2:	60a3      	str	r3, [r4, #8]
 80042c4:	6022      	str	r2, [r4, #0]
 80042c6:	e7db      	b.n	8004280 <__ssputs_r+0x58>
 80042c8:	462a      	mov	r2, r5
 80042ca:	f000 fb7b 	bl	80049c4 <_realloc_r>
 80042ce:	4606      	mov	r6, r0
 80042d0:	2800      	cmp	r0, #0
 80042d2:	d1e1      	bne.n	8004298 <__ssputs_r+0x70>
 80042d4:	4650      	mov	r0, sl
 80042d6:	6921      	ldr	r1, [r4, #16]
 80042d8:	f000 face 	bl	8004878 <_free_r>
 80042dc:	e7c7      	b.n	800426e <__ssputs_r+0x46>
	...

080042e0 <_svfiprintf_r>:
 80042e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e4:	4698      	mov	r8, r3
 80042e6:	898b      	ldrh	r3, [r1, #12]
 80042e8:	4607      	mov	r7, r0
 80042ea:	061b      	lsls	r3, r3, #24
 80042ec:	460d      	mov	r5, r1
 80042ee:	4614      	mov	r4, r2
 80042f0:	b09d      	sub	sp, #116	; 0x74
 80042f2:	d50e      	bpl.n	8004312 <_svfiprintf_r+0x32>
 80042f4:	690b      	ldr	r3, [r1, #16]
 80042f6:	b963      	cbnz	r3, 8004312 <_svfiprintf_r+0x32>
 80042f8:	2140      	movs	r1, #64	; 0x40
 80042fa:	f000 fb09 	bl	8004910 <_malloc_r>
 80042fe:	6028      	str	r0, [r5, #0]
 8004300:	6128      	str	r0, [r5, #16]
 8004302:	b920      	cbnz	r0, 800430e <_svfiprintf_r+0x2e>
 8004304:	230c      	movs	r3, #12
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	f04f 30ff 	mov.w	r0, #4294967295
 800430c:	e0d1      	b.n	80044b2 <_svfiprintf_r+0x1d2>
 800430e:	2340      	movs	r3, #64	; 0x40
 8004310:	616b      	str	r3, [r5, #20]
 8004312:	2300      	movs	r3, #0
 8004314:	9309      	str	r3, [sp, #36]	; 0x24
 8004316:	2320      	movs	r3, #32
 8004318:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800431c:	2330      	movs	r3, #48	; 0x30
 800431e:	f04f 0901 	mov.w	r9, #1
 8004322:	f8cd 800c 	str.w	r8, [sp, #12]
 8004326:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80044cc <_svfiprintf_r+0x1ec>
 800432a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800432e:	4623      	mov	r3, r4
 8004330:	469a      	mov	sl, r3
 8004332:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004336:	b10a      	cbz	r2, 800433c <_svfiprintf_r+0x5c>
 8004338:	2a25      	cmp	r2, #37	; 0x25
 800433a:	d1f9      	bne.n	8004330 <_svfiprintf_r+0x50>
 800433c:	ebba 0b04 	subs.w	fp, sl, r4
 8004340:	d00b      	beq.n	800435a <_svfiprintf_r+0x7a>
 8004342:	465b      	mov	r3, fp
 8004344:	4622      	mov	r2, r4
 8004346:	4629      	mov	r1, r5
 8004348:	4638      	mov	r0, r7
 800434a:	f7ff ff6d 	bl	8004228 <__ssputs_r>
 800434e:	3001      	adds	r0, #1
 8004350:	f000 80aa 	beq.w	80044a8 <_svfiprintf_r+0x1c8>
 8004354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004356:	445a      	add	r2, fp
 8004358:	9209      	str	r2, [sp, #36]	; 0x24
 800435a:	f89a 3000 	ldrb.w	r3, [sl]
 800435e:	2b00      	cmp	r3, #0
 8004360:	f000 80a2 	beq.w	80044a8 <_svfiprintf_r+0x1c8>
 8004364:	2300      	movs	r3, #0
 8004366:	f04f 32ff 	mov.w	r2, #4294967295
 800436a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800436e:	f10a 0a01 	add.w	sl, sl, #1
 8004372:	9304      	str	r3, [sp, #16]
 8004374:	9307      	str	r3, [sp, #28]
 8004376:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800437a:	931a      	str	r3, [sp, #104]	; 0x68
 800437c:	4654      	mov	r4, sl
 800437e:	2205      	movs	r2, #5
 8004380:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004384:	4851      	ldr	r0, [pc, #324]	; (80044cc <_svfiprintf_r+0x1ec>)
 8004386:	f000 fa41 	bl	800480c <memchr>
 800438a:	9a04      	ldr	r2, [sp, #16]
 800438c:	b9d8      	cbnz	r0, 80043c6 <_svfiprintf_r+0xe6>
 800438e:	06d0      	lsls	r0, r2, #27
 8004390:	bf44      	itt	mi
 8004392:	2320      	movmi	r3, #32
 8004394:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004398:	0711      	lsls	r1, r2, #28
 800439a:	bf44      	itt	mi
 800439c:	232b      	movmi	r3, #43	; 0x2b
 800439e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043a2:	f89a 3000 	ldrb.w	r3, [sl]
 80043a6:	2b2a      	cmp	r3, #42	; 0x2a
 80043a8:	d015      	beq.n	80043d6 <_svfiprintf_r+0xf6>
 80043aa:	4654      	mov	r4, sl
 80043ac:	2000      	movs	r0, #0
 80043ae:	f04f 0c0a 	mov.w	ip, #10
 80043b2:	9a07      	ldr	r2, [sp, #28]
 80043b4:	4621      	mov	r1, r4
 80043b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043ba:	3b30      	subs	r3, #48	; 0x30
 80043bc:	2b09      	cmp	r3, #9
 80043be:	d94e      	bls.n	800445e <_svfiprintf_r+0x17e>
 80043c0:	b1b0      	cbz	r0, 80043f0 <_svfiprintf_r+0x110>
 80043c2:	9207      	str	r2, [sp, #28]
 80043c4:	e014      	b.n	80043f0 <_svfiprintf_r+0x110>
 80043c6:	eba0 0308 	sub.w	r3, r0, r8
 80043ca:	fa09 f303 	lsl.w	r3, r9, r3
 80043ce:	4313      	orrs	r3, r2
 80043d0:	46a2      	mov	sl, r4
 80043d2:	9304      	str	r3, [sp, #16]
 80043d4:	e7d2      	b.n	800437c <_svfiprintf_r+0x9c>
 80043d6:	9b03      	ldr	r3, [sp, #12]
 80043d8:	1d19      	adds	r1, r3, #4
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	9103      	str	r1, [sp, #12]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	bfbb      	ittet	lt
 80043e2:	425b      	neglt	r3, r3
 80043e4:	f042 0202 	orrlt.w	r2, r2, #2
 80043e8:	9307      	strge	r3, [sp, #28]
 80043ea:	9307      	strlt	r3, [sp, #28]
 80043ec:	bfb8      	it	lt
 80043ee:	9204      	strlt	r2, [sp, #16]
 80043f0:	7823      	ldrb	r3, [r4, #0]
 80043f2:	2b2e      	cmp	r3, #46	; 0x2e
 80043f4:	d10c      	bne.n	8004410 <_svfiprintf_r+0x130>
 80043f6:	7863      	ldrb	r3, [r4, #1]
 80043f8:	2b2a      	cmp	r3, #42	; 0x2a
 80043fa:	d135      	bne.n	8004468 <_svfiprintf_r+0x188>
 80043fc:	9b03      	ldr	r3, [sp, #12]
 80043fe:	3402      	adds	r4, #2
 8004400:	1d1a      	adds	r2, r3, #4
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	9203      	str	r2, [sp, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	bfb8      	it	lt
 800440a:	f04f 33ff 	movlt.w	r3, #4294967295
 800440e:	9305      	str	r3, [sp, #20]
 8004410:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80044dc <_svfiprintf_r+0x1fc>
 8004414:	2203      	movs	r2, #3
 8004416:	4650      	mov	r0, sl
 8004418:	7821      	ldrb	r1, [r4, #0]
 800441a:	f000 f9f7 	bl	800480c <memchr>
 800441e:	b140      	cbz	r0, 8004432 <_svfiprintf_r+0x152>
 8004420:	2340      	movs	r3, #64	; 0x40
 8004422:	eba0 000a 	sub.w	r0, r0, sl
 8004426:	fa03 f000 	lsl.w	r0, r3, r0
 800442a:	9b04      	ldr	r3, [sp, #16]
 800442c:	3401      	adds	r4, #1
 800442e:	4303      	orrs	r3, r0
 8004430:	9304      	str	r3, [sp, #16]
 8004432:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004436:	2206      	movs	r2, #6
 8004438:	4825      	ldr	r0, [pc, #148]	; (80044d0 <_svfiprintf_r+0x1f0>)
 800443a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800443e:	f000 f9e5 	bl	800480c <memchr>
 8004442:	2800      	cmp	r0, #0
 8004444:	d038      	beq.n	80044b8 <_svfiprintf_r+0x1d8>
 8004446:	4b23      	ldr	r3, [pc, #140]	; (80044d4 <_svfiprintf_r+0x1f4>)
 8004448:	bb1b      	cbnz	r3, 8004492 <_svfiprintf_r+0x1b2>
 800444a:	9b03      	ldr	r3, [sp, #12]
 800444c:	3307      	adds	r3, #7
 800444e:	f023 0307 	bic.w	r3, r3, #7
 8004452:	3308      	adds	r3, #8
 8004454:	9303      	str	r3, [sp, #12]
 8004456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004458:	4433      	add	r3, r6
 800445a:	9309      	str	r3, [sp, #36]	; 0x24
 800445c:	e767      	b.n	800432e <_svfiprintf_r+0x4e>
 800445e:	460c      	mov	r4, r1
 8004460:	2001      	movs	r0, #1
 8004462:	fb0c 3202 	mla	r2, ip, r2, r3
 8004466:	e7a5      	b.n	80043b4 <_svfiprintf_r+0xd4>
 8004468:	2300      	movs	r3, #0
 800446a:	f04f 0c0a 	mov.w	ip, #10
 800446e:	4619      	mov	r1, r3
 8004470:	3401      	adds	r4, #1
 8004472:	9305      	str	r3, [sp, #20]
 8004474:	4620      	mov	r0, r4
 8004476:	f810 2b01 	ldrb.w	r2, [r0], #1
 800447a:	3a30      	subs	r2, #48	; 0x30
 800447c:	2a09      	cmp	r2, #9
 800447e:	d903      	bls.n	8004488 <_svfiprintf_r+0x1a8>
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0c5      	beq.n	8004410 <_svfiprintf_r+0x130>
 8004484:	9105      	str	r1, [sp, #20]
 8004486:	e7c3      	b.n	8004410 <_svfiprintf_r+0x130>
 8004488:	4604      	mov	r4, r0
 800448a:	2301      	movs	r3, #1
 800448c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004490:	e7f0      	b.n	8004474 <_svfiprintf_r+0x194>
 8004492:	ab03      	add	r3, sp, #12
 8004494:	9300      	str	r3, [sp, #0]
 8004496:	462a      	mov	r2, r5
 8004498:	4638      	mov	r0, r7
 800449a:	4b0f      	ldr	r3, [pc, #60]	; (80044d8 <_svfiprintf_r+0x1f8>)
 800449c:	a904      	add	r1, sp, #16
 800449e:	f3af 8000 	nop.w
 80044a2:	1c42      	adds	r2, r0, #1
 80044a4:	4606      	mov	r6, r0
 80044a6:	d1d6      	bne.n	8004456 <_svfiprintf_r+0x176>
 80044a8:	89ab      	ldrh	r3, [r5, #12]
 80044aa:	065b      	lsls	r3, r3, #25
 80044ac:	f53f af2c 	bmi.w	8004308 <_svfiprintf_r+0x28>
 80044b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044b2:	b01d      	add	sp, #116	; 0x74
 80044b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044b8:	ab03      	add	r3, sp, #12
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	462a      	mov	r2, r5
 80044be:	4638      	mov	r0, r7
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <_svfiprintf_r+0x1f8>)
 80044c2:	a904      	add	r1, sp, #16
 80044c4:	f000 f87c 	bl	80045c0 <_printf_i>
 80044c8:	e7eb      	b.n	80044a2 <_svfiprintf_r+0x1c2>
 80044ca:	bf00      	nop
 80044cc:	08004b04 	.word	0x08004b04
 80044d0:	08004b0e 	.word	0x08004b0e
 80044d4:	00000000 	.word	0x00000000
 80044d8:	08004229 	.word	0x08004229
 80044dc:	08004b0a 	.word	0x08004b0a

080044e0 <_printf_common>:
 80044e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044e4:	4616      	mov	r6, r2
 80044e6:	4699      	mov	r9, r3
 80044e8:	688a      	ldr	r2, [r1, #8]
 80044ea:	690b      	ldr	r3, [r1, #16]
 80044ec:	4607      	mov	r7, r0
 80044ee:	4293      	cmp	r3, r2
 80044f0:	bfb8      	it	lt
 80044f2:	4613      	movlt	r3, r2
 80044f4:	6033      	str	r3, [r6, #0]
 80044f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80044fa:	460c      	mov	r4, r1
 80044fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004500:	b10a      	cbz	r2, 8004506 <_printf_common+0x26>
 8004502:	3301      	adds	r3, #1
 8004504:	6033      	str	r3, [r6, #0]
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	0699      	lsls	r1, r3, #26
 800450a:	bf42      	ittt	mi
 800450c:	6833      	ldrmi	r3, [r6, #0]
 800450e:	3302      	addmi	r3, #2
 8004510:	6033      	strmi	r3, [r6, #0]
 8004512:	6825      	ldr	r5, [r4, #0]
 8004514:	f015 0506 	ands.w	r5, r5, #6
 8004518:	d106      	bne.n	8004528 <_printf_common+0x48>
 800451a:	f104 0a19 	add.w	sl, r4, #25
 800451e:	68e3      	ldr	r3, [r4, #12]
 8004520:	6832      	ldr	r2, [r6, #0]
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	42ab      	cmp	r3, r5
 8004526:	dc28      	bgt.n	800457a <_printf_common+0x9a>
 8004528:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800452c:	1e13      	subs	r3, r2, #0
 800452e:	6822      	ldr	r2, [r4, #0]
 8004530:	bf18      	it	ne
 8004532:	2301      	movne	r3, #1
 8004534:	0692      	lsls	r2, r2, #26
 8004536:	d42d      	bmi.n	8004594 <_printf_common+0xb4>
 8004538:	4649      	mov	r1, r9
 800453a:	4638      	mov	r0, r7
 800453c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004540:	47c0      	blx	r8
 8004542:	3001      	adds	r0, #1
 8004544:	d020      	beq.n	8004588 <_printf_common+0xa8>
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	68e5      	ldr	r5, [r4, #12]
 800454a:	f003 0306 	and.w	r3, r3, #6
 800454e:	2b04      	cmp	r3, #4
 8004550:	bf18      	it	ne
 8004552:	2500      	movne	r5, #0
 8004554:	6832      	ldr	r2, [r6, #0]
 8004556:	f04f 0600 	mov.w	r6, #0
 800455a:	68a3      	ldr	r3, [r4, #8]
 800455c:	bf08      	it	eq
 800455e:	1aad      	subeq	r5, r5, r2
 8004560:	6922      	ldr	r2, [r4, #16]
 8004562:	bf08      	it	eq
 8004564:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004568:	4293      	cmp	r3, r2
 800456a:	bfc4      	itt	gt
 800456c:	1a9b      	subgt	r3, r3, r2
 800456e:	18ed      	addgt	r5, r5, r3
 8004570:	341a      	adds	r4, #26
 8004572:	42b5      	cmp	r5, r6
 8004574:	d11a      	bne.n	80045ac <_printf_common+0xcc>
 8004576:	2000      	movs	r0, #0
 8004578:	e008      	b.n	800458c <_printf_common+0xac>
 800457a:	2301      	movs	r3, #1
 800457c:	4652      	mov	r2, sl
 800457e:	4649      	mov	r1, r9
 8004580:	4638      	mov	r0, r7
 8004582:	47c0      	blx	r8
 8004584:	3001      	adds	r0, #1
 8004586:	d103      	bne.n	8004590 <_printf_common+0xb0>
 8004588:	f04f 30ff 	mov.w	r0, #4294967295
 800458c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004590:	3501      	adds	r5, #1
 8004592:	e7c4      	b.n	800451e <_printf_common+0x3e>
 8004594:	2030      	movs	r0, #48	; 0x30
 8004596:	18e1      	adds	r1, r4, r3
 8004598:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800459c:	1c5a      	adds	r2, r3, #1
 800459e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045a2:	4422      	add	r2, r4
 80045a4:	3302      	adds	r3, #2
 80045a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045aa:	e7c5      	b.n	8004538 <_printf_common+0x58>
 80045ac:	2301      	movs	r3, #1
 80045ae:	4622      	mov	r2, r4
 80045b0:	4649      	mov	r1, r9
 80045b2:	4638      	mov	r0, r7
 80045b4:	47c0      	blx	r8
 80045b6:	3001      	adds	r0, #1
 80045b8:	d0e6      	beq.n	8004588 <_printf_common+0xa8>
 80045ba:	3601      	adds	r6, #1
 80045bc:	e7d9      	b.n	8004572 <_printf_common+0x92>
	...

080045c0 <_printf_i>:
 80045c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045c4:	460c      	mov	r4, r1
 80045c6:	7e27      	ldrb	r7, [r4, #24]
 80045c8:	4691      	mov	r9, r2
 80045ca:	2f78      	cmp	r7, #120	; 0x78
 80045cc:	4680      	mov	r8, r0
 80045ce:	469a      	mov	sl, r3
 80045d0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80045d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045d6:	d807      	bhi.n	80045e8 <_printf_i+0x28>
 80045d8:	2f62      	cmp	r7, #98	; 0x62
 80045da:	d80a      	bhi.n	80045f2 <_printf_i+0x32>
 80045dc:	2f00      	cmp	r7, #0
 80045de:	f000 80d9 	beq.w	8004794 <_printf_i+0x1d4>
 80045e2:	2f58      	cmp	r7, #88	; 0x58
 80045e4:	f000 80a4 	beq.w	8004730 <_printf_i+0x170>
 80045e8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80045ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80045f0:	e03a      	b.n	8004668 <_printf_i+0xa8>
 80045f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80045f6:	2b15      	cmp	r3, #21
 80045f8:	d8f6      	bhi.n	80045e8 <_printf_i+0x28>
 80045fa:	a001      	add	r0, pc, #4	; (adr r0, 8004600 <_printf_i+0x40>)
 80045fc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004600:	08004659 	.word	0x08004659
 8004604:	0800466d 	.word	0x0800466d
 8004608:	080045e9 	.word	0x080045e9
 800460c:	080045e9 	.word	0x080045e9
 8004610:	080045e9 	.word	0x080045e9
 8004614:	080045e9 	.word	0x080045e9
 8004618:	0800466d 	.word	0x0800466d
 800461c:	080045e9 	.word	0x080045e9
 8004620:	080045e9 	.word	0x080045e9
 8004624:	080045e9 	.word	0x080045e9
 8004628:	080045e9 	.word	0x080045e9
 800462c:	0800477b 	.word	0x0800477b
 8004630:	0800469d 	.word	0x0800469d
 8004634:	0800475d 	.word	0x0800475d
 8004638:	080045e9 	.word	0x080045e9
 800463c:	080045e9 	.word	0x080045e9
 8004640:	0800479d 	.word	0x0800479d
 8004644:	080045e9 	.word	0x080045e9
 8004648:	0800469d 	.word	0x0800469d
 800464c:	080045e9 	.word	0x080045e9
 8004650:	080045e9 	.word	0x080045e9
 8004654:	08004765 	.word	0x08004765
 8004658:	680b      	ldr	r3, [r1, #0]
 800465a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800465e:	1d1a      	adds	r2, r3, #4
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	600a      	str	r2, [r1, #0]
 8004664:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004668:	2301      	movs	r3, #1
 800466a:	e0a4      	b.n	80047b6 <_printf_i+0x1f6>
 800466c:	6825      	ldr	r5, [r4, #0]
 800466e:	6808      	ldr	r0, [r1, #0]
 8004670:	062e      	lsls	r6, r5, #24
 8004672:	f100 0304 	add.w	r3, r0, #4
 8004676:	d50a      	bpl.n	800468e <_printf_i+0xce>
 8004678:	6805      	ldr	r5, [r0, #0]
 800467a:	600b      	str	r3, [r1, #0]
 800467c:	2d00      	cmp	r5, #0
 800467e:	da03      	bge.n	8004688 <_printf_i+0xc8>
 8004680:	232d      	movs	r3, #45	; 0x2d
 8004682:	426d      	negs	r5, r5
 8004684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004688:	230a      	movs	r3, #10
 800468a:	485e      	ldr	r0, [pc, #376]	; (8004804 <_printf_i+0x244>)
 800468c:	e019      	b.n	80046c2 <_printf_i+0x102>
 800468e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004692:	6805      	ldr	r5, [r0, #0]
 8004694:	600b      	str	r3, [r1, #0]
 8004696:	bf18      	it	ne
 8004698:	b22d      	sxthne	r5, r5
 800469a:	e7ef      	b.n	800467c <_printf_i+0xbc>
 800469c:	680b      	ldr	r3, [r1, #0]
 800469e:	6825      	ldr	r5, [r4, #0]
 80046a0:	1d18      	adds	r0, r3, #4
 80046a2:	6008      	str	r0, [r1, #0]
 80046a4:	0628      	lsls	r0, r5, #24
 80046a6:	d501      	bpl.n	80046ac <_printf_i+0xec>
 80046a8:	681d      	ldr	r5, [r3, #0]
 80046aa:	e002      	b.n	80046b2 <_printf_i+0xf2>
 80046ac:	0669      	lsls	r1, r5, #25
 80046ae:	d5fb      	bpl.n	80046a8 <_printf_i+0xe8>
 80046b0:	881d      	ldrh	r5, [r3, #0]
 80046b2:	2f6f      	cmp	r7, #111	; 0x6f
 80046b4:	bf0c      	ite	eq
 80046b6:	2308      	moveq	r3, #8
 80046b8:	230a      	movne	r3, #10
 80046ba:	4852      	ldr	r0, [pc, #328]	; (8004804 <_printf_i+0x244>)
 80046bc:	2100      	movs	r1, #0
 80046be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046c2:	6866      	ldr	r6, [r4, #4]
 80046c4:	2e00      	cmp	r6, #0
 80046c6:	bfa8      	it	ge
 80046c8:	6821      	ldrge	r1, [r4, #0]
 80046ca:	60a6      	str	r6, [r4, #8]
 80046cc:	bfa4      	itt	ge
 80046ce:	f021 0104 	bicge.w	r1, r1, #4
 80046d2:	6021      	strge	r1, [r4, #0]
 80046d4:	b90d      	cbnz	r5, 80046da <_printf_i+0x11a>
 80046d6:	2e00      	cmp	r6, #0
 80046d8:	d04d      	beq.n	8004776 <_printf_i+0x1b6>
 80046da:	4616      	mov	r6, r2
 80046dc:	fbb5 f1f3 	udiv	r1, r5, r3
 80046e0:	fb03 5711 	mls	r7, r3, r1, r5
 80046e4:	5dc7      	ldrb	r7, [r0, r7]
 80046e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80046ea:	462f      	mov	r7, r5
 80046ec:	42bb      	cmp	r3, r7
 80046ee:	460d      	mov	r5, r1
 80046f0:	d9f4      	bls.n	80046dc <_printf_i+0x11c>
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d10b      	bne.n	800470e <_printf_i+0x14e>
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	07df      	lsls	r7, r3, #31
 80046fa:	d508      	bpl.n	800470e <_printf_i+0x14e>
 80046fc:	6923      	ldr	r3, [r4, #16]
 80046fe:	6861      	ldr	r1, [r4, #4]
 8004700:	4299      	cmp	r1, r3
 8004702:	bfde      	ittt	le
 8004704:	2330      	movle	r3, #48	; 0x30
 8004706:	f806 3c01 	strble.w	r3, [r6, #-1]
 800470a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800470e:	1b92      	subs	r2, r2, r6
 8004710:	6122      	str	r2, [r4, #16]
 8004712:	464b      	mov	r3, r9
 8004714:	4621      	mov	r1, r4
 8004716:	4640      	mov	r0, r8
 8004718:	f8cd a000 	str.w	sl, [sp]
 800471c:	aa03      	add	r2, sp, #12
 800471e:	f7ff fedf 	bl	80044e0 <_printf_common>
 8004722:	3001      	adds	r0, #1
 8004724:	d14c      	bne.n	80047c0 <_printf_i+0x200>
 8004726:	f04f 30ff 	mov.w	r0, #4294967295
 800472a:	b004      	add	sp, #16
 800472c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004730:	4834      	ldr	r0, [pc, #208]	; (8004804 <_printf_i+0x244>)
 8004732:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004736:	680e      	ldr	r6, [r1, #0]
 8004738:	6823      	ldr	r3, [r4, #0]
 800473a:	f856 5b04 	ldr.w	r5, [r6], #4
 800473e:	061f      	lsls	r7, r3, #24
 8004740:	600e      	str	r6, [r1, #0]
 8004742:	d514      	bpl.n	800476e <_printf_i+0x1ae>
 8004744:	07d9      	lsls	r1, r3, #31
 8004746:	bf44      	itt	mi
 8004748:	f043 0320 	orrmi.w	r3, r3, #32
 800474c:	6023      	strmi	r3, [r4, #0]
 800474e:	b91d      	cbnz	r5, 8004758 <_printf_i+0x198>
 8004750:	6823      	ldr	r3, [r4, #0]
 8004752:	f023 0320 	bic.w	r3, r3, #32
 8004756:	6023      	str	r3, [r4, #0]
 8004758:	2310      	movs	r3, #16
 800475a:	e7af      	b.n	80046bc <_printf_i+0xfc>
 800475c:	6823      	ldr	r3, [r4, #0]
 800475e:	f043 0320 	orr.w	r3, r3, #32
 8004762:	6023      	str	r3, [r4, #0]
 8004764:	2378      	movs	r3, #120	; 0x78
 8004766:	4828      	ldr	r0, [pc, #160]	; (8004808 <_printf_i+0x248>)
 8004768:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800476c:	e7e3      	b.n	8004736 <_printf_i+0x176>
 800476e:	065e      	lsls	r6, r3, #25
 8004770:	bf48      	it	mi
 8004772:	b2ad      	uxthmi	r5, r5
 8004774:	e7e6      	b.n	8004744 <_printf_i+0x184>
 8004776:	4616      	mov	r6, r2
 8004778:	e7bb      	b.n	80046f2 <_printf_i+0x132>
 800477a:	680b      	ldr	r3, [r1, #0]
 800477c:	6826      	ldr	r6, [r4, #0]
 800477e:	1d1d      	adds	r5, r3, #4
 8004780:	6960      	ldr	r0, [r4, #20]
 8004782:	600d      	str	r5, [r1, #0]
 8004784:	0635      	lsls	r5, r6, #24
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	d501      	bpl.n	800478e <_printf_i+0x1ce>
 800478a:	6018      	str	r0, [r3, #0]
 800478c:	e002      	b.n	8004794 <_printf_i+0x1d4>
 800478e:	0671      	lsls	r1, r6, #25
 8004790:	d5fb      	bpl.n	800478a <_printf_i+0x1ca>
 8004792:	8018      	strh	r0, [r3, #0]
 8004794:	2300      	movs	r3, #0
 8004796:	4616      	mov	r6, r2
 8004798:	6123      	str	r3, [r4, #16]
 800479a:	e7ba      	b.n	8004712 <_printf_i+0x152>
 800479c:	680b      	ldr	r3, [r1, #0]
 800479e:	1d1a      	adds	r2, r3, #4
 80047a0:	600a      	str	r2, [r1, #0]
 80047a2:	681e      	ldr	r6, [r3, #0]
 80047a4:	2100      	movs	r1, #0
 80047a6:	4630      	mov	r0, r6
 80047a8:	6862      	ldr	r2, [r4, #4]
 80047aa:	f000 f82f 	bl	800480c <memchr>
 80047ae:	b108      	cbz	r0, 80047b4 <_printf_i+0x1f4>
 80047b0:	1b80      	subs	r0, r0, r6
 80047b2:	6060      	str	r0, [r4, #4]
 80047b4:	6863      	ldr	r3, [r4, #4]
 80047b6:	6123      	str	r3, [r4, #16]
 80047b8:	2300      	movs	r3, #0
 80047ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047be:	e7a8      	b.n	8004712 <_printf_i+0x152>
 80047c0:	4632      	mov	r2, r6
 80047c2:	4649      	mov	r1, r9
 80047c4:	4640      	mov	r0, r8
 80047c6:	6923      	ldr	r3, [r4, #16]
 80047c8:	47d0      	blx	sl
 80047ca:	3001      	adds	r0, #1
 80047cc:	d0ab      	beq.n	8004726 <_printf_i+0x166>
 80047ce:	6823      	ldr	r3, [r4, #0]
 80047d0:	079b      	lsls	r3, r3, #30
 80047d2:	d413      	bmi.n	80047fc <_printf_i+0x23c>
 80047d4:	68e0      	ldr	r0, [r4, #12]
 80047d6:	9b03      	ldr	r3, [sp, #12]
 80047d8:	4298      	cmp	r0, r3
 80047da:	bfb8      	it	lt
 80047dc:	4618      	movlt	r0, r3
 80047de:	e7a4      	b.n	800472a <_printf_i+0x16a>
 80047e0:	2301      	movs	r3, #1
 80047e2:	4632      	mov	r2, r6
 80047e4:	4649      	mov	r1, r9
 80047e6:	4640      	mov	r0, r8
 80047e8:	47d0      	blx	sl
 80047ea:	3001      	adds	r0, #1
 80047ec:	d09b      	beq.n	8004726 <_printf_i+0x166>
 80047ee:	3501      	adds	r5, #1
 80047f0:	68e3      	ldr	r3, [r4, #12]
 80047f2:	9903      	ldr	r1, [sp, #12]
 80047f4:	1a5b      	subs	r3, r3, r1
 80047f6:	42ab      	cmp	r3, r5
 80047f8:	dcf2      	bgt.n	80047e0 <_printf_i+0x220>
 80047fa:	e7eb      	b.n	80047d4 <_printf_i+0x214>
 80047fc:	2500      	movs	r5, #0
 80047fe:	f104 0619 	add.w	r6, r4, #25
 8004802:	e7f5      	b.n	80047f0 <_printf_i+0x230>
 8004804:	08004b15 	.word	0x08004b15
 8004808:	08004b26 	.word	0x08004b26

0800480c <memchr>:
 800480c:	4603      	mov	r3, r0
 800480e:	b510      	push	{r4, lr}
 8004810:	b2c9      	uxtb	r1, r1
 8004812:	4402      	add	r2, r0
 8004814:	4293      	cmp	r3, r2
 8004816:	4618      	mov	r0, r3
 8004818:	d101      	bne.n	800481e <memchr+0x12>
 800481a:	2000      	movs	r0, #0
 800481c:	e003      	b.n	8004826 <memchr+0x1a>
 800481e:	7804      	ldrb	r4, [r0, #0]
 8004820:	3301      	adds	r3, #1
 8004822:	428c      	cmp	r4, r1
 8004824:	d1f6      	bne.n	8004814 <memchr+0x8>
 8004826:	bd10      	pop	{r4, pc}

08004828 <memcpy>:
 8004828:	440a      	add	r2, r1
 800482a:	4291      	cmp	r1, r2
 800482c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004830:	d100      	bne.n	8004834 <memcpy+0xc>
 8004832:	4770      	bx	lr
 8004834:	b510      	push	{r4, lr}
 8004836:	f811 4b01 	ldrb.w	r4, [r1], #1
 800483a:	4291      	cmp	r1, r2
 800483c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004840:	d1f9      	bne.n	8004836 <memcpy+0xe>
 8004842:	bd10      	pop	{r4, pc}

08004844 <memmove>:
 8004844:	4288      	cmp	r0, r1
 8004846:	b510      	push	{r4, lr}
 8004848:	eb01 0402 	add.w	r4, r1, r2
 800484c:	d902      	bls.n	8004854 <memmove+0x10>
 800484e:	4284      	cmp	r4, r0
 8004850:	4623      	mov	r3, r4
 8004852:	d807      	bhi.n	8004864 <memmove+0x20>
 8004854:	1e43      	subs	r3, r0, #1
 8004856:	42a1      	cmp	r1, r4
 8004858:	d008      	beq.n	800486c <memmove+0x28>
 800485a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800485e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004862:	e7f8      	b.n	8004856 <memmove+0x12>
 8004864:	4601      	mov	r1, r0
 8004866:	4402      	add	r2, r0
 8004868:	428a      	cmp	r2, r1
 800486a:	d100      	bne.n	800486e <memmove+0x2a>
 800486c:	bd10      	pop	{r4, pc}
 800486e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004872:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004876:	e7f7      	b.n	8004868 <memmove+0x24>

08004878 <_free_r>:
 8004878:	b538      	push	{r3, r4, r5, lr}
 800487a:	4605      	mov	r5, r0
 800487c:	2900      	cmp	r1, #0
 800487e:	d043      	beq.n	8004908 <_free_r+0x90>
 8004880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004884:	1f0c      	subs	r4, r1, #4
 8004886:	2b00      	cmp	r3, #0
 8004888:	bfb8      	it	lt
 800488a:	18e4      	addlt	r4, r4, r3
 800488c:	f000 f8d0 	bl	8004a30 <__malloc_lock>
 8004890:	4a1e      	ldr	r2, [pc, #120]	; (800490c <_free_r+0x94>)
 8004892:	6813      	ldr	r3, [r2, #0]
 8004894:	4610      	mov	r0, r2
 8004896:	b933      	cbnz	r3, 80048a6 <_free_r+0x2e>
 8004898:	6063      	str	r3, [r4, #4]
 800489a:	6014      	str	r4, [r2, #0]
 800489c:	4628      	mov	r0, r5
 800489e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048a2:	f000 b8cb 	b.w	8004a3c <__malloc_unlock>
 80048a6:	42a3      	cmp	r3, r4
 80048a8:	d90a      	bls.n	80048c0 <_free_r+0x48>
 80048aa:	6821      	ldr	r1, [r4, #0]
 80048ac:	1862      	adds	r2, r4, r1
 80048ae:	4293      	cmp	r3, r2
 80048b0:	bf01      	itttt	eq
 80048b2:	681a      	ldreq	r2, [r3, #0]
 80048b4:	685b      	ldreq	r3, [r3, #4]
 80048b6:	1852      	addeq	r2, r2, r1
 80048b8:	6022      	streq	r2, [r4, #0]
 80048ba:	6063      	str	r3, [r4, #4]
 80048bc:	6004      	str	r4, [r0, #0]
 80048be:	e7ed      	b.n	800489c <_free_r+0x24>
 80048c0:	461a      	mov	r2, r3
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	b10b      	cbz	r3, 80048ca <_free_r+0x52>
 80048c6:	42a3      	cmp	r3, r4
 80048c8:	d9fa      	bls.n	80048c0 <_free_r+0x48>
 80048ca:	6811      	ldr	r1, [r2, #0]
 80048cc:	1850      	adds	r0, r2, r1
 80048ce:	42a0      	cmp	r0, r4
 80048d0:	d10b      	bne.n	80048ea <_free_r+0x72>
 80048d2:	6820      	ldr	r0, [r4, #0]
 80048d4:	4401      	add	r1, r0
 80048d6:	1850      	adds	r0, r2, r1
 80048d8:	4283      	cmp	r3, r0
 80048da:	6011      	str	r1, [r2, #0]
 80048dc:	d1de      	bne.n	800489c <_free_r+0x24>
 80048de:	6818      	ldr	r0, [r3, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	4401      	add	r1, r0
 80048e4:	6011      	str	r1, [r2, #0]
 80048e6:	6053      	str	r3, [r2, #4]
 80048e8:	e7d8      	b.n	800489c <_free_r+0x24>
 80048ea:	d902      	bls.n	80048f2 <_free_r+0x7a>
 80048ec:	230c      	movs	r3, #12
 80048ee:	602b      	str	r3, [r5, #0]
 80048f0:	e7d4      	b.n	800489c <_free_r+0x24>
 80048f2:	6820      	ldr	r0, [r4, #0]
 80048f4:	1821      	adds	r1, r4, r0
 80048f6:	428b      	cmp	r3, r1
 80048f8:	bf01      	itttt	eq
 80048fa:	6819      	ldreq	r1, [r3, #0]
 80048fc:	685b      	ldreq	r3, [r3, #4]
 80048fe:	1809      	addeq	r1, r1, r0
 8004900:	6021      	streq	r1, [r4, #0]
 8004902:	6063      	str	r3, [r4, #4]
 8004904:	6054      	str	r4, [r2, #4]
 8004906:	e7c9      	b.n	800489c <_free_r+0x24>
 8004908:	bd38      	pop	{r3, r4, r5, pc}
 800490a:	bf00      	nop
 800490c:	200000f4 	.word	0x200000f4

08004910 <_malloc_r>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	1ccd      	adds	r5, r1, #3
 8004914:	f025 0503 	bic.w	r5, r5, #3
 8004918:	3508      	adds	r5, #8
 800491a:	2d0c      	cmp	r5, #12
 800491c:	bf38      	it	cc
 800491e:	250c      	movcc	r5, #12
 8004920:	2d00      	cmp	r5, #0
 8004922:	4606      	mov	r6, r0
 8004924:	db01      	blt.n	800492a <_malloc_r+0x1a>
 8004926:	42a9      	cmp	r1, r5
 8004928:	d903      	bls.n	8004932 <_malloc_r+0x22>
 800492a:	230c      	movs	r3, #12
 800492c:	6033      	str	r3, [r6, #0]
 800492e:	2000      	movs	r0, #0
 8004930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004932:	f000 f87d 	bl	8004a30 <__malloc_lock>
 8004936:	4921      	ldr	r1, [pc, #132]	; (80049bc <_malloc_r+0xac>)
 8004938:	680a      	ldr	r2, [r1, #0]
 800493a:	4614      	mov	r4, r2
 800493c:	b99c      	cbnz	r4, 8004966 <_malloc_r+0x56>
 800493e:	4f20      	ldr	r7, [pc, #128]	; (80049c0 <_malloc_r+0xb0>)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	b923      	cbnz	r3, 800494e <_malloc_r+0x3e>
 8004944:	4621      	mov	r1, r4
 8004946:	4630      	mov	r0, r6
 8004948:	f000 f862 	bl	8004a10 <_sbrk_r>
 800494c:	6038      	str	r0, [r7, #0]
 800494e:	4629      	mov	r1, r5
 8004950:	4630      	mov	r0, r6
 8004952:	f000 f85d 	bl	8004a10 <_sbrk_r>
 8004956:	1c43      	adds	r3, r0, #1
 8004958:	d123      	bne.n	80049a2 <_malloc_r+0x92>
 800495a:	230c      	movs	r3, #12
 800495c:	4630      	mov	r0, r6
 800495e:	6033      	str	r3, [r6, #0]
 8004960:	f000 f86c 	bl	8004a3c <__malloc_unlock>
 8004964:	e7e3      	b.n	800492e <_malloc_r+0x1e>
 8004966:	6823      	ldr	r3, [r4, #0]
 8004968:	1b5b      	subs	r3, r3, r5
 800496a:	d417      	bmi.n	800499c <_malloc_r+0x8c>
 800496c:	2b0b      	cmp	r3, #11
 800496e:	d903      	bls.n	8004978 <_malloc_r+0x68>
 8004970:	6023      	str	r3, [r4, #0]
 8004972:	441c      	add	r4, r3
 8004974:	6025      	str	r5, [r4, #0]
 8004976:	e004      	b.n	8004982 <_malloc_r+0x72>
 8004978:	6863      	ldr	r3, [r4, #4]
 800497a:	42a2      	cmp	r2, r4
 800497c:	bf0c      	ite	eq
 800497e:	600b      	streq	r3, [r1, #0]
 8004980:	6053      	strne	r3, [r2, #4]
 8004982:	4630      	mov	r0, r6
 8004984:	f000 f85a 	bl	8004a3c <__malloc_unlock>
 8004988:	f104 000b 	add.w	r0, r4, #11
 800498c:	1d23      	adds	r3, r4, #4
 800498e:	f020 0007 	bic.w	r0, r0, #7
 8004992:	1ac2      	subs	r2, r0, r3
 8004994:	d0cc      	beq.n	8004930 <_malloc_r+0x20>
 8004996:	1a1b      	subs	r3, r3, r0
 8004998:	50a3      	str	r3, [r4, r2]
 800499a:	e7c9      	b.n	8004930 <_malloc_r+0x20>
 800499c:	4622      	mov	r2, r4
 800499e:	6864      	ldr	r4, [r4, #4]
 80049a0:	e7cc      	b.n	800493c <_malloc_r+0x2c>
 80049a2:	1cc4      	adds	r4, r0, #3
 80049a4:	f024 0403 	bic.w	r4, r4, #3
 80049a8:	42a0      	cmp	r0, r4
 80049aa:	d0e3      	beq.n	8004974 <_malloc_r+0x64>
 80049ac:	1a21      	subs	r1, r4, r0
 80049ae:	4630      	mov	r0, r6
 80049b0:	f000 f82e 	bl	8004a10 <_sbrk_r>
 80049b4:	3001      	adds	r0, #1
 80049b6:	d1dd      	bne.n	8004974 <_malloc_r+0x64>
 80049b8:	e7cf      	b.n	800495a <_malloc_r+0x4a>
 80049ba:	bf00      	nop
 80049bc:	200000f4 	.word	0x200000f4
 80049c0:	200000f8 	.word	0x200000f8

080049c4 <_realloc_r>:
 80049c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049c6:	4607      	mov	r7, r0
 80049c8:	4614      	mov	r4, r2
 80049ca:	460e      	mov	r6, r1
 80049cc:	b921      	cbnz	r1, 80049d8 <_realloc_r+0x14>
 80049ce:	4611      	mov	r1, r2
 80049d0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80049d4:	f7ff bf9c 	b.w	8004910 <_malloc_r>
 80049d8:	b922      	cbnz	r2, 80049e4 <_realloc_r+0x20>
 80049da:	f7ff ff4d 	bl	8004878 <_free_r>
 80049de:	4625      	mov	r5, r4
 80049e0:	4628      	mov	r0, r5
 80049e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049e4:	f000 f830 	bl	8004a48 <_malloc_usable_size_r>
 80049e8:	42a0      	cmp	r0, r4
 80049ea:	d20f      	bcs.n	8004a0c <_realloc_r+0x48>
 80049ec:	4621      	mov	r1, r4
 80049ee:	4638      	mov	r0, r7
 80049f0:	f7ff ff8e 	bl	8004910 <_malloc_r>
 80049f4:	4605      	mov	r5, r0
 80049f6:	2800      	cmp	r0, #0
 80049f8:	d0f2      	beq.n	80049e0 <_realloc_r+0x1c>
 80049fa:	4631      	mov	r1, r6
 80049fc:	4622      	mov	r2, r4
 80049fe:	f7ff ff13 	bl	8004828 <memcpy>
 8004a02:	4631      	mov	r1, r6
 8004a04:	4638      	mov	r0, r7
 8004a06:	f7ff ff37 	bl	8004878 <_free_r>
 8004a0a:	e7e9      	b.n	80049e0 <_realloc_r+0x1c>
 8004a0c:	4635      	mov	r5, r6
 8004a0e:	e7e7      	b.n	80049e0 <_realloc_r+0x1c>

08004a10 <_sbrk_r>:
 8004a10:	b538      	push	{r3, r4, r5, lr}
 8004a12:	2300      	movs	r3, #0
 8004a14:	4d05      	ldr	r5, [pc, #20]	; (8004a2c <_sbrk_r+0x1c>)
 8004a16:	4604      	mov	r4, r0
 8004a18:	4608      	mov	r0, r1
 8004a1a:	602b      	str	r3, [r5, #0]
 8004a1c:	f7fc ffa2 	bl	8001964 <_sbrk>
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	d102      	bne.n	8004a2a <_sbrk_r+0x1a>
 8004a24:	682b      	ldr	r3, [r5, #0]
 8004a26:	b103      	cbz	r3, 8004a2a <_sbrk_r+0x1a>
 8004a28:	6023      	str	r3, [r4, #0]
 8004a2a:	bd38      	pop	{r3, r4, r5, pc}
 8004a2c:	2000051c 	.word	0x2000051c

08004a30 <__malloc_lock>:
 8004a30:	4801      	ldr	r0, [pc, #4]	; (8004a38 <__malloc_lock+0x8>)
 8004a32:	f000 b811 	b.w	8004a58 <__retarget_lock_acquire_recursive>
 8004a36:	bf00      	nop
 8004a38:	20000524 	.word	0x20000524

08004a3c <__malloc_unlock>:
 8004a3c:	4801      	ldr	r0, [pc, #4]	; (8004a44 <__malloc_unlock+0x8>)
 8004a3e:	f000 b80c 	b.w	8004a5a <__retarget_lock_release_recursive>
 8004a42:	bf00      	nop
 8004a44:	20000524 	.word	0x20000524

08004a48 <_malloc_usable_size_r>:
 8004a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a4c:	1f18      	subs	r0, r3, #4
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	bfbc      	itt	lt
 8004a52:	580b      	ldrlt	r3, [r1, r0]
 8004a54:	18c0      	addlt	r0, r0, r3
 8004a56:	4770      	bx	lr

08004a58 <__retarget_lock_acquire_recursive>:
 8004a58:	4770      	bx	lr

08004a5a <__retarget_lock_release_recursive>:
 8004a5a:	4770      	bx	lr

08004a5c <_init>:
 8004a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5e:	bf00      	nop
 8004a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a62:	bc08      	pop	{r3}
 8004a64:	469e      	mov	lr, r3
 8004a66:	4770      	bx	lr

08004a68 <_fini>:
 8004a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6a:	bf00      	nop
 8004a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a6e:	bc08      	pop	{r3}
 8004a70:	469e      	mov	lr, r3
 8004a72:	4770      	bx	lr
