
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/ytq/source/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ytq' on host 'ytq' (Linux_x86_64 version 5.4.0-152-generic) on Wed May 22 10:26:54 CST 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset Concat_HLS.prj 
INFO: [HLS 200-10] Opening and resetting project '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/Concat_HLS.prj'.
INFO: [HLS 200-1510] Running: add_files /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp -cflags -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/ 
INFO: [HLS 200-10] Adding design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/testbench/concat_tb.cpp -cflags -std=c++11  
INFO: [HLS 200-10] Adding test bench file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/testbench/concat_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top concat 
INFO: [HLS 200-1510] Running: open_solution -reset sol 
INFO: [HLS 200-10] Creating and opening solution '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/Concat_HLS.prj/sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 38239
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench/concat_tb.cpp in debug mode
   Compiling ../../../../src/concat.cpp in debug mode
   Generating csim.exe
WARNNING: file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/data/dram.bin size 167784448 doesn't match required size 2048
WARNNING: file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/data/output_data.bin size 167784448 doesn't match required size 2048
Pass!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.3 seconds. CPU system time: 0.69 seconds. Elapsed time: 7.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.395 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:226:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/include/./../include/types.hpp:234:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 22.28 seconds. CPU system time: 1 seconds. Elapsed time: 23.27 seconds; current allocated memory: 762.562 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'anonymous'() has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 256 in loop 'anonymous'() has been inferred on bundle 'concat_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.42 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.99 seconds; current allocated memory: 762.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 766.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 771.453 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'concat' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:3:1), detected/extracted 1 process function(s): 
	 'read_inputs<ap_uint<256>, ap_int<8>, 32u>'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 798.426 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 838.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'concat' ...
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_1' to 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_2' to 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_3' to 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>_Pipeline_4' to 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_4'.
WARNING: [SYN 201-103] Legalizing function name 'read_inputs<ap_uint<256>, ap_int<8>, 32u>' to 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 839.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 839.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 78, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 840.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 840.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 840.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 840.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 78, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 841.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 841.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 842.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 842.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 842.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1/m_axi_concat_data_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 842.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 845.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3/m_axi_concat_data_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 846.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 849.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_inputs_ap_uint_256_ap_int_8_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_inputs_ap_uint_256_ap_int_8_32u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 853.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/concat_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/input_data_addr1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/input_data_addr2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/output_data_addr3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/ROWS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/COLS' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'concat/concat_flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'concat' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr1', 'input_data_addr2', 'output_data_addr3', 'ROWS', 'COLS', 'inputs', 'outputs', 'concat_flag' to AXI-Lite port concat_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'concat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 856.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 858.910 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 864.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for concat.
INFO: [VLOG 209-307] Generating Verilog RTL for concat.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.06 seconds. CPU system time: 1.66 seconds. Elapsed time: 32.74 seconds; current allocated memory: 110.145 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ytq/source/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 22 10:27:54 2024...
INFO: [HLS 200-802] Generated output file Concat_HLS.prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.76 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.26 seconds; current allocated memory: 6.043 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 48.5 seconds. Total CPU system time: 3.09 seconds. Total elapsed time: 61.56 seconds; peak allocated memory: 870.551 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May 22 10:27:55 2024...
