<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス CacheUnit</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス CacheUnit</h1><!-- doxytag: class="CacheUnit" --><!-- doxytag: inherits="Resource" -->
<p><code>#include &lt;<a class="el" href="cache__unit_8hh_source.html">cache_unit.hh</a>&gt;</code></p>
<div class="dynheader">
CacheUnitに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classCacheUnit.gif" usemap="#CacheUnit_map" alt=""/>
  <map id="CacheUnit_map" name="CacheUnit_map">
<area href="classResource.html" alt="Resource" shape="rect" coords="0,0,70,24"/>
<area href="classFetchUnit.html" alt="FetchUnit" shape="rect" coords="0,112,70,136"/>
</map>
 </div>
</div>

<p><a href="classCacheUnit-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e">InitiateReadData</a>, 
<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a4a1b5faa1ef065d02de5e8c06d8ea9c3">CompleteReadData</a>, 
<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7">InitiateWriteData</a>, 
<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a7a09943676cd675c7fc3ab19ad0c3d9a">CompleteWriteData</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99">InitSecondSplitRead</a>, 
<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">InitSecondSplitWrite</a>, 
<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153ac69978bc7a301e20e323e43b35b3e9f1">CompleteSecondSplitRead</a>, 
<a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a67738c183f321a947b53768e01b87a2c">CompleteSecondSplitWrite</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">DynInstPtr</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a24b18d6f820e0babe90abbfc838fc61c">CacheUnit</a> (std::string res_name, int res_id, int res_width, <a class="el" href="classCycles.html">Cycles</a> res_latency, <a class="el" href="classInOrderCPU.html">InOrderCPU</a> *_cpu, <a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResourceRequest</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#aae5ce84f94a1057d7f60172daf5d731d">getRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> _inst, int stage_num, int res_idx, int slot_num, unsigned cmd)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResReqPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResReqPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#abfbefbe2451158a25d064523dcb3d6bd">findRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, int idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a9063fd6f97e36e3565247339ffa3882c">requestAgain</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, bool &amp;try_request)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#ab3ba2ee95c723c8c056db0a1f2a6dfd3">getSlot</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a7b7fff82f8c9cbdb02add1346f60bb9e">execute</a> (int slot_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a52235c5e3d912452f254dc45f1496fd2">squash</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, int stage_num, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> squash_seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#ae2d6fba25ece343caad6eb029a4a3b5b">squashDueToMemStall</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, int stage_num, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> squash_seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#ac2831520eb121be08811b040992f416b">squashCacheRequest</a> (<a class="el" href="classCacheRequest.html">CacheReqPtr</a> req_ptr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a3dc029c2e87eb911352b82ff15c86236">processCacheCompletion</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#aa942d730ea26d41b72db771cc951f51e">setupMemRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCacheRequest.html">CacheReqPtr</a> cache_req, int acc_size, int flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCacheRequest.html">CacheRequest</a> *cache_req)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#ad661f2bbc47ffa00d06636041132af20">buildDataPacket</a> (<a class="el" href="classCacheRequest.html">CacheRequest</a> *cache_req)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a251d965e889d9bfeeb0f36bc4411d86f">processSquash</a> (<a class="el" href="classCacheReqPacket.html">CacheReqPacket</a> *cache_pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#abf76d6d245f7d3b17d26ea8dcc0cf36f">trap</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a29cb5a4f98063ce6e9210eacbdb35298">recvRetry</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#ac48fe45ef23fddfa02b5136cda4c060e">read</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t *data, unsigned size, unsigned flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#abd0bcff6bbdb03d0ad191f96774e8a8b">write</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, uint8_t *data, unsigned size, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, unsigned flags, uint64_t *res)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a88205381d7b3d93f930cac7bacc96022">doTLBAccess</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCacheRequest.html">CacheReqPtr</a> cache_req, int acc_size, int flags, TheISA::TLB::Mode tlb_mode)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#afc4f09d8e36072c3a3c361f2edf108b4">doCacheAccess</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, uint64_t *write_result=NULL, <a class="el" href="classCacheRequest.html">CacheReqPtr</a> split_req=NULL)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a1325b5bcdbbf4f0ba799cdda17265b72">getMemData</a> (<a class="el" href="classPacket.html">Packet</a> *packet)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a4244e66bc15f13c2dbec20ca5fcea3d4">setAddrDependency</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a8a894d91761439227fd27d91a318c31f">removeAddrDependency</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a3cf8b27760278d20d4aa9463f52a2d95">tlb</a> ()</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a4abab6f8643f5958a53eec1355be3ebd">cacheBlkMask</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a26ded431132c6ee52a8b8bdc8ddd837c">tlbBlockSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a5aa23855b427a009f3334c95a146084b">_tlb</a></td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMasterPort.html">MasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a6acbf550d7553b77d4e6f42d91133da6">cachePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">m5::hash_map&lt; <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classCacheUnit.html#a9748daf7b829518c81be2287ecbc032d">addrMap</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="af9d0c8a46736ba6aa2d8bb94da1a5e73"></a><!-- doxytag: member="CacheUnit::DynInstPtr" ref="af9d0c8a46736ba6aa2d8bb94da1a5e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a> <a class="el" href="classRefCountingPtr.html">DynInstPtr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classResource.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">Resource</a>を再定義しています。</p>

<p><a class="el" href="classFetchUnit.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">FetchUnit</a>で再定義されています。</p>

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a2afce0a47a93eee73a314d53e4890153"></a><!-- doxytag: member="CacheUnit::Command" ref="a2afce0a47a93eee73a314d53e4890153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e"></a><!-- doxytag: member="InitiateReadData" ref="a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e" args="" -->InitiateReadData</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a4a1b5faa1ef065d02de5e8c06d8ea9c3"></a><!-- doxytag: member="CompleteReadData" ref="a2afce0a47a93eee73a314d53e4890153a4a1b5faa1ef065d02de5e8c06d8ea9c3" args="" -->CompleteReadData</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7"></a><!-- doxytag: member="InitiateWriteData" ref="a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7" args="" -->InitiateWriteData</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a7a09943676cd675c7fc3ab19ad0c3d9a"></a><!-- doxytag: member="CompleteWriteData" ref="a2afce0a47a93eee73a314d53e4890153a7a09943676cd675c7fc3ab19ad0c3d9a" args="" -->CompleteWriteData</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99"></a><!-- doxytag: member="InitSecondSplitRead" ref="a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99" args="" -->InitSecondSplitRead</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335"></a><!-- doxytag: member="InitSecondSplitWrite" ref="a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335" args="" -->InitSecondSplitWrite</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153ac69978bc7a301e20e323e43b35b3e9f1"></a><!-- doxytag: member="CompleteSecondSplitRead" ref="a2afce0a47a93eee73a314d53e4890153ac69978bc7a301e20e323e43b35b3e9f1" args="" -->CompleteSecondSplitRead</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a67738c183f321a947b53768e01b87a2c"></a><!-- doxytag: member="CompleteSecondSplitWrite" ref="a2afce0a47a93eee73a314d53e4890153a67738c183f321a947b53768e01b87a2c" args="" -->CompleteSecondSplitWrite</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><a class="el" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00064"></a>00064                  {
<a name="l00065"></a>00065         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e">InitiateReadData</a>,
<a name="l00066"></a>00066         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a4a1b5faa1ef065d02de5e8c06d8ea9c3">CompleteReadData</a>,
<a name="l00067"></a>00067         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7">InitiateWriteData</a>,
<a name="l00068"></a>00068         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a7a09943676cd675c7fc3ab19ad0c3d9a">CompleteWriteData</a>,
<a name="l00069"></a>00069         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99">InitSecondSplitRead</a>,
<a name="l00070"></a>00070         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">InitSecondSplitWrite</a>,
<a name="l00071"></a>00071         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153ac69978bc7a301e20e323e43b35b3e9f1">CompleteSecondSplitRead</a>,
<a name="l00072"></a>00072         <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a67738c183f321a947b53768e01b87a2c">CompleteSecondSplitWrite</a>
<a name="l00073"></a>00073     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a24b18d6f820e0babe90abbfc838fc61c"></a><!-- doxytag: member="CacheUnit::CacheUnit" ref="a24b18d6f820e0babe90abbfc838fc61c" args="(std::string res_name, int res_id, int res_width, Cycles res_latency, InOrderCPU *_cpu, ThePipeline::Params *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCacheUnit.html">CacheUnit</a> </td>
          <td>(</td>
          <td class="paramtype">std::string&nbsp;</td>
          <td class="paramname"> <em>res_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>res_latency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html">InOrderCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *&nbsp;</td>
          <td class="paramname"> <em>params</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="ad661f2bbc47ffa00d06636041132af20"></a><!-- doxytag: member="CacheUnit::buildDataPacket" ref="ad661f2bbc47ffa00d06636041132af20" args="(CacheRequest *cache_req)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void buildDataPacket </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheRequest</a> *&nbsp;</td>
          <td class="paramname"> <em>cache_req</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00816"></a>00816 {
<a name="l00817"></a>00817     <span class="comment">// Check for LL/SC and if so change command</span>
<a name="l00818"></a>00818     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>() &amp;&amp; cache_req-&gt;<a class="code" href="classCacheRequest.html#ad7ffb57e2a652479b7a4377f7db03e30">pktCmd</a> == <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>) {
<a name="l00819"></a>00819         cache_req-&gt;<a class="code" href="classCacheRequest.html#ad7ffb57e2a652479b7a4377f7db03e30">pktCmd</a> = <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a1c703221ee751b9d3d635fe33ea8e350">MemCmd::LoadLockedReq</a>;
<a name="l00820"></a>00820     }
<a name="l00821"></a>00821 
<a name="l00822"></a>00822     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#ad7ffb57e2a652479b7a4377f7db03e30">pktCmd</a> == <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153aa5ec34a7e56b23ff12c9b819519d168a">MemCmd::WriteReq</a>) {
<a name="l00823"></a>00823         cache_req-&gt;<a class="code" href="classCacheRequest.html#ad7ffb57e2a652479b7a4377f7db03e30">pktCmd</a> =
<a name="l00824"></a>00824             cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a6ec455c5a36403d3a8319bcfbf356bc1">isSwap</a>() ? <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a544e456dc06d65a6998a7df182d247d3">MemCmd::SwapReq</a> :
<a name="l00825"></a>00825             (cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>() ? <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a10ce12df51611216e2e8c4cb9b5d4047">MemCmd::StoreCondReq</a> 
<a name="l00826"></a>00826              : <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153aa5ec34a7e56b23ff12c9b819519d168a">MemCmd::WriteReq</a>);
<a name="l00827"></a>00827     }
<a name="l00828"></a>00828 
<a name="l00829"></a>00829     cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a> = <span class="keyword">new</span> <a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>(cache_req,
<a name="l00830"></a>00830                                             cache_req-&gt;<a class="code" href="classCacheRequest.html#ad7ffb57e2a652479b7a4377f7db03e30">pktCmd</a>,
<a name="l00831"></a>00831                                             cache_req-&gt;<a class="code" href="classCacheRequest.html#a65152017e4eb674a60e1b6c374b2df6f">instIdx</a>);
<a name="l00832"></a>00832     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[slot:%i]: Slot marked for %x\n&quot;</span>,
<a name="l00833"></a>00833             cache_req-&gt;<a class="code" href="classResourceRequest.html#aa3dcf920f4d17ee3b6baf56b80de49b8">getSlot</a>(),
<a name="l00834"></a>00834             cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00835"></a>00835 
<a name="l00836"></a>00836     cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a28e9cd0c873d2bd6b2ac86283f614469">hasSlot</a> = <span class="keyword">true</span>;
<a name="l00837"></a>00837     cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>);
<a name="l00838"></a>00838 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a6a734ac8ee8c7fbe0df3fed5826a52ef"></a><!-- doxytag: member="CacheUnit::cacheBlockAlign" ref="a6a734ac8ee8c7fbe0df3fed5826a52ef" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Align a PC to the start of the <a class="el" href="classCache.html">Cache</a> block. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00164"></a>00164     {
<a name="l00165"></a>00165         <span class="keywordflow">return</span> (<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp; ~(<a class="code" href="classCacheUnit.html#a4abab6f8643f5958a53eec1355be3ebd">cacheBlkMask</a>));
<a name="l00166"></a>00166     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="afc4f09d8e36072c3a3c361f2edf108b4"></a><!-- doxytag: member="CacheUnit::doCacheAccess" ref="afc4f09d8e36072c3a3c361f2edf108b4" args="(DynInstPtr inst, uint64_t *write_result=NULL, CacheReqPtr split_req=NULL)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void doCacheAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>write_result</em> = <code>NULL</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheReqPtr</a>&nbsp;</td>
          <td class="paramname"> <em>split_req</em> = <code>NULL</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read/Write on behalf of an instruction. curResSlot needs to be a valid value in instruction. </p>

<p><a class="el" href="classResource.html#aa874bbb279acf67627511df8f4c3dce5">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00843"></a>00843 {
<a name="l00844"></a>00844     <a class="code" href="classRefCountingPtr.html">Fault</a> fault = <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>;
<a name="l00845"></a>00845 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span>    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00847"></a>00847 <span class="preprocessor">#endif</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span>    <span class="keywordtype">bool</span> do_access = <span class="keyword">true</span>;  <span class="comment">// flag to suppress cache access</span>
<a name="l00849"></a>00849 
<a name="l00850"></a>00850     <span class="comment">// Special Handling if this is a split request</span>
<a name="l00851"></a>00851     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req;
<a name="l00852"></a>00852     <span class="keywordflow">if</span> (split_req == <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>)
<a name="l00853"></a>00853         cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[inst-&gt;getCurResSlot()]);
<a name="l00854"></a>00854     <span class="keywordflow">else</span> {
<a name="l00855"></a>00855         cache_req = split_req;
<a name="l00856"></a>00856         assert(0);
<a name="l00857"></a>00857     }
<a name="l00858"></a>00858 
<a name="l00859"></a>00859     <span class="comment">// Make a new packet inside the CacheRequest object</span>
<a name="l00860"></a>00860     assert(cache_req);
<a name="l00861"></a>00861     <a class="code" href="classCacheUnit.html#ad661f2bbc47ffa00d06636041132af20">buildDataPacket</a>(cache_req);
<a name="l00862"></a>00862 
<a name="l00863"></a>00863     <span class="comment">// Special Handling for LL/SC or Compare/Swap</span>
<a name="l00864"></a>00864      <span class="keywordtype">bool</span> is_write = cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#ab699d2f0d186312531fd1c279fd27b73">isWrite</a>();
<a name="l00865"></a>00865      <a class="code" href="classRequest.html">RequestPtr</a> mem_req = cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>;
<a name="l00866"></a>00866      <span class="keywordflow">if</span> (is_write) {
<a name="l00867"></a>00867          <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00868"></a>00868                  <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Storing data: %s\n&quot;</span>,
<a name="l00869"></a>00869                  tid, inst-&gt;seqNum,
<a name="l00870"></a>00870                  printMemData(cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(),
<a name="l00871"></a>00871                               cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()));
<a name="l00872"></a>00872 
<a name="l00873"></a>00873         <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#a086ef1e55d60089d0aa0232ff797eaef">isCondSwap</a>()) {
<a name="l00874"></a>00874              assert(write_res);
<a name="l00875"></a>00875              cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#ac73800a0bae4776befb9d416e95ea6d9">setExtraData</a>(*write_res);
<a name="l00876"></a>00876          }
<a name="l00877"></a>00877         <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>()) {
<a name="l00878"></a>00878             assert(cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;isStoreConditional());
<a name="l00879"></a>00879             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Evaluating Store Conditional access\n&quot;</span>);
<a name="l00880"></a>00880             do_access = <a class="code" href="namespaceAlphaISA.html#a1087208351cf56657581daf8f2f918c8">TheISA::handleLockedWrite</a>(inst.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), mem_req, <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>);
<a name="l00881"></a>00881         }
<a name="l00882"></a>00882      }
<a name="l00883"></a>00883 
<a name="l00884"></a>00884     <span class="comment">// Finally, go ahead and make the access if we can...</span>
<a name="l00885"></a>00885     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00886"></a>00886             <span class="stringliteral">&quot;[tid:%i] [sn:%i] attempting to access cache for addr %08p\n&quot;</span>,
<a name="l00887"></a>00887             tid, inst-&gt;seqNum, cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00888"></a>00888 
<a name="l00889"></a>00889     <span class="keywordflow">if</span> (do_access) {
<a name="l00890"></a>00890         <span class="keywordflow">if</span> (!<a class="code" href="classCacheUnit.html#a6acbf550d7553b77d4e6f42d91133da6">cachePort</a>-&gt;<a class="code" href="classMasterPort.html#aafaf979005392447714384794f1a8610">sendTimingReq</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>)) {
<a name="l00891"></a>00891             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00892"></a>00892                     <span class="stringliteral">&quot;[tid:%i] [sn:%i] cannot access cache, because port &quot;</span>
<a name="l00893"></a>00893                     <span class="stringliteral">&quot;is blocked. now waiting to retry request\n&quot;</span>, tid, 
<a name="l00894"></a>00894                     inst-&gt;seqNum);
<a name="l00895"></a>00895             <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>;
<a name="l00896"></a>00896             cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00897"></a>00897 
<a name="l00898"></a>00898             <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00899"></a>00899             cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00900"></a>00900 
<a name="l00901"></a>00901             cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00902"></a>00902             <a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a> = <span class="keyword">true</span>;
<a name="l00903"></a>00903         } <span class="keywordflow">else</span> {
<a name="l00904"></a>00904             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00905"></a>00905                     <span class="stringliteral">&quot;[tid:%i] [sn:%i] is now waiting for cache response\n&quot;</span>,
<a name="l00906"></a>00906                     tid, inst-&gt;seqNum);
<a name="l00907"></a>00907             cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>();
<a name="l00908"></a>00908             cache_req-&gt;<a class="code" href="classCacheRequest.html#ac72925124571fd902778ad38f1606a88">setMemAccPending</a>();
<a name="l00909"></a>00909             <a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a> = <span class="keyword">false</span>;
<a name="l00910"></a>00910         }
<a name="l00911"></a>00911     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>()){
<a name="l00912"></a>00912         <span class="comment">// Store-Conditional instructions complete even if they &quot;failed&quot;</span>
<a name="l00913"></a>00913         assert(cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;isStoreConditional());
<a name="l00914"></a>00914         cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">true</span>);
<a name="l00915"></a>00915 
<a name="l00916"></a>00916         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(LLSC,
<a name="l00917"></a>00917                 <span class="stringliteral">&quot;[tid:%i]: T%i Ignoring Failed Store Conditional Access\n&quot;</span>,
<a name="l00918"></a>00918                 tid, tid);
<a name="l00919"></a>00919 
<a name="l00920"></a>00920         <a class="code" href="classCacheUnit.html#a3dc029c2e87eb911352b82ff15c86236">processCacheCompletion</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>);
<a name="l00921"></a>00921     } <span class="keywordflow">else</span> {
<a name="l00922"></a>00922         <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>;
<a name="l00923"></a>00923         cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00924"></a>00924 
<a name="l00925"></a>00925         <span class="keyword">delete</span> cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00926"></a>00926         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00927"></a>00927 
<a name="l00928"></a>00928         <span class="comment">// Make cache request again since access due to</span>
<a name="l00929"></a>00929         <span class="comment">// inability to access</span>
<a name="l00930"></a>00930         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: \n&quot;</span>);
<a name="l00931"></a>00931         cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00932"></a>00932     }
<a name="l00933"></a>00933 
<a name="l00934"></a>00934 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a88205381d7b3d93f930cac7bacc96022"></a><!-- doxytag: member="CacheUnit::doTLBAccess" ref="a88205381d7b3d93f930cac7bacc96022" args="(DynInstPtr inst, CacheReqPtr cache_req, int acc_size, int flags, TheISA::TLB::Mode tlb_mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void doTLBAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheReqPtr</a>&nbsp;</td>
          <td class="paramname"> <em>cache_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>acc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::TLB::Mode&nbsp;</td>
          <td class="paramname"> <em>tlb_mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00369"></a>00369 {
<a name="l00370"></a>00370     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     <a class="code" href="classCacheUnit.html#aa942d730ea26d41b72db771cc951f51e">setupMemRequest</a>(inst, cache_req, acc_size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>);
<a name="l00373"></a>00373 
<a name="l00374"></a>00374     <span class="comment">//@todo: HACK: the DTB expects the correct PC in the ThreadContext</span>
<a name="l00375"></a>00375     <span class="comment">//       but how if the memory accesses are speculative? Shouldn&apos;t</span>
<a name="l00376"></a>00376     <span class="comment">//       we send along the requestor&apos;s PC to the translate functions?</span>
<a name="l00377"></a>00377     <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a> = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#afe9da004c5a3f37cbb72fa3763d4c0d1">thread</a>[tid]-&gt;getTC();
<a name="l00378"></a>00378     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> old_pc = tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>();
<a name="l00379"></a>00379     tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>() = inst-&gt;pcState();
<a name="l00380"></a>00380 
<a name="l00381"></a>00381     inst-&gt;fault =
<a name="l00382"></a>00382         <a class="code" href="classCacheUnit.html#a5aa23855b427a009f3334c95a146084b">_tlb</a>-&gt;translateAtomic(cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>, tc, tlb_mode);
<a name="l00383"></a>00383     tc-&gt;<a class="code" href="classThreadContext.html#a1aaca26c0732d2191edbde1477d7ec13">pcState</a>() = old_pc;
<a name="l00384"></a>00384 
<a name="l00385"></a>00385     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00386"></a>00386         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderTLB, <span class="stringliteral">&quot;[tid:%i]: %s encountered while translating &quot;</span>
<a name="l00387"></a>00387                 <span class="stringliteral">&quot;addr:%08p for [sn:%i].\n&quot;</span>, tid, inst-&gt;fault-&gt;name(),
<a name="l00388"></a>00388                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(), inst-&gt;seqNum);
<a name="l00389"></a>00389 
<a name="l00390"></a>00390         <a class="code" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[tid] = <span class="keyword">true</span>;
<a name="l00391"></a>00391         <a class="code" href="classCacheUnit.html#a26ded431132c6ee52a8b8bdc8ddd837c">tlbBlockSeqNum</a>[tid] = inst-&gt;seqNum;
<a name="l00392"></a>00392 
<a name="l00393"></a>00393         <span class="comment">// Make sure nothing gets executed until after this faulting</span>
<a name="l00394"></a>00394         <span class="comment">// instruction gets handled.</span>
<a name="l00395"></a>00395         inst-&gt;setSerializeAfter();
<a name="l00396"></a>00396 
<a name="l00397"></a>00397         <span class="comment">// Mark it as complete so it can pass through next stage.</span>
<a name="l00398"></a>00398         <span class="comment">// Fault Handling will happen at commit/graduation</span>
<a name="l00399"></a>00399         cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>();
<a name="l00400"></a>00400     } <span class="keywordflow">else</span> {
<a name="l00401"></a>00401         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderTLB, <span class="stringliteral">&quot;[tid:%i]: [sn:%i] virt. addr %08p translated &quot;</span>
<a name="l00402"></a>00402                 <span class="stringliteral">&quot;to phys. addr:%08p.\n&quot;</span>, tid, inst-&gt;seqNum,
<a name="l00403"></a>00403                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(),
<a name="l00404"></a>00404                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>());
<a name="l00405"></a>00405     }
<a name="l00406"></a>00406 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b7fff82f8c9cbdb02add1346f60bb9e"></a><!-- doxytag: member="CacheUnit::execute" ref="a7b7fff82f8c9cbdb02add1346f60bb9e" args="(int slot_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void execute </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Executes one of the commands from the "Command" enum </p>

<p><a class="el" href="classResource.html#a39af49c5568d1db3f53c12d7d6914c32">Resource</a>を再定義しています。</p>

<p><a class="el" href="classFetchUnit.html#a7b7fff82f8c9cbdb02add1346f60bb9e">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00624"></a>00624 {
<a name="l00625"></a>00625     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_num]);
<a name="l00626"></a>00626     assert(cache_req);
<a name="l00627"></a>00627 
<a name="l00628"></a>00628     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a> &amp;&amp;
<a name="l00629"></a>00629         (cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> == <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e">InitiateReadData</a> ||
<a name="l00630"></a>00630          cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> == <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7">InitiateWriteData</a> ||
<a name="l00631"></a>00631          cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> == <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99">InitSecondSplitRead</a> ||
<a name="l00632"></a>00632          cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> == <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">InitSecondSplitWrite</a>)) {
<a name="l00633"></a>00633         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Cache Port Blocked. Cannot Access\n&quot;</span>);
<a name="l00634"></a>00634         cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00635"></a>00635         <span class="keywordflow">return</span>;
<a name="l00636"></a>00636     }
<a name="l00637"></a>00637 
<a name="l00638"></a>00638     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l00639"></a>00639     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00640"></a>00640         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00641"></a>00641                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00642"></a>00642                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00643"></a>00643                 inst-&gt;getMemAddr());
<a name="l00644"></a>00644         <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00645"></a>00645         <span class="keywordflow">return</span>;
<a name="l00646"></a>00646     }
<a name="l00647"></a>00647 
<a name="l00648"></a>00648     <span class="keywordflow">if</span> (inst-&gt;isSquashed()) {
<a name="l00649"></a>00649         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00650"></a>00650                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected squashed instruction &quot;</span>
<a name="l00651"></a>00651                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00652"></a>00652         <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00653"></a>00653         <span class="keywordflow">return</span>;
<a name="l00654"></a>00654     }
<a name="l00655"></a>00655 
<a name="l00656"></a>00656 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span>    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00658"></a>00658     std::string acc_type = <span class="stringliteral">&quot;write&quot;</span>;
<a name="l00659"></a>00659 <span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span>
<a name="l00661"></a>00661     <span class="keywordflow">switch</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a>)
<a name="l00662"></a>00662     {
<a name="l00663"></a>00663 
<a name="l00664"></a>00664       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e">InitiateReadData</a>:
<a name="l00665"></a>00665 <span class="preprocessor">#if TRACING_ON</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span>        acc_type = <span class="stringliteral">&quot;read&quot;</span>;
<a name="l00667"></a>00667 <span class="preprocessor">#endif        </span>
<a name="l00668"></a>00668 <span class="preprocessor"></span>      <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7">InitiateWriteData</a>:
<a name="l00669"></a>00669         <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a>) {
<a name="l00670"></a>00670             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Cache Port Blocked. Cannot Access\n&quot;</span>);
<a name="l00671"></a>00671             cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00672"></a>00672             <span class="keywordflow">return</span>;
<a name="l00673"></a>00673         }
<a name="l00674"></a>00674 
<a name="l00675"></a>00675         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00676"></a>00676                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i] Initiating data %s access to %s for &quot;</span>
<a name="l00677"></a>00677                 <span class="stringliteral">&quot;addr. %08p\n&quot;</span>, tid, inst-&gt;seqNum, acc_type, <a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>(),
<a name="l00678"></a>00678                 cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;getMemAddr());
<a name="l00679"></a>00679 
<a name="l00680"></a>00680         inst-&gt;setCurResSlot(slot_num);
<a name="l00681"></a>00681 
<a name="l00682"></a>00682         <span class="keywordflow">if</span> (inst-&gt;isDataPrefetch() || inst-&gt;isInstPrefetch()) {
<a name="l00683"></a>00683             inst-&gt;execute();
<a name="l00684"></a>00684         } <span class="keywordflow">else</span> {
<a name="l00685"></a>00685             inst-&gt;initiateAcc();
<a name="l00686"></a>00686         }
<a name="l00687"></a>00687         
<a name="l00688"></a>00688         <span class="keywordflow">break</span>;
<a name="l00689"></a>00689 
<a name="l00690"></a>00690       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99">InitSecondSplitRead</a>:
<a name="l00691"></a>00691         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00692"></a>00692                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i] Initiating split data read access to %s &quot;</span>
<a name="l00693"></a>00693                 <span class="stringliteral">&quot;for addr. %08p\n&quot;</span>, tid, inst-&gt;seqNum, <a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>(),
<a name="l00694"></a>00694                 cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;split2ndAddr);
<a name="l00695"></a>00695         inst-&gt;split2ndAccess = <span class="keyword">true</span>;
<a name="l00696"></a>00696         assert(inst-&gt;split2ndAddr != 0);
<a name="l00697"></a>00697         <a class="code" href="classCacheUnit.html#ac48fe45ef23fddfa02b5136cda4c060e">read</a>(inst, inst-&gt;split2ndAddr, &amp;inst-&gt;split2ndData,
<a name="l00698"></a>00698              inst-&gt;totalSize, inst-&gt;split2ndFlags);
<a name="l00699"></a>00699         <span class="keywordflow">break</span>;
<a name="l00700"></a>00700 
<a name="l00701"></a>00701       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">InitSecondSplitWrite</a>:
<a name="l00702"></a>00702         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00703"></a>00703                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i] Initiating split data write access to %s &quot;</span>
<a name="l00704"></a>00704                 <span class="stringliteral">&quot;for addr. %08p\n&quot;</span>, tid, inst-&gt;seqNum, <a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>(),
<a name="l00705"></a>00705                 cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;getMemAddr());
<a name="l00706"></a>00706 
<a name="l00707"></a>00707         inst-&gt;split2ndAccess = <span class="keyword">true</span>;
<a name="l00708"></a>00708         assert(inst-&gt;split2ndAddr != 0);
<a name="l00709"></a>00709         <a class="code" href="classCacheUnit.html#abd0bcff6bbdb03d0ad191f96774e8a8b">write</a>(inst, &amp;inst-&gt;split2ndData, inst-&gt;totalSize,
<a name="l00710"></a>00710               inst-&gt;split2ndAddr, inst-&gt;split2ndFlags, <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00711"></a>00711         <span class="keywordflow">break</span>;
<a name="l00712"></a>00712 
<a name="l00713"></a>00713       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a4a1b5faa1ef065d02de5e8c06d8ea9c3">CompleteReadData</a>:
<a name="l00714"></a>00714         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00715"></a>00715                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Data Read Access\n&quot;</span>,
<a name="l00716"></a>00716                 tid, inst-&gt;seqNum);
<a name="l00717"></a>00717 
<a name="l00718"></a>00718 
<a name="l00719"></a>00719         <span class="comment">//@todo: timing translations need to check here...</span>
<a name="l00720"></a>00720         assert(!inst-&gt;isInstPrefetch() &amp;&amp; <span class="stringliteral">&quot;Can&apos;t Handle Inst. Prefecthes&quot;</span>);
<a name="l00721"></a>00721         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a63ec568bcbc0ea1b45a4d351285768f0">isMemAccComplete</a>() || inst-&gt;isDataPrefetch()) {
<a name="l00722"></a>00722             <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00723"></a>00723         } <span class="keywordflow">else</span> {
<a name="l00724"></a>00724             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: Data miss from %08p\n&quot;</span>,
<a name="l00725"></a>00725                     tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;getMemAddr());
<a name="l00726"></a>00726             cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00727"></a>00727             cache_req-&gt;<a class="code" href="classResourceRequest.html#a3cd636f9020a019c1b06e7aa5e460c6f">setMemStall</a>(<span class="keyword">true</span>);            
<a name="l00728"></a>00728         }
<a name="l00729"></a>00729         <span class="keywordflow">break</span>;
<a name="l00730"></a>00730 
<a name="l00731"></a>00731       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a7a09943676cd675c7fc3ab19ad0c3d9a">CompleteWriteData</a>:
<a name="l00732"></a>00732         {
<a name="l00733"></a>00733             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00734"></a>00734                     <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Data Write Access\n&quot;</span>,
<a name="l00735"></a>00735                     tid, inst-&gt;seqNum);
<a name="l00736"></a>00736 
<a name="l00737"></a>00737 
<a name="l00738"></a>00738             <span class="comment">//@todo: check that timing translation is finished here</span>
<a name="l00739"></a>00739             <a class="code" href="classRequest.html">RequestPtr</a> mem_req = cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00740"></a>00740             <span class="keywordflow">if</span> (mem_req-&gt;<a class="code" href="classRequest.html#a086ef1e55d60089d0aa0232ff797eaef">isCondSwap</a>() || mem_req-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>() || mem_req-&gt;<a class="code" href="classRequest.html#a6ec455c5a36403d3a8319bcfbf356bc1">isSwap</a>()) {
<a name="l00741"></a>00741                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Detected Conditional Store Inst.\n&quot;</span>);
<a name="l00742"></a>00742 
<a name="l00743"></a>00743                 <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a63ec568bcbc0ea1b45a4d351285768f0">isMemAccComplete</a>()) {
<a name="l00744"></a>00744                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: Data miss from %08p\n&quot;</span>,
<a name="l00745"></a>00745                             tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;getMemAddr());
<a name="l00746"></a>00746                     cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00747"></a>00747                     cache_req-&gt;<a class="code" href="classResourceRequest.html#a3cd636f9020a019c1b06e7aa5e460c6f">setMemStall</a>(<span class="keyword">true</span>);
<a name="l00748"></a>00748                     <span class="keywordflow">return</span>;
<a name="l00749"></a>00749                 } <span class="keywordflow">else</span> {
<a name="l00750"></a>00750                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;Mem Acc Completed\n&quot;</span>);
<a name="l00751"></a>00751                 }
<a name="l00752"></a>00752             }
<a name="l00753"></a>00753 
<a name="l00754"></a>00754             <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a4cde89a6a447d3a380be174fd290160c">isMemAccPending</a>()) {
<a name="l00755"></a>00755                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Store Instruction Pending Completion.\n&quot;</span>);
<a name="l00756"></a>00756                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>;
<a name="l00757"></a>00757                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00758"></a>00758             } <span class="keywordflow">else</span>
<a name="l00759"></a>00759                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Store Instruction Finished Completion.\n&quot;</span>);
<a name="l00760"></a>00760 
<a name="l00761"></a>00761             <span class="comment">//@todo: if split inst save data</span>
<a name="l00762"></a>00762             <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00763"></a>00763         }
<a name="l00764"></a>00764         <span class="keywordflow">break</span>;
<a name="l00765"></a>00765 
<a name="l00766"></a>00766       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153ac69978bc7a301e20e323e43b35b3e9f1">CompleteSecondSplitRead</a>:
<a name="l00767"></a>00767         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00768"></a>00768                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Split Data Read &quot;</span>
<a name="l00769"></a>00769                 <span class="stringliteral">&quot;Access\n&quot;</span>, tid, inst-&gt;seqNum);
<a name="l00770"></a>00770 
<a name="l00771"></a>00771         <span class="comment">//@todo: check that timing translation is finished here</span>
<a name="l00772"></a>00772         assert(!inst-&gt;isInstPrefetch() &amp;&amp; <span class="stringliteral">&quot;Can&apos;t Handle Inst. Prefecthes&quot;</span>);
<a name="l00773"></a>00773         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a63ec568bcbc0ea1b45a4d351285768f0">isMemAccComplete</a>() || inst-&gt;isDataPrefetch()) {
<a name="l00774"></a>00774             <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00775"></a>00775         } <span class="keywordflow">else</span> {
<a name="l00776"></a>00776             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall, <span class="stringliteral">&quot;STALL: [tid:%i]: Data miss from %08p\n&quot;</span>,
<a name="l00777"></a>00777                     tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;split2ndAddr);
<a name="l00778"></a>00778             cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00779"></a>00779             cache_req-&gt;<a class="code" href="classResourceRequest.html#a3cd636f9020a019c1b06e7aa5e460c6f">setMemStall</a>(<span class="keyword">true</span>);            
<a name="l00780"></a>00780         }
<a name="l00781"></a>00781         <span class="keywordflow">break</span>;
<a name="l00782"></a>00782 
<a name="l00783"></a>00783       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a67738c183f321a947b53768e01b87a2c">CompleteSecondSplitWrite</a>:
<a name="l00784"></a>00784         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00785"></a>00785                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Trying to Complete Split Data Write &quot;</span>
<a name="l00786"></a>00786                 <span class="stringliteral">&quot;Access\n&quot;</span>, tid, inst-&gt;seqNum);
<a name="l00787"></a>00787         <span class="comment">//@todo: illegal to have a unaligned cond.swap or llsc?</span>
<a name="l00788"></a>00788         assert(!cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a6ec455c5a36403d3a8319bcfbf356bc1">isSwap</a>() &amp;&amp; !cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a086ef1e55d60089d0aa0232ff797eaef">isCondSwap</a>()
<a name="l00789"></a>00789                &amp;&amp; !cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>());
<a name="l00790"></a>00790 
<a name="l00791"></a>00791         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a4cde89a6a447d3a380be174fd290160c">isMemAccPending</a>()) {
<a name="l00792"></a>00792             cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>;
<a name="l00793"></a>00793             cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00794"></a>00794         }
<a name="l00795"></a>00795 
<a name="l00796"></a>00796         <span class="comment">//@todo: check that timing translation is finished here</span>
<a name="l00797"></a>00797         <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00798"></a>00798         <span class="keywordflow">break</span>;
<a name="l00799"></a>00799         
<a name="l00800"></a>00800       <span class="keywordflow">default</span>:
<a name="l00801"></a>00801         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized command to %s&quot;</span>, <a class="code" href="classResource.html#a991d4c92f58169fd45fe3f1c1881ac9e">resName</a>);
<a name="l00802"></a>00802     }
<a name="l00803"></a>00803 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abfbefbe2451158a25d064523dcb3d6bd"></a><!-- doxytag: member="CacheUnit::findRequest" ref="abfbefbe2451158a25d064523dcb3d6bd" args="(DynInstPtr inst, int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResReqPtr</a> findRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00227"></a>00227 {
<a name="l00228"></a>00228     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00229"></a>00229         <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req =
<a name="l00230"></a>00230             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00231"></a>00231         assert(cache_req);
<a name="l00232"></a>00232 
<a name="l00233"></a>00233         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a28e3c179a86f337095088b3ca02a2b2a">valid</a> &amp;&amp;
<a name="l00234"></a>00234             cache_req-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>() == inst &amp;&amp;
<a name="l00235"></a>00235             cache_req-&gt;<a class="code" href="classCacheRequest.html#a65152017e4eb674a60e1b6c374b2df6f">instIdx</a> == idx) {
<a name="l00236"></a>00236             <span class="keywordflow">return</span> cache_req;
<a name="l00237"></a>00237         }
<a name="l00238"></a>00238     }
<a name="l00239"></a>00239 
<a name="l00240"></a>00240     <span class="keywordflow">return</span> <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00241"></a>00241 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae3afc1c63d17a49a6301bd18fca574a0"></a><!-- doxytag: member="CacheUnit::findRequest" ref="ae3afc1c63d17a49a6301bd18fca574a0" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResReqPtr</a> findRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Find the request that corresponds to this instruction </p>

<p><a class="el" href="classResource.html#ae3afc1c63d17a49a6301bd18fca574a0">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00209"></a>00209 {
<a name="l00210"></a>00210     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00211"></a>00211         <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req =
<a name="l00212"></a>00212             <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00213"></a>00213         assert(cache_req);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a28e3c179a86f337095088b3ca02a2b2a">valid</a> &amp;&amp;
<a name="l00216"></a>00216             cache_req-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>() == inst &amp;&amp;
<a name="l00217"></a>00217             cache_req-&gt;<a class="code" href="classCacheRequest.html#a65152017e4eb674a60e1b6c374b2df6f">instIdx</a> == inst-&gt;curSkedEntry-&gt;idx) {
<a name="l00218"></a>00218             <span class="keywordflow">return</span> cache_req;
<a name="l00219"></a>00219         }
<a name="l00220"></a>00220     }
<a name="l00221"></a>00221 
<a name="l00222"></a>00222     <span class="keywordflow">return</span> <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00223"></a>00223 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aea41ebe99227291877a80081e9b47822"></a><!-- doxytag: member="CacheUnit::finishCacheUnitReq" ref="aea41ebe99227291877a80081e9b47822" args="(DynInstPtr inst, CacheRequest *cache_req)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void finishCacheUnitReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheRequest</a> *&nbsp;</td>
          <td class="paramname"> <em>cache_req</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00807"></a>00807 {
<a name="l00808"></a>00808     <span class="comment">//@note: add back in for speculative load/store capability</span>
<a name="l00809"></a>00809     <span class="comment">//removeAddrDependency(inst);</span>
<a name="l00810"></a>00810     cache_req-&gt;<a class="code" href="classResourceRequest.html#a3cd636f9020a019c1b06e7aa5e460c6f">setMemStall</a>(<span class="keyword">false</span>);
<a name="l00811"></a>00811     cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>();
<a name="l00812"></a>00812 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a1325b5bcdbbf4f0ba799cdda17265b72"></a><!-- doxytag: member="CacheUnit::getMemData" ref="a1325b5bcdbbf4f0ba799cdda17265b72" args="(Packet *packet)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t getMemData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&nbsp;</td>
          <td class="paramname"> <em>packet</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aae5ce84f94a1057d7f60172daf5d731d"></a><!-- doxytag: member="CacheUnit::getRequest" ref="aae5ce84f94a1057d7f60172daf5d731d" args="(DynInstPtr _inst, int stage_num, int res_idx, int slot_num, unsigned cmd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResReqPtr</a> getRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>_inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>cmd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRequest.html">Request</a> usage of a resource for this instruction. If this instruction already has made this request to this resource, and that request is uncompleted this function will just return that request </p>

<p><a class="el" href="classResource.html#aae5ce84f94a1057d7f60172daf5d731d">Resource</a>を再定義しています。</p>

<p><a class="el" href="classFetchUnit.html#aae5ce84f94a1057d7f60172daf5d731d">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>* sched_entry = *inst-&gt;curSkedEntry;
<a name="l00249"></a>00249     <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_num]);
<a name="l00250"></a>00250 
<a name="l00251"></a>00251     <span class="keywordflow">if</span> (!inst-&gt;validMemAddr()) {
<a name="l00252"></a>00252         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Mem. Addr. must be set before requesting cache access\n&quot;</span>);
<a name="l00253"></a>00253     }
<a name="l00254"></a>00254 
<a name="l00255"></a>00255     <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153">MemCmd::Command</a> pkt_cmd;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     <span class="keywordflow">switch</span> (sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#ab3d2004723874364229cf4339bb129fb">cmd</a>)
<a name="l00258"></a>00258     {
<a name="l00259"></a>00259       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99">InitSecondSplitRead</a>:
<a name="l00260"></a>00260         pkt_cmd = <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>;
<a name="l00261"></a>00261 
<a name="l00262"></a>00262         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00263"></a>00263                 <span class="stringliteral">&quot;[tid:%i]: Read request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00264"></a>00264                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;split2ndAddr);
<a name="l00265"></a>00265         <span class="keywordflow">break</span>;
<a name="l00266"></a>00266 
<a name="l00267"></a>00267       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a073e15b510a5603d2befcbe896bd735e">InitiateReadData</a>:
<a name="l00268"></a>00268         pkt_cmd = <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>;
<a name="l00269"></a>00269 
<a name="l00270"></a>00270         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00271"></a>00271                 <span class="stringliteral">&quot;[tid:%i]: Read request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00272"></a>00272                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l00273"></a>00273         <span class="keywordflow">break</span>;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">InitSecondSplitWrite</a>:
<a name="l00276"></a>00276         pkt_cmd = <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153aa5ec34a7e56b23ff12c9b819519d168a">MemCmd::WriteReq</a>;
<a name="l00277"></a>00277 
<a name="l00278"></a>00278         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00279"></a>00279                 <span class="stringliteral">&quot;[tid:%i]: Write request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00280"></a>00280                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;split2ndAddr);
<a name="l00281"></a>00281         <span class="keywordflow">break</span>;
<a name="l00282"></a>00282 
<a name="l00283"></a>00283       <span class="keywordflow">case</span> <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aef4b28c5f1a2120dfb93f7613b5e12d7">InitiateWriteData</a>:
<a name="l00284"></a>00284         pkt_cmd = <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153aa5ec34a7e56b23ff12c9b819519d168a">MemCmd::WriteReq</a>;
<a name="l00285"></a>00285 
<a name="l00286"></a>00286         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00287"></a>00287                 <span class="stringliteral">&quot;[tid:%i]: Write request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00288"></a>00288                 inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l00289"></a>00289         <span class="keywordflow">break</span>;
<a name="l00290"></a>00290 
<a name="l00291"></a>00291       <span class="keywordflow">default</span>:
<a name="l00292"></a>00292         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;%i: Unexpected request type (%i) to %s&quot;</span>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(),
<a name="l00293"></a>00293               sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#ab3d2004723874364229cf4339bb129fb">cmd</a>, <a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>());
<a name="l00294"></a>00294     }
<a name="l00295"></a>00295 
<a name="l00296"></a>00296     cache_req-&gt;<a class="code" href="classCacheRequest.html#a84f6f3e65e793185ef653dd30dc70bce">setRequest</a>(inst, stage_num, <span class="keywordtype">id</span>, slot_num,
<a name="l00297"></a>00297                           sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#ab3d2004723874364229cf4339bb129fb">cmd</a>, pkt_cmd,
<a name="l00298"></a>00298                           inst-&gt;curSkedEntry-&gt;idx);
<a name="l00299"></a>00299     <span class="keywordflow">return</span> cache_req;
<a name="l00300"></a>00300 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab3ba2ee95c723c8c056db0a1f2a6dfd3"></a><!-- doxytag: member="CacheUnit::getSlot" ref="ab3ba2ee95c723c8c056db0a1f2a6dfd3" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int getSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the next available slot in this resource. Instruction is passed so that resources can check the instruction before allocating a slot if necessary. </p>

<p><a class="el" href="classResource.html#ab3ba2ee95c723c8c056db0a1f2a6dfd3">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00137"></a>00137     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[tid]) {
<a name="l00138"></a>00138         <span class="keywordflow">return</span> -1;
<a name="l00139"></a>00139     }
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     <span class="comment">// For a Split-Load, the instruction would have processed once already</span>
<a name="l00142"></a>00142     <span class="comment">// causing the address to be unset.</span>
<a name="l00143"></a>00143     <span class="keywordflow">if</span> (!inst-&gt;validMemAddr() &amp;&amp; !inst-&gt;splitInst) {
<a name="l00144"></a>00144         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;[tid:%i][sn:%i] Mem. Addr. must be set before requesting &quot;</span>
<a name="l00145"></a>00145               <span class="stringliteral">&quot;cache access\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00146"></a>00146     }
<a name="l00147"></a>00147 
<a name="l00148"></a>00148     <span class="keywordtype">int</span> new_slot = <a class="code" href="classCacheUnit.html#ab3ba2ee95c723c8c056db0a1f2a6dfd3">Resource::getSlot</a>(inst);
<a name="l00149"></a>00149     inst-&gt;memTime = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>();
<a name="l00150"></a>00150     <span class="comment">//@note: add back in if you want speculative loads/store capability</span>
<a name="l00151"></a>00151     <span class="comment">//setAddrDependency(inst);</span>
<a name="l00152"></a>00152     <span class="keywordflow">return</span> new_slot;
<a name="l00153"></a>00153 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a02fd73d861ef2e4aabb38c0c9ff82947"></a><!-- doxytag: member="CacheUnit::init" ref="a02fd73d861ef2e4aabb38c0c9ff82947" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Any extra initiliazation stuff can be set up using this function that should get called before the simulation starts (tick 0) </p>

<p><a class="el" href="classResource.html#a02fd73d861ef2e4aabb38c0c9ff82947">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00114"></a>00114 {
<a name="l00115"></a>00115     <span class="comment">// Get the appropriate port from the CPU based on the resource name.</span>
<a name="l00116"></a>00116     <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="namespaceThePipeline.html#a2a7d8e086edbca0402639d3b6b835286af3e955744b291d7c9822c0429ef46160">ICache</a>) {
<a name="l00117"></a>00117         <a class="code" href="classCacheUnit.html#a6acbf550d7553b77d4e6f42d91133da6">cachePort</a> = &amp;<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a40da530cb5dd380fd7fc0d786e94d5eb">getInstPort</a>();
<a name="l00118"></a>00118     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == <a class="code" href="namespaceThePipeline.html#a2a7d8e086edbca0402639d3b6b835286a36c62a82d7e0859bb03045e6a6ab024b">DCache</a>) {
<a name="l00119"></a>00119         <a class="code" href="classCacheUnit.html#a6acbf550d7553b77d4e6f42d91133da6">cachePort</a> = &amp;<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aeea6b55ae1c4be53c21dbee434b221d4">getDataPort</a>();
<a name="l00120"></a>00120     }
<a name="l00121"></a>00121     assert(<a class="code" href="classCacheUnit.html#a6acbf550d7553b77d4e6f42d91133da6">cachePort</a> != <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00122"></a>00122 
<a name="l00123"></a>00123     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00124"></a>00124         <a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <span class="keyword">new</span> <a class="code" href="classCacheRequest.html">CacheRequest</a>(<span class="keyword">this</span>);
<a name="l00125"></a>00125     }
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a> = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;cacheLineSize();
<a name="l00128"></a>00128     <a class="code" href="classCacheUnit.html#a4abab6f8643f5958a53eec1355be3ebd">cacheBlkMask</a> = <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>  - 1;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     <a class="code" href="classResource.html#aef17f15baa657a3b0b17d6a2c855fb02">initSlots</a>();
<a name="l00131"></a>00131 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3dc029c2e87eb911352b82ff15c86236"></a><!-- doxytag: member="CacheUnit::processCacheCompletion" ref="a3dc029c2e87eb911352b82ff15c86236" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void processCacheCompletion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>After memory request is completedd in the cache, then do final processing to complete the request in the CPU. </p>

<p><a class="el" href="classFetchUnit.html#a3dc029c2e87eb911352b82ff15c86236">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00994"></a>00994 {
<a name="l00995"></a>00995     <span class="comment">//@todo: use packet sender state instead of deriving from packet class to</span>
<a name="l00996"></a>00996     <span class="comment">//  get special state</span>
<a name="l00997"></a>00997     <a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>* cache_pkt = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>*<span class="keyword">&gt;</span>(pkt);
<a name="l00998"></a>00998     assert(cache_pkt);
<a name="l00999"></a>00999 
<a name="l01000"></a>01000     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Finished request for %x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l01001"></a>01001 
<a name="l01002"></a>01002     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a251d965e889d9bfeeb0f36bc4411d86f">processSquash</a>(cache_pkt))
<a name="l01003"></a>01003         <span class="keywordflow">return</span>;
<a name="l01004"></a>01004 
<a name="l01005"></a>01005     <a class="code" href="classCacheRequest.html">CacheRequest</a> *cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(
<a name="l01006"></a>01006         <a class="code" href="classCacheUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a>(cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>(), cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a65152017e4eb674a60e1b6c374b2df6f">instIdx</a>));
<a name="l01007"></a>01007 
<a name="l01008"></a>01008     <span class="keywordflow">if</span> (!cache_req) {
<a name="l01009"></a>01009         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Can&apos;t find slot for cache access to &quot;</span>
<a name="l01010"></a>01010               <span class="stringliteral">&quot;addr. %08p\n&quot;</span>, cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(),
<a name="l01011"></a>01011               cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum,
<a name="l01012"></a>01012               cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;getMemAddr());
<a name="l01013"></a>01013     }
<a name="l01014"></a>01014     
<a name="l01015"></a>01015     assert(cache_req);
<a name="l01016"></a>01016     assert(cache_req == cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>);
<a name="l01017"></a>01017 
<a name="l01018"></a>01018     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01019"></a>01019             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: [slot:%i] Waking from cache access (vaddr.%08p, paddr:%08p)\n&quot;</span>,
<a name="l01020"></a>01020             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(),
<a name="l01021"></a>01021             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum,
<a name="l01022"></a>01022             cache_req-&gt;<a class="code" href="classResourceRequest.html#aa3dcf920f4d17ee3b6baf56b80de49b8">getSlot</a>(),
<a name="l01023"></a>01023             cache_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a68d2230b37b30d25462093fefdd813ac">getVaddr</a>(),
<a name="l01024"></a>01024             cache_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a744ef11a5afe9d3651ce5f954259cb43">getPaddr</a>());
<a name="l01025"></a>01025 
<a name="l01026"></a>01026     <span class="comment">// Get resource request info</span>
<a name="l01027"></a>01027     <span class="keywordtype">unsigned</span> stage_num = cache_req-&gt;<a class="code" href="classResourceRequest.html#a23f98e01fefe4f9932dab663601fc371">getStageNum</a>();
<a name="l01028"></a>01028     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l01029"></a>01029     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;readTid();
<a name="l01030"></a>01030 
<a name="l01031"></a>01031     assert(!cache_req-&gt;<a class="code" href="classResourceRequest.html#af8f4f2dfe302bcda3af55ee563453f16">isSquashed</a>());
<a name="l01032"></a>01032     assert(inst-&gt;staticInst &amp;&amp; inst-&gt;isMemRef());
<a name="l01033"></a>01033 
<a name="l01034"></a>01034 
<a name="l01035"></a>01035     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01036"></a>01036             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Processing cache access\n&quot;</span>,
<a name="l01037"></a>01037             tid, inst-&gt;seqNum);
<a name="l01038"></a>01038 
<a name="l01039"></a>01039     <a class="code" href="classPacket.html">PacketPtr</a> split_pkt = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l01040"></a>01040     <span class="keywordflow">if</span> (inst-&gt;splitInst) {
<a name="l01041"></a>01041         inst-&gt;splitFinishCnt++;
<a name="l01042"></a>01042 
<a name="l01043"></a>01043         <span class="keywordflow">if</span> (inst-&gt;splitFinishCnt == 2) {
<a name="l01044"></a>01044             cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>-&gt;<a class="code" href="classRequest.html#a63cbf386080363fe7c7b364bb2fe3b3e">setVirt</a>(0<span class="comment">/*inst-&gt;tid*/</span>,
<a name="l01045"></a>01045                                        inst-&gt;getMemAddr(),
<a name="l01046"></a>01046                                        inst-&gt;totalSize,
<a name="l01047"></a>01047                                        0,
<a name="l01048"></a>01048                                        <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;dataMasterId(),
<a name="l01049"></a>01049                                        0);
<a name="l01050"></a>01050 
<a name="l01051"></a>01051             split_pkt = <span class="keyword">new</span> <a class="code" href="classPacket.html">Packet</a>(cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>, cache_req-&gt;<a class="code" href="classCacheRequest.html#ad7ffb57e2a652479b7a4377f7db03e30">pktCmd</a>);
<a name="l01052"></a>01052             split_pkt-&gt;<a class="code" href="classPacket.html#a60621b00d6ecd49b3e336087aca2eda0">dataStatic</a>(inst-&gt;splitMemData);
<a name="l01053"></a>01053 
<a name="l01054"></a>01054             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Completing Split Access.\n&quot;</span>);
<a name="l01055"></a>01055             inst-&gt;completeAcc(split_pkt);
<a name="l01056"></a>01056         }
<a name="l01057"></a>01057     } <span class="keywordflow">else</span> {
<a name="l01058"></a>01058         inst-&gt;completeAcc(cache_pkt);
<a name="l01059"></a>01059     }
<a name="l01060"></a>01060 
<a name="l01061"></a>01061     inst-&gt;setExecuted();
<a name="l01062"></a>01062 
<a name="l01063"></a>01063     <span class="keywordflow">if</span> (inst-&gt;isLoad()) {
<a name="l01064"></a>01064         assert(cache_pkt-&gt;<a class="code" href="classPacket.html#adc47901747fc3c447db3abddaf01491a">isRead</a>());
<a name="l01065"></a>01065 
<a name="l01066"></a>01066         <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a8965874e960faf91ad4b6af8dbf31875">isLLSC</a>()) {
<a name="l01067"></a>01067             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01068"></a>01068                     <span class="stringliteral">&quot;[tid:%u]: Handling Load-Linked for [sn:%u]\n&quot;</span>,
<a name="l01069"></a>01069                     tid, inst-&gt;seqNum);
<a name="l01070"></a>01070             <a class="code" href="namespaceAlphaISA.html#a00333a272d42606a01cc33c81999a58b">TheISA::handleLockedRead</a>(inst.<a class="code" href="classRefCountingPtr.html#a07f851191ad3a7c5c1598ef14f710f96" title="Directly access the pointer itself without taking a reference.">get</a>(), cache_pkt-&gt;<a class="code" href="classPacket.html#a956cd41d82347558b9c0a5b0474903f2" title="A pointer to the original request.">req</a>);
<a name="l01071"></a>01071         }
<a name="l01072"></a>01072 
<a name="l01073"></a>01073         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01074"></a>01074                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Bytes loaded were: %s\n&quot;</span>,
<a name="l01075"></a>01075                 tid, inst-&gt;seqNum,
<a name="l01076"></a>01076                 (split_pkt) ? printMemData(split_pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01077"></a>01077                                            split_pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()) :
<a name="l01078"></a>01078                               printMemData(cache_pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01079"></a>01079                                            cache_pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()));
<a name="l01080"></a>01080     } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(inst-&gt;isStore()) {
<a name="l01081"></a>01081         assert(cache_pkt-&gt;<a class="code" href="classPacket.html#ab699d2f0d186312531fd1c279fd27b73">isWrite</a>());
<a name="l01082"></a>01082 
<a name="l01083"></a>01083         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01084"></a>01084                 <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Bytes stored were: %s\n&quot;</span>,
<a name="l01085"></a>01085                 tid, inst-&gt;seqNum,
<a name="l01086"></a>01086                 (split_pkt) ? printMemData(split_pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01087"></a>01087                                            split_pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()) :
<a name="l01088"></a>01088                               printMemData(cache_pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(),
<a name="l01089"></a>01089                                            cache_pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>()));
<a name="l01090"></a>01090     }
<a name="l01091"></a>01091 
<a name="l01092"></a>01092 
<a name="l01093"></a>01093     <span class="keywordflow">if</span> (split_pkt) {
<a name="l01094"></a>01094         <span class="keyword">delete</span> split_pkt;
<a name="l01095"></a>01095         split_pkt = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l01096"></a>01096     }
<a name="l01097"></a>01097 
<a name="l01098"></a>01098     cache_req-&gt;<a class="code" href="classCacheRequest.html#ac72925124571fd902778ad38f1606a88">setMemAccPending</a>(<span class="keyword">false</span>);
<a name="l01099"></a>01099     cache_req-&gt;<a class="code" href="classCacheRequest.html#af0fe97a3ad40ede3efefabb5963b90b1">setMemAccCompleted</a>();
<a name="l01100"></a>01100 
<a name="l01101"></a>01101     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#a88a0f9eb3847a81772a1eb7a16143f4d">isMemStall</a>() &amp;&amp;
<a name="l01102"></a>01102         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#af190f1a05b1875acfda59f02e59e2fe0">threadModel</a> == <a class="code" href="classInOrderCPU.html#a27fc31cad7f14b3f31546056efddeaf1af15b471f97b68795dc1ed6ca9cac5ebc">InOrderCPU::SwitchOnCacheMiss</a>) {
<a name="l01103"></a>01103         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%u] Waking up from Cache Miss.\n&quot;</span>,
<a name="l01104"></a>01104                 tid);
<a name="l01105"></a>01105             
<a name="l01106"></a>01106         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ad1c701dd98d725950e539f84f9faa8ec">activateContext</a>(tid);
<a name="l01107"></a>01107             
<a name="l01108"></a>01108         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(ThreadModel, <span class="stringliteral">&quot;Activating [tid:%i] after return from cache&quot;</span>
<a name="l01109"></a>01109                 <span class="stringliteral">&quot;miss.\n&quot;</span>, tid);
<a name="l01110"></a>01110     }
<a name="l01111"></a>01111         
<a name="l01112"></a>01112     <span class="comment">// Wake up the CPU (if it went to sleep and was waiting on this</span>
<a name="l01113"></a>01113     <span class="comment">// completion event).</span>
<a name="l01114"></a>01114     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#abce3a63b123f84972e4df7962f9b870e">wakeCPU</a>();
<a name="l01115"></a>01115 
<a name="l01116"></a>01116     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity, <span class="stringliteral">&quot;[tid:%u] Activating %s due to cache completion\n&quot;</span>,
<a name="l01117"></a>01117             tid, <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aae220dcd072e514a6cf72df0abf36d42">pipelineStage</a>[stage_num]-&gt;<a class="code" href="classPipelineStage.html#a37627d5d5bba7f4a8690c71c2ab3cb07">name</a>());
<a name="l01118"></a>01118 
<a name="l01119"></a>01119     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a20899487e4c954b6f0af2a5fc0a6cc6b">switchToActive</a>(stage_num);
<a name="l01120"></a>01120 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a251d965e889d9bfeeb0f36bc4411d86f"></a><!-- doxytag: member="CacheUnit::processSquash" ref="a251d965e889d9bfeeb0f36bc4411d86f" args="(CacheReqPacket *cache_pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool processSquash </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCacheReqPacket.html">CacheReqPacket</a> *&nbsp;</td>
          <td class="paramname"> <em>cache_pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00938"></a>00938 {
<a name="l00939"></a>00939     <span class="comment">// The resource may no longer be actively servicing this</span>
<a name="l00940"></a>00940     <span class="comment">// packet. Scenarios like a store that has been sent to the</span>
<a name="l00941"></a>00941     <span class="comment">// memory system or access that&apos;s been squashed. If that&apos;s</span>
<a name="l00942"></a>00942     <span class="comment">// the case, we can&apos;t access the request slot because it</span>
<a name="l00943"></a>00943     <span class="comment">// will be either invalid or servicing another request.</span>
<a name="l00944"></a>00944     <span class="keywordflow">if</span> (!cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a28e9cd0c873d2bd6b2ac86283f614469">hasSlot</a>) {
<a name="l00945"></a>00945         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00946"></a>00946                 <span class="stringliteral">&quot;%x does not have a slot in unit, ignoring.\n&quot;</span>,
<a name="l00947"></a>00947                 cache_pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00948"></a>00948 
<a name="l00949"></a>00949         <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>) {
<a name="l00950"></a>00950             <span class="keyword">delete</span> [] cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>;
<a name="l00951"></a>00951             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00952"></a>00952         }
<a name="l00953"></a>00953 
<a name="l00954"></a>00954         <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>) {
<a name="l00955"></a>00955             <span class="keyword">delete</span> cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l00956"></a>00956             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00957"></a>00957         }
<a name="l00958"></a>00958 
<a name="l00959"></a>00959         <span class="keyword">delete</span> cache_pkt;
<a name="l00960"></a>00960         cache_pkt = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00961"></a>00961         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#abce3a63b123f84972e4df7962f9b870e">wakeCPU</a>();
<a name="l00962"></a>00962         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00963"></a>00963     } <span class="keywordflow">else</span> {
<a name="l00964"></a>00964         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%x has slot %i\n&quot;</span>,
<a name="l00965"></a>00965                 cache_pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>(), cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#aa3dcf920f4d17ee3b6baf56b80de49b8">getSlot</a>());
<a name="l00966"></a>00966     }
<a name="l00967"></a>00967 
<a name="l00968"></a>00968 
<a name="l00969"></a>00969     <span class="comment">// It&apos;s possible that the request is squashed but the</span>
<a name="l00970"></a>00970     <span class="comment">// packet is still acknowledged by the resource. Squashes</span>
<a name="l00971"></a>00971     <span class="comment">// should happen at the end of the cycles and trigger the</span>
<a name="l00972"></a>00972     <span class="comment">// code above, but if not, this would handle any timing</span>
<a name="l00973"></a>00973     <span class="comment">// variations due to diff. user parameters.</span>
<a name="l00974"></a>00974     <span class="keywordflow">if</span> (cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af8f4f2dfe302bcda3af55ee563453f16">isSquashed</a>()) {
<a name="l00975"></a>00975         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00976"></a>00976                 <span class="stringliteral">&quot;Ignoring completion of squashed access, [tid:%i] [sn:%i]\n&quot;</span>,
<a name="l00977"></a>00977                 cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(),
<a name="l00978"></a>00978                 cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum);
<a name="l00979"></a>00979 
<a name="l00980"></a>00980         cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classCacheRequest.html#ac72925124571fd902778ad38f1606a88">setMemAccPending</a>(<span class="keyword">false</span>);
<a name="l00981"></a>00981         cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#a56a88e585d03dc018d319923f9f8ce70">freeSlot</a>();
<a name="l00982"></a>00982         <span class="keyword">delete</span> cache_pkt;
<a name="l00983"></a>00983         cache_pkt = <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>;
<a name="l00984"></a>00984         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#abce3a63b123f84972e4df7962f9b870e">wakeCPU</a>();
<a name="l00985"></a>00985         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00986"></a>00986     }
<a name="l00987"></a>00987 
<a name="l00988"></a>00988 
<a name="l00989"></a>00989     <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00990"></a>00990 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac48fe45ef23fddfa02b5136cda4c060e"></a><!-- doxytag: member="CacheUnit::read" ref="ac48fe45ef23fddfa02b5136cda4c060e" args="(DynInstPtr inst, Addr addr, uint8_t *data, unsigned size, unsigned flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00417"></a>00417 {
<a name="l00418"></a>00418     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classCacheUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a>(inst));
<a name="l00419"></a>00419     assert(cache_req &amp;&amp; <span class="stringliteral">&quot;Can&apos;t Find Instruction for Read!&quot;</span>);
<a name="l00420"></a>00420 
<a name="l00421"></a>00421     <span class="comment">// The block size of our peer</span>
<a name="l00422"></a>00422     <span class="keywordtype">unsigned</span> blockSize = <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>;
<a name="l00423"></a>00423 
<a name="l00424"></a>00424     <span class="comment">//The size of the data we&apos;re trying to read.</span>
<a name="l00425"></a>00425     <span class="keywordtype">int</span> fullSize = size;
<a name="l00426"></a>00426     inst-&gt;totalSize = size;
<a name="l00427"></a>00427 
<a name="l00428"></a>00428     <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00429"></a>00429         inst-&gt;traceData-&gt;setAddr(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00430"></a>00430     }
<a name="l00431"></a>00431 
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (inst-&gt;split2ndAccess) {     
<a name="l00433"></a>00433         size = inst-&gt;split2ndSize;
<a name="l00434"></a>00434         cache_req-&gt;<a class="code" href="classCacheRequest.html#a0586264c1ffcc69c90953f324c0c1dcb">splitAccess</a> = <span class="keyword">true</span>;        
<a name="l00435"></a>00435         cache_req-&gt;<a class="code" href="classCacheRequest.html#a69bff60f1682c6b24a1e023449dc8599">split2ndAccess</a> = <span class="keyword">true</span>;
<a name="l00436"></a>00436         
<a name="l00437"></a>00437         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Split Read Access (2 of 2) for &quot;</span>
<a name="l00438"></a>00438                 <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, inst-&gt;seqNum, inst-&gt;getMemAddr(),
<a name="l00439"></a>00439                 inst-&gt;split2ndAddr);
<a name="l00440"></a>00440     }  
<a name="l00441"></a>00441     
<a name="l00442"></a>00442 
<a name="l00443"></a>00443     <span class="comment">//The address of the second part of this access if it needs to be split</span>
<a name="l00444"></a>00444     <span class="comment">//across a cache line boundary.</span>
<a name="l00445"></a>00445     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> + size - 1, blockSize);
<a name="l00446"></a>00446 
<a name="l00447"></a>00447     
<a name="l00448"></a>00448     <span class="keywordflow">if</span> (secondAddr &gt; <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp;&amp; !inst-&gt;split2ndAccess) {
<a name="l00449"></a>00449 
<a name="l00450"></a>00450         <span class="keywordflow">if</span> (!inst-&gt;splitInst) {
<a name="l00451"></a>00451             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%i: sn[%i] Split Read Access (1 of 2) for &quot;</span>
<a name="l00452"></a>00452                     <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The universal simulation clock.">curTick</a>(), inst-&gt;seqNum, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, secondAddr);
<a name="l00453"></a>00453 
<a name="l00454"></a>00454             <span class="keywordtype">unsigned</span> stage_num = cache_req-&gt;<a class="code" href="classResourceRequest.html#a23f98e01fefe4f9932dab663601fc371">getStageNum</a>();
<a name="l00455"></a>00455             <span class="keywordtype">unsigned</span> cmd = inst-&gt;curSkedEntry-&gt;cmd;
<a name="l00456"></a>00456 
<a name="l00457"></a>00457             <span class="comment">// 1. Make A New Inst. Schedule w/Split Read/Complete Entered on</span>
<a name="l00458"></a>00458             <span class="comment">// the schedule</span>
<a name="l00459"></a>00459             <span class="comment">// ==============================</span>
<a name="l00460"></a>00460             <span class="comment">// 2. Reassign curSkedPtr to current command (InitiateRead) on new</span>
<a name="l00461"></a>00461             <span class="comment">// schedule</span>
<a name="l00462"></a>00462             <span class="comment">// ==============================</span>
<a name="l00463"></a>00463             inst-&gt;splitInst = <span class="keyword">true</span>;
<a name="l00464"></a>00464             inst-&gt;setBackSked(<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a431a92852eabc4329954c5f2ad9c5cf5">createBackEndSked</a>(inst));
<a name="l00465"></a>00465             inst-&gt;curSkedEntry = inst-&gt;backSked-&gt;find(stage_num, cmd);
<a name="l00466"></a>00466         } <span class="keywordflow">else</span> {
<a name="l00467"></a>00467             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%i] [sn:%i] Retrying Split Read &quot;</span>
<a name="l00468"></a>00468                     <span class="stringliteral">&quot;Access (1 of 2) for (%#x, %#x).\n&quot;</span>, inst-&gt;readTid(),
<a name="l00469"></a>00469                     inst-&gt;seqNum, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, secondAddr);
<a name="l00470"></a>00470         }
<a name="l00471"></a>00471 
<a name="l00472"></a>00472         <span class="comment">// Save All &quot;Total&quot; Split Information</span>
<a name="l00473"></a>00473         <span class="comment">// ==============================</span>
<a name="l00474"></a>00474         inst-&gt;splitMemData = <span class="keyword">new</span> uint8_t[size];
<a name="l00475"></a>00475 
<a name="l00476"></a>00476         <span class="comment">// Split Information for First Access</span>
<a name="l00477"></a>00477         <span class="comment">// ==============================</span>
<a name="l00478"></a>00478         size = secondAddr - <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00479"></a>00479         cache_req-&gt;<a class="code" href="classCacheRequest.html#a0586264c1ffcc69c90953f324c0c1dcb">splitAccess</a> = <span class="keyword">true</span>;
<a name="l00480"></a>00480 
<a name="l00481"></a>00481         <span class="comment">// Split Information for Second Access</span>
<a name="l00482"></a>00482         <span class="comment">// ==============================</span>
<a name="l00483"></a>00483         inst-&gt;split2ndSize = addr + fullSize - secondAddr;
<a name="l00484"></a>00484         inst-&gt;split2ndAddr = secondAddr;            
<a name="l00485"></a>00485         inst-&gt;split2ndDataPtr = inst-&gt;splitMemData + size;
<a name="l00486"></a>00486         inst-&gt;split2ndFlags = <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>;        
<a name="l00487"></a>00487     }
<a name="l00488"></a>00488     
<a name="l00489"></a>00489     <a class="code" href="classCacheUnit.html#a88205381d7b3d93f930cac7bacc96022">doTLBAccess</a>(inst, cache_req, size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>, TheISA::TLB::Read);
<a name="l00490"></a>00490 
<a name="l00491"></a>00491     <span class="keywordflow">if</span> (inst-&gt;fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00492"></a>00492         <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a0586264c1ffcc69c90953f324c0c1dcb">splitAccess</a>) {            
<a name="l00493"></a>00493             cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = <span class="keyword">new</span> uint8_t[size];
<a name="l00494"></a>00494             <a class="code" href="classCacheUnit.html#afc4f09d8e36072c3a3c361f2edf108b4">doCacheAccess</a>(inst, <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>);
<a name="l00495"></a>00495         } <span class="keywordflow">else</span> {
<a name="l00496"></a>00496             <span class="keywordflow">if</span> (!inst-&gt;split2ndAccess) {                
<a name="l00497"></a>00497                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = inst-&gt;splitMemData;
<a name="l00498"></a>00498             } <span class="keywordflow">else</span> {
<a name="l00499"></a>00499                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = inst-&gt;split2ndDataPtr;                
<a name="l00500"></a>00500             }
<a name="l00501"></a>00501             
<a name="l00502"></a>00502             <a class="code" href="classCacheUnit.html#afc4f09d8e36072c3a3c361f2edf108b4">doCacheAccess</a>(inst, <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>, cache_req);            
<a name="l00503"></a>00503         }        
<a name="l00504"></a>00504     }
<a name="l00505"></a>00505 
<a name="l00506"></a>00506     <span class="keywordflow">return</span> inst-&gt;fault;
<a name="l00507"></a>00507 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a29cb5a4f98063ce6e9210eacbdb35298"></a><!-- doxytag: member="CacheUnit::recvRetry" ref="a29cb5a4f98063ce6e9210eacbdb35298" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recvRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l01124"></a>01124 {
<a name="l01125"></a>01125     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Unblocking Cache Port. \n&quot;</span>);
<a name="l01126"></a>01126     
<a name="l01127"></a>01127     assert(<a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a>);
<a name="l01128"></a>01128 
<a name="l01129"></a>01129     <span class="comment">// Clear the cache port for use again</span>
<a name="l01130"></a>01130     <a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a> = <span class="keyword">false</span>;
<a name="l01131"></a>01131 
<a name="l01132"></a>01132     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#abce3a63b123f84972e4df7962f9b870e">wakeCPU</a>();
<a name="l01133"></a>01133 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8a894d91761439227fd27d91a318c31f"></a><!-- doxytag: member="CacheUnit::removeAddrDependency" ref="a8a894d91761439227fd27d91a318c31f" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void removeAddrDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classFetchUnit.html#a8a894d91761439227fd27d91a318c31f">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00180"></a>00180 {
<a name="l00181"></a>00181     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mem_addr = inst-&gt;getMemAddr();
<a name="l00184"></a>00184     
<a name="l00185"></a>00185     inst-&gt;unsetMemAddr();
<a name="l00186"></a>00186 
<a name="l00187"></a>00187     <span class="comment">// Erase from Address List</span>
<a name="l00188"></a>00188     <a class="code" href="classstd_1_1list.html">std::list&lt;Addr&gt;::iterator</a> list_it = find(<a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].begin(),
<a name="l00189"></a>00189                                           <a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].end(),
<a name="l00190"></a>00190                                           mem_addr);
<a name="l00191"></a>00191     assert(list_it != <a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].end() || inst-&gt;splitInst);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193     <span class="keywordflow">if</span> (list_it != <a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].end()) {
<a name="l00194"></a>00194         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(AddrDep,
<a name="l00195"></a>00195                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i] Address %08p removed from dependency &quot;</span>
<a name="l00196"></a>00196                 <span class="stringliteral">&quot;list\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum, (*list_it));
<a name="l00197"></a>00197 
<a name="l00198"></a>00198         <a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].erase(list_it);
<a name="l00199"></a>00199 
<a name="l00200"></a>00200         <span class="comment">// Erase From Address Map (Used for Debugging)</span>
<a name="l00201"></a>00201         <a class="code" href="classCacheUnit.html#a9748daf7b829518c81be2287ecbc032d">addrMap</a>[tid].erase(<a class="code" href="classCacheUnit.html#a9748daf7b829518c81be2287ecbc032d">addrMap</a>[tid].find(mem_addr));
<a name="l00202"></a>00202     }
<a name="l00203"></a>00203     
<a name="l00204"></a>00204 
<a name="l00205"></a>00205 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a9063fd6f97e36e3565247339ffa3882c"></a><!-- doxytag: member="CacheUnit::requestAgain" ref="a9063fd6f97e36e3565247339ffa3882c" args="(DynInstPtr inst, bool &amp;try_request)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void requestAgain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>try_request</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRequest.html">Request</a> a <a class="el" href="classResource.html">Resource</a> again. Some resources have to special process this in subsequent accesses. </p>

<p><a class="el" href="classResource.html#a9063fd6f97e36e3565247339ffa3882c">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00304"></a>00304 {
<a name="l00305"></a>00305     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classCacheUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a>(inst));
<a name="l00306"></a>00306     assert(cache_req);
<a name="l00307"></a>00307 
<a name="l00308"></a>00308     <span class="comment">// Check to see if this instruction is requesting the same command</span>
<a name="l00309"></a>00309     <span class="comment">// or a different one</span>
<a name="l00310"></a>00310     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> != inst-&gt;curSkedEntry-&gt;cmd &amp;&amp;
<a name="l00311"></a>00311         cache_req-&gt;<a class="code" href="classCacheRequest.html#a65152017e4eb674a60e1b6c374b2df6f">instIdx</a> == inst-&gt;curSkedEntry-&gt;idx) {
<a name="l00312"></a>00312         <span class="comment">// If different, then update command in the request</span>
<a name="l00313"></a>00313         cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> = inst-&gt;curSkedEntry-&gt;cmd;
<a name="l00314"></a>00314         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00315"></a>00315                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Updating the command for this &quot;</span>
<a name="l00316"></a>00316                 <span class="stringliteral">&quot;instruction\n&quot;</span>, inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00317"></a>00317 
<a name="l00318"></a>00318         service_request = <span class="keyword">true</span>;
<a name="l00319"></a>00319     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (inst-&gt;curSkedEntry-&gt;idx != <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153aaf47086f5466118f146d338e86976a99">CacheUnit::InitSecondSplitRead</a> &amp;&amp;
<a name="l00320"></a>00320                inst-&gt;curSkedEntry-&gt;idx != <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">CacheUnit::InitSecondSplitWrite</a>) {
<a name="l00321"></a>00321         <span class="comment">// If same command, just check to see if memory access was completed</span>
<a name="l00322"></a>00322         <span class="comment">// but dont try to re-execute</span>
<a name="l00323"></a>00323         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00324"></a>00324                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: requesting this resource again\n&quot;</span>,
<a name="l00325"></a>00325                 inst-&gt;readTid(), inst-&gt;seqNum);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327         service_request = <span class="keyword">true</span>;
<a name="l00328"></a>00328     }
<a name="l00329"></a>00329 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a4244e66bc15f13c2dbec20ca5fcea3d4"></a><!-- doxytag: member="CacheUnit::setAddrDependency" ref="a4244e66bc15f13c2dbec20ca5fcea3d4" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setAddrDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> req_addr = inst-&gt;getMemAddr();
<a name="l00159"></a>00159     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00160"></a>00160 
<a name="l00161"></a>00161     <a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].push_back(req_addr);
<a name="l00162"></a>00162     <a class="code" href="classCacheUnit.html#a9748daf7b829518c81be2287ecbc032d">addrMap</a>[tid][req_addr] = inst-&gt;seqNum;
<a name="l00163"></a>00163 
<a name="l00164"></a>00164     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(AddrDep,
<a name="l00165"></a>00165             <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Address %08p added to dependency list (size=%i)\n&quot;</span>,
<a name="l00166"></a>00166             inst-&gt;readTid(), inst-&gt;seqNum, req_addr, <a class="code" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[tid].size());
<a name="l00167"></a>00167 
<a name="l00168"></a>00168     <span class="comment">//@NOTE: 10 is an arbitrarily &quot;high&quot; number, but to be exact</span>
<a name="l00169"></a>00169     <span class="comment">//       we would need to know the # of outstanding accesses</span>
<a name="l00170"></a>00170     <span class="comment">//       a priori. Information like fetch width, stage width,</span>
<a name="l00171"></a>00171     <span class="comment">//       fetch buffer, and the branch resolution stage would be</span>
<a name="l00172"></a>00172     <span class="comment">//       useful for the icache_port. For the dcache port, the #</span>
<a name="l00173"></a>00173     <span class="comment">//       of outstanding cache accesses (mshrs) would be a good</span>
<a name="l00174"></a>00174     <span class="comment">//       sanity check here.</span>
<a name="l00175"></a>00175     <span class="comment">//assert(addrList[tid].size() &lt; 10);</span>
<a name="l00176"></a>00176 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa942d730ea26d41b72db771cc951f51e"></a><!-- doxytag: member="CacheUnit::setupMemRequest" ref="aa942d730ea26d41b72db771cc951f51e" args="(DynInstPtr inst, CacheReqPtr cache_req, int acc_size, int flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setupMemRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheReqPtr</a>&nbsp;</td>
          <td class="paramname"> <em>cache_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>acc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Create request that will interface w/TLB and Memory objects </p>

<p><a class="el" href="classFetchUnit.html#aa942d730ea26d41b72db771cc951f51e">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00334"></a>00334 {
<a name="l00335"></a>00335     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00336"></a>00336     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> aligned_addr = inst-&gt;getMemAddr();
<a name="l00337"></a>00337 
<a name="l00338"></a>00338     <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#af5773a400d8be1f558fb09c16a87df3f">is2ndSplit</a>()) {
<a name="l00339"></a>00339         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> == <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>) {
<a name="l00340"></a>00340             cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> =
<a name="l00341"></a>00341                 <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a74d3a6e6aba6f28d4cb2e95b45b75f67">asid</a>[tid], aligned_addr, acc_size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>,
<a name="l00342"></a>00342                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;dataMasterId(),
<a name="l00343"></a>00343                             inst-&gt;instAddr(),
<a name="l00344"></a>00344                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a65e0754207768ee6d2d6145cb0c5e3a5">readCpuId</a>(), <span class="comment">//@todo: use context id</span>
<a name="l00345"></a>00345                             tid);
<a name="l00346"></a>00346         }
<a name="l00347"></a>00347     } <span class="keywordflow">else</span> {
<a name="l00348"></a>00348         assert(inst-&gt;splitInst);
<a name="l00349"></a>00349 
<a name="l00350"></a>00350         <span class="comment">//</span>
<a name="l00351"></a>00351         <span class="keywordflow">if</span> (inst-&gt;splitMemReq == <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>) {
<a name="l00352"></a>00352             inst-&gt;splitMemReq = <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(<a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a74d3a6e6aba6f28d4cb2e95b45b75f67">asid</a>[tid], 
<a name="l00353"></a>00353                                             inst-&gt;split2ndAddr,
<a name="l00354"></a>00354                                             acc_size, 
<a name="l00355"></a>00355                                             <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>, 
<a name="l00356"></a>00356                                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;dataMasterId(),
<a name="l00357"></a>00357                                             inst-&gt;instAddr(),
<a name="l00358"></a>00358                                             <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a65e0754207768ee6d2d6145cb0c5e3a5">readCpuId</a>(), 
<a name="l00359"></a>00359                                             tid);
<a name="l00360"></a>00360         }
<a name="l00361"></a>00361 
<a name="l00362"></a>00362         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = inst-&gt;splitMemReq;
<a name="l00363"></a>00363     }
<a name="l00364"></a>00364 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a52235c5e3d912452f254dc45f1496fd2"></a><!-- doxytag: member="CacheUnit::squash" ref="a52235c5e3d912452f254dc45f1496fd2" args="(DynInstPtr inst, int stage_num, InstSeqNum squash_seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void squash </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>squash_seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Squash All Requests After This Seq Num </p>

<p><a class="el" href="classResource.html#a52235c5e3d912452f254dc45f1496fd2">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l01218"></a>01218 {
<a name="l01219"></a>01219     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[tid] &amp;&amp;
<a name="l01220"></a>01220         <a class="code" href="classCacheUnit.html#a26ded431132c6ee52a8b8bdc8ddd837c">tlbBlockSeqNum</a>[tid] &gt; squash_seq_num) {
<a name="l01221"></a>01221         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Releasing TLB Block due to &quot;</span>
<a name="l01222"></a>01222                 <span class="stringliteral">&quot; squash after [sn:%i].\n&quot;</span>, squash_seq_num);
<a name="l01223"></a>01223         <a class="code" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l01224"></a>01224     }
<a name="l01225"></a>01225 
<a name="l01226"></a>01226     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; <a class="code" href="classResource.html#a2474a5474cbff19523a51eb1de01cda4">width</a>; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l01227"></a>01227         <a class="code" href="classResourceRequest.html">ResReqPtr</a> req_ptr = <a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>];
<a name="l01228"></a>01228 
<a name="l01229"></a>01229         <span class="keywordflow">if</span> (req_ptr-&gt;<a class="code" href="classResourceRequest.html#a28e3c179a86f337095088b3ca02a2b2a">valid</a> &amp;&amp;
<a name="l01230"></a>01230             req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid() == tid &amp;&amp;
<a name="l01231"></a>01231             req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum &gt; squash_seq_num) {
<a name="l01232"></a>01232 
<a name="l01233"></a>01233             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l01234"></a>01234                     <span class="stringliteral">&quot;[tid:%i] Squashing request from [sn:%i]\n&quot;</span>,
<a name="l01235"></a>01235                     req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(), req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum);
<a name="l01236"></a>01236 
<a name="l01237"></a>01237             <span class="keywordflow">if</span> (req_ptr-&gt;<a class="code" href="classResourceRequest.html#af8f4f2dfe302bcda3af55ee563453f16">isSquashed</a>()) {
<a name="l01238"></a>01238                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(AddrDep, <span class="stringliteral">&quot;Request for [tid:%i] [sn:%i] already &quot;</span>
<a name="l01239"></a>01239                         <span class="stringliteral">&quot;squashed, ignoring squash process.\n&quot;</span>,
<a name="l01240"></a>01240                         req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(),
<a name="l01241"></a>01241                         req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum);
<a name="l01242"></a>01242                 <span class="keywordflow">continue</span>;                
<a name="l01243"></a>01243             }
<a name="l01244"></a>01244 
<a name="l01245"></a>01245             <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(req_ptr);
<a name="l01246"></a>01246             assert(cache_req);
<a name="l01247"></a>01247 
<a name="l01248"></a>01248             <a class="code" href="classCacheUnit.html#ac2831520eb121be08811b040992f416b">squashCacheRequest</a>(cache_req);
<a name="l01249"></a>01249 
<a name="l01250"></a>01250             <span class="keywordtype">int</span> req_slot_num = req_ptr-&gt;<a class="code" href="classResourceRequest.html#aa3dcf920f4d17ee3b6baf56b80de49b8">getSlot</a>();
<a name="l01251"></a>01251 
<a name="l01252"></a>01252             <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#ac4aba9c9cde03862a74bf4131670be4b">tlbStall</a>) {
<a name="l01253"></a>01253                 <a class="code" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l01254"></a>01254 
<a name="l01255"></a>01255                 <span class="keywordtype">int</span> stall_stage = <a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[req_slot_num]-&gt;getStageNum();
<a name="l01256"></a>01256 
<a name="l01257"></a>01257                 <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aae220dcd072e514a6cf72df0abf36d42">pipelineStage</a>[stall_stage]-&gt;
<a name="l01258"></a>01258                     unsetResStall(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[req_slot_num], tid);
<a name="l01259"></a>01259             }
<a name="l01260"></a>01260 
<a name="l01261"></a>01261             <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a4cde89a6a447d3a380be174fd290160c">isMemAccPending</a>()) {
<a name="l01262"></a>01262                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>;
<a name="l01263"></a>01263                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a9b285fe0ef029e701369de8a6e7ed341">dataPkt</a>-&gt;<a class="code" href="classCacheReqPacket.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> = cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>;
<a name="l01264"></a>01264             }
<a name="l01265"></a>01265 
<a name="l01266"></a>01266             <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#ac4aba9c9cde03862a74bf4131670be4b">tlbStall</a>)
<a name="l01267"></a>01267                 <a class="code" href="classResource.html#a19ec1254d9f9be5b3058fad36034f7da">freeSlot</a>(req_slot_num);
<a name="l01268"></a>01268         }
<a name="l01269"></a>01269     }
<a name="l01270"></a>01270 
<a name="l01271"></a>01271 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac2831520eb121be08811b040992f416b"></a><!-- doxytag: member="CacheUnit::squashCacheRequest" ref="ac2831520eb121be08811b040992f416b" args="(CacheReqPtr req_ptr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void squashCacheRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheReqPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req_ptr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classFetchUnit.html#ac2831520eb121be08811b040992f416b">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l01197"></a>01197 {
<a name="l01198"></a>01198     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst =  req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>();
<a name="l01199"></a>01199     req_ptr-&gt;<a class="code" href="classResourceRequest.html#abfa7b30b342b5ef70b7e060b305a2f94">setSquashed</a>();
<a name="l01200"></a>01200     inst-&gt;setSquashed();
<a name="l01201"></a>01201 
<a name="l01202"></a>01202     <span class="comment">//@note: add back in for speculative load/store capability</span>
<a name="l01203"></a>01203     <span class="comment">/*if (inst-&gt;validMemAddr()) {</span>
<a name="l01204"></a>01204 <span class="comment">        DPRINTF(AddrDep, &quot;Squash of [tid:%i] [sn:%i], attempting to &quot;</span>
<a name="l01205"></a>01205 <span class="comment">                &quot;remove addr. %08p dependencies.\n&quot;,</span>
<a name="l01206"></a>01206 <span class="comment">                inst-&gt;readTid(),</span>
<a name="l01207"></a>01207 <span class="comment">                inst-&gt;seqNum,</span>
<a name="l01208"></a>01208 <span class="comment">                inst-&gt;getMemAddr());</span>
<a name="l01209"></a>01209 <span class="comment"></span>
<a name="l01210"></a>01210 <span class="comment">        removeAddrDependency(inst);</span>
<a name="l01211"></a>01211 <span class="comment">    }*/</span>
<a name="l01212"></a>01212 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ae2d6fba25ece343caad6eb029a4a3b5b"></a><!-- doxytag: member="CacheUnit::squashDueToMemStall" ref="ae2d6fba25ece343caad6eb029a4a3b5b" args="(DynInstPtr inst, int stage_num, InstSeqNum squash_seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void squashDueToMemStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>squash_seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Squash Requests Due to a Memory Stall (By Default, same as "squash" </p>

<p><a class="el" href="classResource.html#ae2d6fba25ece343caad6eb029a4a3b5b">Resource</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l01179"></a>01179 {
<a name="l01180"></a>01180     <span class="comment">// If squashing due to memory stall, then we do NOT want to </span>
<a name="l01181"></a>01181     <span class="comment">// squash the instruction that caused the stall so we</span>
<a name="l01182"></a>01182     <span class="comment">// increment the sequence number here to prevent that.</span>
<a name="l01183"></a>01183     <span class="comment">//</span>
<a name="l01184"></a>01184     <span class="comment">// NOTE: This is only for the SwitchOnCacheMiss Model</span>
<a name="l01185"></a>01185     <span class="comment">// NOTE: If you have multiple outstanding misses from the same</span>
<a name="l01186"></a>01186     <span class="comment">//       thread then you need to reevaluate this code</span>
<a name="l01187"></a>01187     <span class="comment">// NOTE: squash should originate from </span>
<a name="l01188"></a>01188     <span class="comment">//       pipeline_stage.cc:processInstSchedule</span>
<a name="l01189"></a>01189     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Squashing above [sn:%u]\n&quot;</span>, 
<a name="l01190"></a>01190             squash_seq_num + 1);
<a name="l01191"></a>01191     
<a name="l01192"></a>01192     <a class="code" href="classCacheUnit.html#a52235c5e3d912452f254dc45f1496fd2">squash</a>(inst, stage_num, squash_seq_num + 1, tid);    
<a name="l01193"></a>01193 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3cf8b27760278d20d4aa9463f52a2d95"></a><!-- doxytag: member="CacheUnit::tlb" ref="a3cf8b27760278d20d4aa9463f52a2d95" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB * tlb </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00107"></a>00107 {
<a name="l00108"></a>00108     <span class="keywordflow">return</span> <a class="code" href="classCacheUnit.html#a5aa23855b427a009f3334c95a146084b">_tlb</a>;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abf76d6d245f7d3b17d26ea8dcc0cf36f"></a><!-- doxytag: member="CacheUnit::trap" ref="abf76d6d245f7d3b17d26ea8dcc0cf36f" args="(Fault fault, ThreadID tid, DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void trap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Post-processsing for Trap Generated from this instruction </p>

<p><a class="el" href="classResource.html#a1eb2a0229740a87bde0282416035b864">Resource</a>を再定義しています。</p>

<p><a class="el" href="classFetchUnit.html#abf76d6d245f7d3b17d26ea8dcc0cf36f">FetchUnit</a>で再定義されています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <a class="code" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[tid] = <span class="keyword">false</span>;
<a name="l00412"></a>00412 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abd0bcff6bbdb03d0ad191f96774e8a8b"></a><!-- doxytag: member="CacheUnit::write" ref="abd0bcff6bbdb03d0ad191f96774e8a8b" args="(DynInstPtr inst, uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *res)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>res</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00512"></a>00512 {
<a name="l00513"></a>00513     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classCacheUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a>(inst));
<a name="l00514"></a>00514     assert(cache_req &amp;&amp; <span class="stringliteral">&quot;Can&apos;t Find Instruction for Write!&quot;</span>);
<a name="l00515"></a>00515 
<a name="l00516"></a>00516     <span class="comment">// The block size of our peer</span>
<a name="l00517"></a>00517     <span class="keywordtype">unsigned</span> blockSize = <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>;
<a name="l00518"></a>00518 
<a name="l00519"></a>00519     <span class="comment">//The size of the data we&apos;re trying to write.</span>
<a name="l00520"></a>00520     <span class="keywordtype">int</span> fullSize = size;
<a name="l00521"></a>00521     inst-&gt;totalSize = size;
<a name="l00522"></a>00522 
<a name="l00523"></a>00523     <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00524"></a>00524         inst-&gt;traceData-&gt;setAddr(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>);
<a name="l00525"></a>00525     }
<a name="l00526"></a>00526 
<a name="l00527"></a>00527     <span class="keywordflow">if</span> (inst-&gt;split2ndAccess) {     
<a name="l00528"></a>00528         size = inst-&gt;split2ndSize;
<a name="l00529"></a>00529         cache_req-&gt;<a class="code" href="classCacheRequest.html#a0586264c1ffcc69c90953f324c0c1dcb">splitAccess</a> = <span class="keyword">true</span>;        
<a name="l00530"></a>00530         cache_req-&gt;<a class="code" href="classCacheRequest.html#a69bff60f1682c6b24a1e023449dc8599">split2ndAccess</a> = <span class="keyword">true</span>;
<a name="l00531"></a>00531         
<a name="l00532"></a>00532         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Split Write Access (2 of 2) for &quot;</span>
<a name="l00533"></a>00533                 <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, inst-&gt;seqNum, inst-&gt;getMemAddr(),
<a name="l00534"></a>00534                 inst-&gt;split2ndAddr);
<a name="l00535"></a>00535     }  
<a name="l00536"></a>00536 
<a name="l00537"></a>00537     <span class="comment">//The address of the second part of this access if it needs to be split</span>
<a name="l00538"></a>00538     <span class="comment">//across a cache line boundary.</span>
<a name="l00539"></a>00539     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a343c19b0ae885d5f3c7960987096e9d5">roundDown</a>(<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> + size - 1, blockSize);
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     <span class="keywordflow">if</span> (secondAddr &gt; <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp;&amp; !inst-&gt;split2ndAccess) {
<a name="l00542"></a>00542             
<a name="l00543"></a>00543         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Split Write Access (1 of 2) for &quot;</span>
<a name="l00544"></a>00544                 <span class="stringliteral">&quot;(%#x, %#x).\n&quot;</span>, inst-&gt;seqNum, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, secondAddr);
<a name="l00545"></a>00545 
<a name="l00546"></a>00546         <span class="comment">// Save All &quot;Total&quot; Split Information</span>
<a name="l00547"></a>00547         <span class="comment">// ==============================</span>
<a name="l00548"></a>00548         inst-&gt;splitInst = <span class="keyword">true</span>;        
<a name="l00549"></a>00549 
<a name="l00550"></a>00550         <span class="keywordflow">if</span> (!inst-&gt;splitInstSked) {
<a name="l00551"></a>00551             assert(0 &amp;&amp; <span class="stringliteral">&quot;Split Requests Not Supported for Now...&quot;</span>);
<a name="l00552"></a>00552 
<a name="l00553"></a>00553             <span class="comment">// Schedule Split Read/Complete for Instruction</span>
<a name="l00554"></a>00554             <span class="comment">// ==============================</span>
<a name="l00555"></a>00555             <span class="keywordtype">int</span> stage_num = cache_req-&gt;<a class="code" href="classResourceRequest.html#a23f98e01fefe4f9932dab663601fc371">getStageNum</a>();
<a name="l00556"></a>00556             <a class="code" href="classResourceSked.html">RSkedPtr</a> inst_sked = (stage_num &gt;= <a class="code" href="namespaceThePipeline.html#a1508fbbf00b857ada3c63696ded87cf6">ThePipeline::BackEndStartStage</a>) ?
<a name="l00557"></a>00557                 inst-&gt;backSked : inst-&gt;frontSked;
<a name="l00558"></a>00558         
<a name="l00559"></a>00559             <span class="comment">// this is just an arbitrarily high priority to ensure that this</span>
<a name="l00560"></a>00560             <span class="comment">// gets pushed to the back of the list</span>
<a name="l00561"></a>00561             <span class="keywordtype">int</span> stage_pri = 20;
<a name="l00562"></a>00562         
<a name="l00563"></a>00563             <span class="keywordtype">int</span> isplit_cmd = <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a5a47a9fa564ced7a71887316685bc335">CacheUnit::InitSecondSplitWrite</a>;
<a name="l00564"></a>00564             inst_sked-&gt;<a class="code" href="classResourceSked.html#aa963665051eed3db02917334982edc22">push</a>(<span class="keyword">new</span>
<a name="l00565"></a>00565                             <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>(stage_num,
<a name="l00566"></a>00566                                           stage_pri,
<a name="l00567"></a>00567                                           <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2979f0f9689d1d8615cacdc85c65e11f">resPool</a>-&gt;<a class="code" href="classResourcePool.html#aa590916e201f046ca64fa621f9e3dc0c">getResIdx</a>(<a class="code" href="namespaceThePipeline.html#a2a7d8e086edbca0402639d3b6b835286a36c62a82d7e0859bb03045e6a6ab024b">DCache</a>),
<a name="l00568"></a>00568                                           isplit_cmd,
<a name="l00569"></a>00569                                           1));
<a name="l00570"></a>00570 
<a name="l00571"></a>00571             <span class="keywordtype">int</span> csplit_cmd = <a class="code" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153a67738c183f321a947b53768e01b87a2c">CacheUnit::CompleteSecondSplitWrite</a>;
<a name="l00572"></a>00572             inst_sked-&gt;<a class="code" href="classResourceSked.html#aa963665051eed3db02917334982edc22">push</a>(<span class="keyword">new</span>
<a name="l00573"></a>00573                             <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>(stage_num + 1,
<a name="l00574"></a>00574                                           1<span class="comment">/*stage_pri*/</span>,
<a name="l00575"></a>00575                                           <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a2979f0f9689d1d8615cacdc85c65e11f">resPool</a>-&gt;<a class="code" href="classResourcePool.html#aa590916e201f046ca64fa621f9e3dc0c">getResIdx</a>(<a class="code" href="namespaceThePipeline.html#a2a7d8e086edbca0402639d3b6b835286a36c62a82d7e0859bb03045e6a6ab024b">DCache</a>),
<a name="l00576"></a>00576                                           csplit_cmd,
<a name="l00577"></a>00577                                           1));
<a name="l00578"></a>00578             inst-&gt;splitInstSked = <span class="keyword">true</span>;
<a name="l00579"></a>00579         } <span class="keywordflow">else</span> {
<a name="l00580"></a>00580             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%i] sn:%i] Retrying Split Read &quot;</span>
<a name="l00581"></a>00581                     <span class="stringliteral">&quot;Access (1 of 2) for (%#x, %#x).\n&quot;</span>,
<a name="l00582"></a>00582                     inst-&gt;readTid(), inst-&gt;seqNum, <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>, secondAddr);                   
<a name="l00583"></a>00583         }
<a name="l00584"></a>00584         
<a name="l00585"></a>00585         
<a name="l00586"></a>00586 
<a name="l00587"></a>00587         <span class="comment">// Split Information for First Access</span>
<a name="l00588"></a>00588         <span class="comment">// ==============================</span>
<a name="l00589"></a>00589         size = secondAddr - <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>;
<a name="l00590"></a>00590         cache_req-&gt;<a class="code" href="classCacheRequest.html#a0586264c1ffcc69c90953f324c0c1dcb">splitAccess</a> = <span class="keyword">true</span>;
<a name="l00591"></a>00591 
<a name="l00592"></a>00592         <span class="comment">// Split Information for Second Access</span>
<a name="l00593"></a>00593         <span class="comment">// ==============================</span>
<a name="l00594"></a>00594         inst-&gt;split2ndSize = addr + fullSize - secondAddr;
<a name="l00595"></a>00595         inst-&gt;split2ndAddr = secondAddr;            
<a name="l00596"></a>00596         inst-&gt;split2ndFlags = <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>;        
<a name="l00597"></a>00597         inst-&gt;splitInstSked = <span class="keyword">true</span>;
<a name="l00598"></a>00598     }    
<a name="l00599"></a>00599         
<a name="l00600"></a>00600     <a class="code" href="classCacheUnit.html#a88205381d7b3d93f930cac7bacc96022">doTLBAccess</a>(inst, cache_req, size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>, TheISA::TLB::Write);
<a name="l00601"></a>00601 
<a name="l00602"></a>00602     <span class="comment">//@@@store</span>
<a name="l00603"></a>00603     <span class="keywordflow">if</span> (inst-&gt;fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00604"></a>00604         <span class="keywordflow">if</span> (!cache_req-&gt;<a class="code" href="classCacheRequest.html#a0586264c1ffcc69c90953f324c0c1dcb">splitAccess</a>) {
<a name="l00605"></a>00605             cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = <span class="keyword">new</span> uint8_t[size];
<a name="l00606"></a>00606             memcpy(cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a>, data, size);
<a name="l00607"></a>00607 
<a name="l00608"></a>00608             <span class="comment">//inst-&gt;split2ndStoreDataPtr = cache_req-&gt;reqData;</span>
<a name="l00609"></a>00609             <span class="comment">//inst-&gt;split2ndStoreDataPtr += size;</span>
<a name="l00610"></a>00610 
<a name="l00611"></a>00611             <a class="code" href="classCacheUnit.html#afc4f09d8e36072c3a3c361f2edf108b4">doCacheAccess</a>(inst, write_res);
<a name="l00612"></a>00612         } <span class="keywordflow">else</span> {            
<a name="l00613"></a>00613             <a class="code" href="classCacheUnit.html#afc4f09d8e36072c3a3c361f2edf108b4">doCacheAccess</a>(inst, write_res, cache_req);            
<a name="l00614"></a>00614         }        
<a name="l00615"></a>00615         
<a name="l00616"></a>00616     }
<a name="l00617"></a>00617     
<a name="l00618"></a>00618     <span class="keywordflow">return</span> inst-&gt;fault;
<a name="l00619"></a>00619 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a5aa23855b427a009f3334c95a146084b"></a><!-- doxytag: member="CacheUnit::_tlb" ref="a5aa23855b427a009f3334c95a146084b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB* <a class="el" href="classCacheUnit.html#a5aa23855b427a009f3334c95a146084b">_tlb</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a66e9796fd56a3a307b1095ff8da5a4c8"></a><!-- doxytag: member="CacheUnit::addrList" ref="a66e9796fd56a3a307b1095ff8da5a4c8" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&gt; <a class="el" href="classCacheUnit.html#a66e9796fd56a3a307b1095ff8da5a4c8">addrList</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9748daf7b829518c81be2287ecbc032d"></a><!-- doxytag: member="CacheUnit::addrMap" ref="a9748daf7b829518c81be2287ecbc032d" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">m5::hash_map&lt;<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&gt; <a class="el" href="classCacheUnit.html#a9748daf7b829518c81be2287ecbc032d">addrMap</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4abab6f8643f5958a53eec1355be3ebd"></a><!-- doxytag: member="CacheUnit::cacheBlkMask" ref="a4abab6f8643f5958a53eec1355be3ebd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classCacheUnit.html#a4abab6f8643f5958a53eec1355be3ebd">cacheBlkMask</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d95d13b55fcaa47810d188d54903caf"></a><!-- doxytag: member="CacheUnit::cacheBlkSize" ref="a9d95d13b55fcaa47810d188d54903caf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6acbf550d7553b77d4e6f42d91133da6"></a><!-- doxytag: member="CacheUnit::cachePort" ref="a6acbf550d7553b77d4e6f42d91133da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMasterPort.html">MasterPort</a>* <a class="el" href="classCacheUnit.html#a6acbf550d7553b77d4e6f42d91133da6">cachePort</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classCache.html">Cache</a> interface. </p>

</div>
</div>
<a class="anchor" id="abe897aa45cc14999423020f95746328a"></a><!-- doxytag: member="CacheUnit::cachePortBlocked" ref="abe897aa45cc14999423020f95746328a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e5ca2b940e91b19e93867cc549fe65d"></a><!-- doxytag: member="CacheUnit::tlbBlocked" ref="a1e5ca2b940e91b19e93867cc549fe65d" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classCacheUnit.html#a1e5ca2b940e91b19e93867cc549fe65d">tlbBlocked</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a26ded431132c6ee52a8b8bdc8ddd837c"></a><!-- doxytag: member="CacheUnit::tlbBlockSeqNum" ref="a26ded431132c6ee52a8b8bdc8ddd837c" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classCacheUnit.html#a26ded431132c6ee52a8b8bdc8ddd837c">tlbBlockSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/inorder/resources/<a class="el" href="cache__unit_8hh_source.html">cache_unit.hh</a></li>
<li>cpu/inorder/resources/<a class="el" href="cache__unit_8cc.html">cache_unit.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
