#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun May 13 23:00:14 2018
# Process ID: 17861
# Current directory: /media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1
# Command line: vivado -log xillydemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillydemo.tcl
# Log file: /media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.vds
# Journal file: /media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl -notrace
Command: synth_design -top xillydemo -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17893 
WARNING: [Synth 8-2490] overwriting previous definition of module fifo_8x2048 [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fifo_8x2048.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module fifo_32x512 [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module system [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/system.v:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1361.465 ; gain = 0.000 ; free physical = 6435 ; free virtual = 42717
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xillydemo' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:3]
INFO: [Synth 8-6157] synthesizing module 'xillybus' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
INFO: [Synth 8-6157] synthesizing module 'system' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/system.v:4]
INFO: [Synth 8-6157] synthesizing module 'vivado_system' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1580]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/synth/vivado_system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 1 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 56 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 1 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:40563]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:40563]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/synth/vivado_system_processing_system7_0_0.v:492]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_0' (5#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/synth/vivado_system_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'vivado_system_processing_system7_0_0' requires 120 connections, but only 108 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2006]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2380]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_TN0WBI' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0_1/synth/vivado_system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_incr_cmd' (6#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wrap_cmd' (7#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_cmd_translator' (8#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_wr_cmd_fsm' (9#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_aw_channel' (10#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo' (11#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized0' (11#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_b_channel' (12#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm' (13#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_ar_channel' (14#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized1' (14#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_simple_fifo__parameterized2' (14#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s_r_channel' (15#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice' (16#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized0' (16#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized1' (16#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized2' (16#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (18#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized3' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized4' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized5' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized6' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized0' (19#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_b2s' (20#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter' (21#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_0' (22#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0_1/synth/vivado_system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_0' requires 60 connections, but only 58 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_TN0WBI' (23#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1V1KO5M' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1V1KO5M' (24#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:312]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_11J5E2F' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:598]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1_1/synth/vivado_system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_1' (25#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_1_1/synth/vivado_system_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_1' requires 60 connections, but only 58 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:837]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_11J5E2F' (26#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:598]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_7TUPWJ' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:898]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_7TUPWJ' (27#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:898]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WHIN6P' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1184]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_auto_pc_2' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2_1/synth/vivado_system_auto_pc_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_16_axi_protocol_converter__parameterized0' (27#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_auto_pc_2' (28#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_2_1/synth/vivado_system_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'vivado_system_auto_pc_2' requires 79 connections, but only 77 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1499]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WHIN6P' (29#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1184]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xbar_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0_1/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_crossbar' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000001100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (30#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (31#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010100000000000000100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (31#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_decoder' (32#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (33#1) [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50859]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl' (34#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo' (35#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_arbiter_resp' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 5 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_arbiter_resp' (36#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26726]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (37#1) [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:26726]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (38#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor' (39#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000101000000000000001000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001010000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000001011111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (39#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_si_transactor__parameterized0' (39#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_splitter' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_splitter' (40#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_router' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized0' (40#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo' (41#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_router' (42#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_ndeep_srl__parameterized1' (42#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized0' (42#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_mux' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_mux' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized7' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized7' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized8' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized8' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized9' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized9' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized10' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axic_register_slice__parameterized10' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_16_axi_register_slice__parameterized1' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:2413]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized1' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_mux__parameterized0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_mux__parameterized0' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_15_axic_srl_fifo__parameterized2' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_wdata_mux__parameterized1' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_wdata_mux__parameterized1' (43#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_16_axi_register_slice' requires 93 connections, but only 92 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_decerr_slave' (44#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_addr_arbiter' (45#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_crossbar' (46#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_17_axi_crossbar' (47#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xbar_0' (48#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xbar_0_1/synth/vivado_system_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_processing_system7_0_axi_periph_0' (49#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2380]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'vivado_system_processing_system7_0_axi_periph_0' requires 162 connections, but only 106 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2115]
INFO: [Synth 8-638] synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693' bound to instance 'POR_SRL_I' of component 'SRL16' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (50#1) [/media/adamsmith/Storage/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:50693]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (51#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[1].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:984]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[2].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'EXT_LPF[3].exr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1063]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[1].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1045]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[2].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'AUX_LPF[3].asr_lpf_reg' in module 'lpf' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1096]
INFO: [Synth 8-256] done synthesizing module 'lpf' (52#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (53#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (54#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (55#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'vivado_system_rst_processing_system7_0_100M_0' (56#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/synth/vivado_system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'vivado_system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:2222]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_ip_0_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0_1/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xillybus_ip' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xillybus_ip' (57#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_ip_0_0' (58#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_ip_0_0_1/synth/vivado_system_xillybus_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xillybus_lite_0_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0_1/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'xillybus_lite' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0_1/synth/vivado_system_xillybus_lite_0_0.v:55]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xillybus_lite_0_0' (59#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xillybus_lite_0_0_1/synth/vivado_system_xillybus_lite_0_0.v:144]
INFO: [Synth 8-6157] synthesizing module 'vivado_system_xlconcat_0_0' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0_1/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (60#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system_xlconcat_0_0' (61#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_xlconcat_0_0_1/synth/vivado_system_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'vivado_system' (62#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/synth/vivado_system.v:1580]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_CLK' has an internal driver [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/system.v:118]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_PORB' has an internal driver [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/system.v:119]
WARNING: [Synth 8-6104] Input port 'processing_system7_0_PS_SRSTB' has an internal driver [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/system.v:120]
INFO: [Synth 8-6155] done synthesizing module 'system' (63#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/system.v:4]
WARNING: [Synth 8-6104] Input port 'user_r_read_32_eof' has an internal driver [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus.v:225]
INFO: [Synth 8-6157] synthesizing module 'xillybus_core' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_core' (64#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus_core.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net user_r_read_32_eof_w with 1st driver pin 'xillybus:/user_r_read_32_eof' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus.v:226]
CRITICAL WARNING: [Synth 8-3352] multi-driven net user_r_read_32_eof_w with 2nd driver pin 'GND' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus.v:226]
CRITICAL WARNING: [Synth 8-5559] multi-driven net user_r_read_32_eof_w is connected to constant driver, other driver is ignored [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus.v:226]
INFO: [Synth 8-6155] done synthesizing module 'xillybus' (65#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillybus.v:3]
WARNING: [Synth 8-350] instance 'xillybus_ins' of module 'xillybus' requires 62 connections, but only 39 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:84]
INFO: [Synth 8-6157] synthesizing module 'fifo_32x512' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fifo_32x512' (66#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fifo_32x512.v:1]
INFO: [Synth 8-6157] synthesizing module 'dut' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut.v:52]
INFO: [Synth 8-6157] synthesizing module 'dut_result' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_result.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dut_result_ram' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_result.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_result.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dut_result_ram' (67#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_result.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dut_result' (68#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_result.v:46]
INFO: [Synth 8-6157] synthesizing module 'cnn_xcel' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 18'b000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 18'b000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 18'b000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 18'b000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 18'b000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 18'b000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 18'b000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 18'b000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 18'b000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 18'b000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 18'b000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 18'b000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 18'b000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 18'b000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 18'b000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 18'b001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 18'b010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 18'b100000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:61]
INFO: [Synth 8-6157] synthesizing module 'cnn_xcel_mem_convqcK' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convqcK.v:58]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 267 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_xcel_mem_convqcK_ram' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convqcK.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 267 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convqcK.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convqcK_ram' (69#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convqcK' (70#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convqcK.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn_xcel_mem_convsc4' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convsc4.v:58]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 266 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 266 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convsc4.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convsc4_ram' (71#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convsc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convsc4' (72#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convsc4.v:58]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convtde.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convtde_ram' (73#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convtde' (74#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convtde.v:58]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convyd2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_xcel_mem_convyd2_ram' (75#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel_mem_convyd2.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state28 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_state29 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state30 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state31 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:180]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:222]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:262]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-3876] $readmem data file './perform_conv_1_w_bkb_rom.dat' is read successfully [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1_w_bkb.v:24]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1_b_cud.v:21]
INFO: [Synth 8-3876] $readmem data file './perform_conv_1_b_cud_rom.dat' is read successfully [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1_b_cud.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter cal_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[5].divisor_tmp_reg[6] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[5].divisor_tmp_reg[6] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3332]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3334]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state26 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state27 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state28 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state29 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state30 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state31 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state32 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:139]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-3876] $readmem data file './perform_conv_w_comb6_rom.dat' is read successfully [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_w_comb6.v:27]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_b_concg.v:21]
INFO: [Synth 8-3876] $readmem data file './perform_conv_b_concg_rom.dat' is read successfully [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_b_concg.v:24]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2466]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2840]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/reshape.v:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dut_ap_uitofp_4_no_dsp_32' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/synth/dut_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/synth/dut_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'dut_ap_uitofp_4_no_dsp_32' (131#1) [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.srcs/sources_1/ip/dut_ap_uitofp_4_no_dsp_32/synth/dut_ap_uitofp_4_no_dsp_32.vhd:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:1201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:1207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:1290]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:1314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:1316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:1322]
WARNING: [Synth 8-350] instance 'test_fpga_design' of module 'dut' requires 12 connections, but only 9 given [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:285]
WARNING: [Synth 8-3848] Net user_r_read_32_eof in module/entity xillydemo does not have driver. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:37]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain has unconnected port B[63]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:01:14 . Memory (MB): peak = 1620.703 ; gain = 259.238 ; free physical = 6402 ; free virtual = 42720
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:PS_SRSTB to constant 0 [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:84]
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:PS_CLK to constant 0 [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:84]
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:PS_PORB to constant 0 [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:84]
WARNING: [Synth 8-3295] tying undriven pin xillybus_ins:otg_oc to constant 0 [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/xillydemo.v:84]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1620.703 ; gain = 259.238 ; free physical = 6409 ; free virtual = 42748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1620.703 ; gain = 259.238 ; free physical = 6409 ; free virtual = 42748
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/fifo_8x2048/fifo_8x2048/fifo_8x2048_in_context.xdc] for cell 'fifo_8'
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_0'
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/fifo_32x512/fifo_32x512/fifo_32x512_in_context.xdc] for cell 'fifo_32_1'
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:44]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:45]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:46]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:48]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:49]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:50]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:51]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:52]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:55]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:56]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:57]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:58]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:60]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:61]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:62]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:63]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:64]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:66]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:67]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:68]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:69]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:70]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:72]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:73]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:74]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:75]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:76]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:78]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:79]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:80]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:81]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:82]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:84]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:85]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:86]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:87]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:88]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:90]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:91]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:92]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:93]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:94]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:96]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:97]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:98]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:99]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:100]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:102]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:103]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:104]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:105]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:106]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:108]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:109]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:110]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:111]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:112]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:114]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:115]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:116]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:117]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:118]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:120]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:121]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:122]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:123]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:124]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:126]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:127]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:128]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:129]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:130]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:132]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:133]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:134]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:135]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:136]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:138]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:139]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:140]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:141]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:142]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'iostandard', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:144]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:145]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'slew', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:146]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'drive', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:147]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Netlist 29-160] Cannot set property 'PIO_DIRECTION', because the property does not exist for objects of type 'pin'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:148]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Common 17-14] Message 'Netlist 29-160' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc:148]
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0_1/vivado_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/vivado_system_rst_processing_system7_0_100M_0_board.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0_1/vivado_system_rst_processing_system7_0_100M_0.xdc] for cell 'xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Vivado 12-180] No cells matched 'LUT2'. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc:1]
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/xillydemo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xillydemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xillydemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xillydemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  FDE => FDRE: 16 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1863.641 ; gain = 0.000 ; free physical = 5997 ; free virtual = 42345
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:54 . Memory (MB): peak = 1863.641 ; gain = 502.176 ; free physical = 6163 ; free virtual = 42532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:54 . Memory (MB): peak = 1863.641 ; gain = 502.176 ; free physical = 6163 ; free virtual = 42532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fifo_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fifo_32_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xillybus_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst. (constraint file  /media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0. (constraint file  /media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/dont_touch.xdc, line 52).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:54 . Memory (MB): peak = 1863.641 ; gain = 502.176 ; free physical = 6165 ; free virtual = 42534
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[31] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[30] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[29] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[28] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[27] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[26] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[25] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[24] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[23] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[22] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[21] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[20] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[19] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[18] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[17] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[16] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[15] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[14] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[13] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[12] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[11] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[10] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[9] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[8] was removed.  [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/1229/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2857]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_17_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d114/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/d293/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '10' to '4' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].dividend_tmp_reg[10]' and it is trimmed from '10' to '4' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsdEe.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_9ns_3ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '6' to '3' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].dividend_tmp_reg[6]' and it is trimmed from '6' to '3' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_3ns_fYi.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '6' to '4' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].dividend_tmp_reg[6]' and it is trimmed from '6' to '4' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '6' to '5' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_6ns_4ns_g8j.v:53]
INFO: [Synth 8-4471] merging register 'output_V4_addr_1_reg_3161_reg[7:0]' into 'output_V3_addr_1_reg_3156_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1690]
INFO: [Synth 8-4471] merging register 'output_V5_addr_1_reg_3166_reg[7:0]' into 'output_V3_addr_1_reg_3156_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1691]
INFO: [Synth 8-4471] merging register 'output_V6_addr_1_reg_3171_reg[7:0]' into 'output_V3_addr_1_reg_3156_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1692]
INFO: [Synth 8-4471] merging register 'output_V_addr_1_reg_3151_reg[7:0]' into 'output_V3_addr_1_reg_3156_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1693]
INFO: [Synth 8-4471] merging register 'output_V4_addr_2_reg_3478_reg[7:0]' into 'output_V3_addr_2_reg_3473_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1703]
INFO: [Synth 8-4471] merging register 'output_V5_addr_2_reg_3483_reg[7:0]' into 'output_V3_addr_2_reg_3473_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1704]
INFO: [Synth 8-4471] merging register 'output_V6_addr_2_reg_3488_reg[7:0]' into 'output_V3_addr_2_reg_3473_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1705]
INFO: [Synth 8-4471] merging register 'output_V_addr_2_reg_3468_reg[7:0]' into 'output_V3_addr_2_reg_3473_reg[7:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1706]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_3431_reg[9:0]' into 'p_Val2_1_cast_reg_3426_reg[9:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1713]
INFO: [Synth 8-4471] merging register 'p_shl1_cast_mid2_reg_2614_reg[1:0]' into 'p_shl1_mid1_reg_2609_reg[1:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:2866]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_3431_reg[12:10]' into 'x_cast1_mid2_cast_reg_2687_reg[5:3]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:3052]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_30_reg_3463_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1775]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_mid2_v_reg_2982_reg' and it is trimmed from '10' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:1642]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond6_fu_2222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_2251_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_2273_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1067_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_2222_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_2251_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_2273_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1067_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_shl1_cast_mid_fu_1059_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mul2_reg_2883" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newIndex3_mid_cast_fu_1721_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newIndex4_mid2120_v_fu_1728_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/dut_urem_10ns_4nsocq.v:53]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_3159_reg[8:0]' into 'p_Val2_3_cast_reg_3149_reg[8:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1571]
INFO: [Synth 8-4471] merging register 'tmp_25_1_cast_mid2_c_reg_2550_reg[9:2]' into 'x_cast2_mid2_cast_reg_2544_reg[9:2]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2418]
INFO: [Synth 8-4471] merging register 'p_Val2_3_cast_reg_3149_reg[13:9]' into 'tmp_9_reg_2444_reg[4:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:2590]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_reg_2741_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1658]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_58_reg_2901_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1639]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_55_reg_2831_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1673]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_2756_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1660]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_2665_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1680]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_57_reg_2841_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1674]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_54_reg_2821_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1672]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_51_reg_2746_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1659]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_reg_2660_reg' and it is trimmed from '9' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv.v:1666]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond8_fu_2142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_945_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_2196_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_2212_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1003_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_991_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_2142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_945_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_2196_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_2212_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1003_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_991_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'o_index_reg_323_reg' and it is trimmed from '12' to '10' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/reshape.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_6_reg_310_reg' and it is trimmed from '5' to '4' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/reshape.v:166]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_146_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_214_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_6_reg_685_reg' and it is trimmed from '32' to '23' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_665_reg' and it is trimmed from '32' to '8' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/cnn_xcel.v:660]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_fu_403_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_fu_483_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_fu_403_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_fu_483_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp1_cast_cast_fu_558_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp32_V_3_fu_527_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_16_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_17_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_15_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:02:02 . Memory (MB): peak = 1863.641 ; gain = 502.176 ; free physical = 6066 ; free virtual = 42467
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (floating_point_v7_1_6_delay__parameterized3) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (floating_point_v7_1_6_delay__parameterized16) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (floating_point_v7_1_6_delay__parameterized17) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (floating_point_v7_1_6_delay__parameterized17) to 'test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/ipshared/0cde/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i_index_2_2_reg_2812_reg[5:0]' into 'i_index_2_2_reg_2812_reg[5:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:950]
INFO: [Synth 8-4471] merging register 'i_index_1_2_reg_2794_reg[5:0]' into 'i_index_1_2_reg_2794_reg[5:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:920]
INFO: [Synth 8-4471] merging register 'i_index_2_1_reg_2806_reg[5:0]' into 'i_index_2_1_reg_2806_reg[5:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:935]
INFO: [Synth 8-4471] merging register 'o_index_mid_reg_2641_reg[5:0]' into 'o_index_mid_reg_2641_reg[5:0]' [/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/src/fpga-design/perform_conv_1.v:860]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exitcond1_fu_915_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1027_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1033_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_1067_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exitcond1_fu_838_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_945_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_2142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_957_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_1003_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "test_fpga_design/grp_cnn_xcel_fu_114/grp_reshape_fu_288/exitcond3_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_fpga_design/grp_cnn_xcel_fu_114/exitcond_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "test_fpga_design/grp_cnn_xcel_fu_114/tmp_23_fu_403_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "test_fpga_design/grp_cnn_xcel_fu_114/icmp_fu_483_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "test_fpga_design/exitcond_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5784] Optimized 12 bits of RAM "test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 1 bits.
INFO: [Synth 8-5583] The signal test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 1 bits.
INFO: [Synth 8-5583] The signal test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 12 bits of RAM "test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg" due to constant propagation. Old ram width 13 bits, new ram width 1 bits.
INFO: [Synth 8-5583] The signal test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (9 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_10ns_4nsdEe_div_U/dut_urem_10ns_4nsdEe_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module dut_urem_10ns_4nsdEe.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_9ns_3ns_eOg_div_U/dut_urem_9ns_3ns_eOg_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module dut_urem_9ns_3ns_eOg.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_3ns_fYi_div_U/dut_urem_6ns_3ns_fYi_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module dut_urem_6ns_3ns_fYi.
WARNING: [Synth 8-3332] Sequential element (dut_urem_6ns_4ns_g8j_div_U/dut_urem_6ns_4ns_g8j_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module dut_urem_6ns_4ns_g8j.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[3]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[8]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[11]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[16]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[19]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[16]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[17]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[24]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[24]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[27]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[24]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[24]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[25]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[25]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[32]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[35]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[32]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[33]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[40]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[40]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[43]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[40]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[40]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[41]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[41]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[48]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[51]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[48]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[49]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[56]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[56]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[59]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[56]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[56]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[57]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[57]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[0]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[3]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[8]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[11]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[16]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[19]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[16]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[17]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[24]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[24]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[27]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[24]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[24]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[25]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[25]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[32]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[35]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[32]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[33]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[40]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[40]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[43]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[40]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[40]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[41]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[41]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[48]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[51]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[48]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[49]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[56]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[56]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[59]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[56]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[56]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[57]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[57]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]' (FDE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3] )
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[56]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[74]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[62]' (FDRE) to 'xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xillybus_ins/system_i/vivado_system_i /processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_fpga_design/grp_cnn_xcel_fu_114/dut_uitofp_32ns_3Aem_U101/dut_ap_uitofp_4_no_dsp_32_u /U0/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:58 ; elapsed = 00:06:53 . Memory (MB): peak = 1863.641 ; gain = 502.176 ; free physical = 5902 ; free virtual = 42382
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_4_56/test_fpga_design/result_U/dut_result_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_57/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_57/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_58/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_58/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_59/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_59/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_60/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_0_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_60/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_0_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_61/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_61/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_62/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_62/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_63/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_63/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_64/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_64/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_65/test_fpga_design/grp_cnn_xcel_fu_114/mem_conv3_V_U/cnn_xcel_mem_convyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4_66/test_fpga_design/grp_cnn_xcel_fu_114/reshape_output_V_U/cnn_xcel_mem_convyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/i_4_16/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_263/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/i_4_264/w_conv23_U/perform_conv_w_comb6_rom_U/q0_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:06 ; elapsed = 00:07:05 . Memory (MB): peak = 2007.625 ; gain = 646.160 ; free physical = 5569 ; free virtual = 42049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:11 ; elapsed = 00:07:10 . Memory (MB): peak = 2091.578 ; gain = 730.113 ; free physical = 5502 ; free virtual = 41982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/result_U/dut_result_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_0_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_1_V_U/cnn_xcel_mem_convqcK_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv1_2_V_U/cnn_xcel_mem_convsc4_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_0_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_0_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/mem_conv3_V_U/cnn_xcel_mem_convyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/reshape_output_V_U/cnn_xcel_mem_convyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/w_conv23_U/perform_conv_w_comb6_rom_U/q1_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:17 ; elapsed = 00:07:16 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5498 ; free virtual = 41979
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 27 to 14 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:18 ; elapsed = 00:07:18 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5498 ; free virtual = 41979
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:19 ; elapsed = 00:07:18 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5498 ; free virtual = 41979
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:20 ; elapsed = 00:07:19 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5499 ; free virtual = 41979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:20 ; elapsed = 00:07:20 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5499 ; free virtual = 41979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:21 ; elapsed = 00:07:20 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5499 ; free virtual = 41979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:21 ; elapsed = 00:07:20 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5499 ; free virtual = 41979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_32x512   |         2|
|2     |fifo_8x2048   |         1|
|3     |xillybus_core |         1|
|4     |xillybus_lite |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |fifo_32x512          |     1|
|2     |fifo_32x512__1       |     1|
|3     |fifo_8x2048          |     1|
|4     |xillybus_core        |     1|
|5     |xillybus_lite_bbox_0 |     1|
|6     |BIBUF                |   130|
|7     |BUFG                 |     1|
|8     |CARRY4               |   736|
|9     |DSP48E1              |    33|
|10    |DSP48E1_2            |     1|
|11    |DSP48E1_3            |     1|
|12    |LUT1                 |  1570|
|13    |LUT2                 |  1068|
|14    |LUT3                 |  2222|
|15    |LUT4                 |   663|
|16    |LUT5                 |   977|
|17    |LUT6                 |  1610|
|18    |MUXCY                |   169|
|19    |MUXF7                |    73|
|20    |MUXF8                |     3|
|21    |PS7                  |     1|
|22    |RAM32X1S             |    40|
|23    |RAMB18E1             |     8|
|24    |RAMB18E1_1           |     2|
|25    |RAMB36E1             |     1|
|26    |RAMB36E1_1           |     1|
|27    |RAMB36E1_10          |     1|
|28    |RAMB36E1_11          |     1|
|29    |RAMB36E1_12          |     1|
|30    |RAMB36E1_13          |     1|
|31    |RAMB36E1_14          |     1|
|32    |RAMB36E1_15          |     1|
|33    |RAMB36E1_16          |     1|
|34    |RAMB36E1_17          |     1|
|35    |RAMB36E1_18          |     1|
|36    |RAMB36E1_19          |     1|
|37    |RAMB36E1_2           |     1|
|38    |RAMB36E1_20          |     1|
|39    |RAMB36E1_21          |     1|
|40    |RAMB36E1_22          |     1|
|41    |RAMB36E1_23          |     1|
|42    |RAMB36E1_24          |     1|
|43    |RAMB36E1_3           |     1|
|44    |RAMB36E1_4           |     1|
|45    |RAMB36E1_5           |     1|
|46    |RAMB36E1_6           |     1|
|47    |RAMB36E1_7           |     1|
|48    |RAMB36E1_8           |     1|
|49    |RAMB36E1_9           |     1|
|50    |SRL16                |     1|
|51    |SRL16E               |   211|
|52    |SRLC32E              |    97|
|53    |XORCY                |    88|
|54    |FDE                  |    16|
|55    |FDR                  |     8|
|56    |FDRE                 |  7177|
|57    |FDSE                 |   123|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:21 ; elapsed = 00:07:20 . Memory (MB): peak = 2129.164 ; gain = 767.699 ; free physical = 5499 ; free virtual = 41979
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1824 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:09 ; elapsed = 00:06:50 . Memory (MB): peak = 2129.164 ; gain = 524.762 ; free physical = 5574 ; free virtual = 42055
Synthesis Optimization Complete : Time (s): cpu = 00:06:21 ; elapsed = 00:07:20 . Memory (MB): peak = 2129.172 ; gain = 767.699 ; free physical = 5583 ; free virtual = 42064
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20180321 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20180321 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   rd_arbiter_ins/rd_arb_roundrobin[1]_recvbuf_bufno[5]_wide_mux_32_OUT[5 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_send_dma_ins/GND_9_o_GND_9_o_sub_146_OUT[7 : 5] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi4_acp_tx_bridge_ins/total_len[9 : 1]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0472_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/Mmux_msg_vacant_entries[3]_BUS_0004_mux_43_OUT_rs_A[3 : 0] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_78_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 115540 kilobytes

Reading core file '/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/cores/xillybus_core.ngc' for (cell view 'xillybus_core', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_cd20f3ce.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_core_ngc_cd20f3ce.edif]
Release 14.7 - ngc2edif P_INT.20180321 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20180321 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design xillybus_lite.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_lite.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xillybus_lite.edif ...
ngc2edif: Total memory usage is 104224 kilobytes

Reading core file '/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/vivado-essentials/vivado_system/system/pcores/xillybus_lite_v1_00_a/netlist/xillybus_lite.ngc' for (cell view 'xillybus_lite', library 'work')
Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_dd0b6f75.edif]
Finished Parsing EDIF File [./.ngc2edfcache/xillybus_lite_ngc_dd0b6f75.edif]
INFO: [Netlist 29-17] Analyzing 4400 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20180321
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2395 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 207 instances
  FD => FDRE: 338 instances
  FDE => FDRE: 1450 instances
  FDR => FDRE: 232 instances
  FDS => FDSE: 14 instances
  INV => LUT1: 65 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  RAM32X1S => RAM32X1S (RAMS32): 40 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
845 Infos, 449 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:30 ; elapsed = 00:07:30 . Memory (MB): peak = 2161.180 ; gain = 957.516 ; free physical = 5777 ; free virtual = 42281
INFO: [Common 17-1381] The checkpoint '/media/adamsmith/Storage/SynologyDrive/ece5775_lab4-master/ecelinux/zedboard_project/xillybus/vivado/xillydemo.runs/synth_1/xillydemo.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2185.191 ; gain = 24.012 ; free physical = 5768 ; free virtual = 42285
INFO: [runtcl-4] Executing : report_utilization -file xillydemo_utilization_synth.rpt -pb xillydemo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2185.191 ; gain = 0.000 ; free physical = 5766 ; free virtual = 42283
INFO: [Common 17-206] Exiting Vivado at Sun May 13 23:08:05 2018...
