# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../lab5.srcs/sources_1/imports/srcs" \
"Lab51_test_func_synth.v" \

sv xil_defaultlib  --include "../../../../../lab5.srcs/sources_1/imports/srcs" \
"../../../../../lab5.srcs/sim_1/new/testbench.sv" \

# Do not sort compile order
nosort
