# compile vhdl design source files
vhdl xil_defaultlib  "../../../ex1.srcs/sources_1/new/exerc1.vhd"
vhdl xil_defaultlib  "../../../ex1.srcs/sim_1/new/exerc1_testbench.vhd"

# Do not sort compile order
nosort
