0.7
2020.2
May  7 2023
15:24:31
D:/Coding/Verilog/lab_ultimo/lab_ultimo.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/DecoDisplay.sv,1701470476,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/DecoTeclado.sv,,DecoDisplay,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/DecoTeclado.sv,1701559439,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/Decokey.sv,,DecoTeclado,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/Decokey.sv,1701444414,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/FSM.sv,,Decokey,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/FSM.sv,1701559479,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/controlador.sv,,CC1;CC2;FSM,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/controlador.sv,1701470055,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/memoria.sv,,CC1_barrido;CC1_write;CC2_barrido;CC2_write;controlador,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/controller_tb.sv,1701470092,systemVerilog,,,,controller_tb,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/decoteclado_tb.sv,1701446918,systemVerilog,,,,decoteclado_tb,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/memoria.sv,1701530260,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/modulo_display.sv,,memoria,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/module_tb.sv,1701532015,systemVerilog,,,,module_tb,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/modulo_display.sv,1701532410,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/rise_detector.sv,,modulo_display,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/rise_detector.sv,1701472595,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/sync.sv,,CC1_detector;CC2_detector;rise_detector,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/strobe.sv,1701432214,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/decoteclado_tb.sv,,strobe,,uvm,,,,,,
D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/sync.sv,1701531611,systemVerilog,,D:/Coding/Verilog/lab_ultimo/lab_ultimo.srcs/sources_1/new/module_tb.sv,,sync,,uvm,,,,,,
