// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
// Date        : Thu Oct 25 23:59:09 2018
// Host        : t-1000 running 64-bit Ubuntu 16.04 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_conv_0_0_sim_netlist.v
// Design      : design_1_conv_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sbva484-1-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIM2Mat
   (E,
    Q,
    \SRL_SIG_reg[1][0] ,
    D,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_sync_AXIM2Mat_U0_ap_ready,
    ap_idle,
    start_once_reg,
    AXIM2Mat_U0_fb_offset_read,
    m_axi_fb_ARADDR,
    img_data_stream_V_din,
    AXIM2Mat_U0_m_axi_fb_RREADY,
    AXIM2Mat_U0_m_axi_fb_ARVALID,
    CRTL_BUS_ARREADY,
    \state_reg[1] ,
    rs2f_rreq_ack,
    Filter2D_U0_p_src_data_stream_V_read,
    src_data_stream_0_V_empty_n,
    src_data_stream_0_V_full_n,
    ap_sync_reg_AXIM2Mat_U0_ap_ready,
    start_for_Filter2D_U0_full_n,
    ap_start,
    ap_rst_n_inv,
    ap_clk,
    fb_offset_dout,
    \data_p1_reg[7] ,
    ap_rst_n,
    \state_reg[0] ,
    src_rows_V_c24_full_n,
    src_cols_V_c_empty_n,
    internal_full_n_reg,
    image_in_c_empty_n,
    src_rows_V_c_empty_n);
  output [0:0]E;
  output [0:0]Q;
  output [1:0]\SRL_SIG_reg[1][0] ;
  output [0:0]D;
  output [0:0]\mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output ap_sync_AXIM2Mat_U0_ap_ready;
  output ap_idle;
  output start_once_reg;
  output AXIM2Mat_U0_fb_offset_read;
  output [31:0]m_axi_fb_ARADDR;
  output [7:0]img_data_stream_V_din;
  output AXIM2Mat_U0_m_axi_fb_RREADY;
  output AXIM2Mat_U0_m_axi_fb_ARVALID;
  input CRTL_BUS_ARREADY;
  input [1:0]\state_reg[1] ;
  input rs2f_rreq_ack;
  input Filter2D_U0_p_src_data_stream_V_read;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_0_V_full_n;
  input ap_sync_reg_AXIM2Mat_U0_ap_ready;
  input start_for_Filter2D_U0_full_n;
  input ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]fb_offset_dout;
  input [7:0]\data_p1_reg[7] ;
  input ap_rst_n;
  input [0:0]\state_reg[0] ;
  input src_rows_V_c24_full_n;
  input src_cols_V_c_empty_n;
  input internal_full_n_reg;
  input image_in_c_empty_n;
  input src_rows_V_c_empty_n;

  wire AXIM2Mat_U0_fb_offset_read;
  wire AXIM2Mat_U0_m_axi_fb_ARVALID;
  wire AXIM2Mat_U0_m_axi_fb_RREADY;
  wire CRTL_BUS_ARREADY;
  wire [0:0]D;
  wire [0:0]E;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire [0:0]Q;
  wire [1:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIM2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIM2Mat_U0_ap_ready;
  wire [7:0]\data_p1_reg[7] ;
  wire [31:0]fb_offset_dout;
  wire [31:0]fb_offset_read_reg_162;
  wire grp_Array2Mat_fu_148_ap_start_reg;
  wire grp_Array2Mat_fu_148_n_12;
  wire grp_Array2Mat_fu_148_n_7;
  wire grp_Array2Mat_fu_148_n_8;
  wire grp_Array2Mat_fu_148_n_9;
  wire image_in_c_empty_n;
  wire [7:0]img_data_stream_V_din;
  wire internal_full_n_reg;
  wire [0:0]\mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [31:0]m_axi_fb_ARADDR;
  wire rs2f_rreq_ack;
  wire src_cols_V_c_empty_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire src_rows_V_c24_full_n;
  wire src_rows_V_c_empty_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_once_reg;
  wire [0:0]\state_reg[0] ;
  wire [1:0]\state_reg[1] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Array2Mat_fu_148_n_9),
        .Q(\SRL_SIG_reg[1][0] [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Array2Mat_fu_148_n_8),
        .Q(\SRL_SIG_reg[1][0] [1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAAA02AA)) 
    ap_idle_INST_0_i_1
       (.I0(\SRL_SIG_reg[1][0] [0]),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \fb_offset_read_reg_162[31]_i_1 
       (.I0(\SRL_SIG_reg[1][0] [0]),
        .I1(src_rows_V_c24_full_n),
        .I2(src_cols_V_c_empty_n),
        .I3(internal_full_n_reg),
        .I4(image_in_c_empty_n),
        .I5(src_rows_V_c_empty_n),
        .O(AXIM2Mat_U0_fb_offset_read));
  FDRE \fb_offset_read_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[0]),
        .Q(fb_offset_read_reg_162[0]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[10] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[10]),
        .Q(fb_offset_read_reg_162[10]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[11] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[11]),
        .Q(fb_offset_read_reg_162[11]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[12] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[12]),
        .Q(fb_offset_read_reg_162[12]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[13] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[13]),
        .Q(fb_offset_read_reg_162[13]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[14] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[14]),
        .Q(fb_offset_read_reg_162[14]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[15] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[15]),
        .Q(fb_offset_read_reg_162[15]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[16] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[16]),
        .Q(fb_offset_read_reg_162[16]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[17] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[17]),
        .Q(fb_offset_read_reg_162[17]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[18] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[18]),
        .Q(fb_offset_read_reg_162[18]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[19] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[19]),
        .Q(fb_offset_read_reg_162[19]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[1]),
        .Q(fb_offset_read_reg_162[1]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[20] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[20]),
        .Q(fb_offset_read_reg_162[20]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[21] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[21]),
        .Q(fb_offset_read_reg_162[21]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[22] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[22]),
        .Q(fb_offset_read_reg_162[22]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[23] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[23]),
        .Q(fb_offset_read_reg_162[23]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[24] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[24]),
        .Q(fb_offset_read_reg_162[24]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[25] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[25]),
        .Q(fb_offset_read_reg_162[25]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[26] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[26]),
        .Q(fb_offset_read_reg_162[26]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[27] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[27]),
        .Q(fb_offset_read_reg_162[27]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[28] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[28]),
        .Q(fb_offset_read_reg_162[28]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[29] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[29]),
        .Q(fb_offset_read_reg_162[29]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[2]),
        .Q(fb_offset_read_reg_162[2]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[30] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[30]),
        .Q(fb_offset_read_reg_162[30]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[31] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[31]),
        .Q(fb_offset_read_reg_162[31]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[3]),
        .Q(fb_offset_read_reg_162[3]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[4]),
        .Q(fb_offset_read_reg_162[4]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[5]),
        .Q(fb_offset_read_reg_162[5]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[6]),
        .Q(fb_offset_read_reg_162[6]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[7]),
        .Q(fb_offset_read_reg_162[7]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[8]),
        .Q(fb_offset_read_reg_162[8]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(AXIM2Mat_U0_fb_offset_read),
        .D(fb_offset_dout[9]),
        .Q(fb_offset_read_reg_162[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Array2Mat grp_Array2Mat_fu_148
       (.AXIM2Mat_U0_m_axi_fb_ARVALID(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .AXIM2Mat_U0_m_axi_fb_RREADY(AXIM2Mat_U0_m_axi_fb_RREADY),
        .CRTL_BUS_ARREADY(CRTL_BUS_ARREADY),
        .D(D),
        .E(E),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .Q(Q),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0]_0 ),
        .\ap_CS_fsm_reg[0]_0 (AXIM2Mat_U0_fb_offset_read),
        .\ap_CS_fsm_reg[1]_0 ({grp_Array2Mat_fu_148_n_8,grp_Array2Mat_fu_148_n_9}),
        .\ap_CS_fsm_reg[1]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIM2Mat_U0_ap_ready(ap_sync_AXIM2Mat_U0_ap_ready),
        .ap_sync_reg_AXIM2Mat_U0_ap_ready(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\fb_offset_read_reg_162_reg[31] (fb_offset_read_reg_162),
        .grp_Array2Mat_fu_148_ap_start_reg(grp_Array2Mat_fu_148_ap_start_reg),
        .grp_Array2Mat_fu_148_ap_start_reg_reg(grp_Array2Mat_fu_148_n_7),
        .img_data_stream_V_din(img_data_stream_V_din),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .m_axi_fb_ARADDR(m_axi_fb_ARADDR),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(grp_Array2Mat_fu_148_n_12),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Array2Mat_fu_148_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Array2Mat_fu_148_n_7),
        .Q(grp_Array2Mat_fu_148_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Array2Mat_fu_148_n_12),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Array2Mat
   (E,
    Q,
    D,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][0] ,
    ap_sync_AXIM2Mat_U0_ap_ready,
    grp_Array2Mat_fu_148_ap_start_reg_reg,
    \ap_CS_fsm_reg[1]_0 ,
    AXIM2Mat_U0_m_axi_fb_RREADY,
    AXIM2Mat_U0_m_axi_fb_ARVALID,
    start_once_reg_reg,
    m_axi_fb_ARADDR,
    img_data_stream_V_din,
    ap_clk,
    CRTL_BUS_ARREADY,
    \ap_CS_fsm_reg[1]_1 ,
    \state_reg[1] ,
    rs2f_rreq_ack,
    Filter2D_U0_p_src_data_stream_V_read,
    src_data_stream_0_V_empty_n,
    src_data_stream_0_V_full_n,
    ap_sync_reg_AXIM2Mat_U0_ap_ready,
    grp_Array2Mat_fu_148_ap_start_reg,
    \ap_CS_fsm_reg[0]_0 ,
    ap_rst_n,
    \state_reg[0] ,
    ap_start,
    start_once_reg,
    start_for_Filter2D_U0_full_n,
    ap_rst_n_inv,
    \fb_offset_read_reg_162_reg[31] ,
    \data_p1_reg[7] );
  output [0:0]E;
  output [0:0]Q;
  output [0:0]D;
  output [0:0]\mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output ap_sync_AXIM2Mat_U0_ap_ready;
  output grp_Array2Mat_fu_148_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output AXIM2Mat_U0_m_axi_fb_RREADY;
  output AXIM2Mat_U0_m_axi_fb_ARVALID;
  output start_once_reg_reg;
  output [31:0]m_axi_fb_ARADDR;
  output [7:0]img_data_stream_V_din;
  input ap_clk;
  input CRTL_BUS_ARREADY;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input [1:0]\state_reg[1] ;
  input rs2f_rreq_ack;
  input Filter2D_U0_p_src_data_stream_V_read;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_0_V_full_n;
  input ap_sync_reg_AXIM2Mat_U0_ap_ready;
  input grp_Array2Mat_fu_148_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]\state_reg[0] ;
  input ap_start;
  input start_once_reg;
  input start_for_Filter2D_U0_full_n;
  input ap_rst_n_inv;
  input [31:0]\fb_offset_read_reg_162_reg[31] ;
  input [7:0]\data_p1_reg[7] ;

  wire AXIM2Mat_U0_ap_ready;
  wire AXIM2Mat_U0_m_axi_fb_ARVALID;
  wire AXIM2Mat_U0_m_axi_fb_RREADY;
  wire CRTL_BUS_ARREADY;
  wire [0:0]D;
  wire [0:0]E;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire [0:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[10]_i_1_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[9]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm17_out;
  wire ap_block_pp0_stage0_subdone__0;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state10;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIM2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIM2Mat_U0_ap_ready;
  wire [10:1]col_V_fu_227_p2;
  wire [7:0]\data_p1_reg[7] ;
  wire exitcond2_fu_158_p2__9;
  wire \exitcond_reg_267[0]_i_1_n_0 ;
  wire \exitcond_reg_267[0]_i_3_n_0 ;
  wire exitcond_reg_267_pp0_iter1_reg;
  wire \exitcond_reg_267_reg_n_0_[0] ;
  wire fb_addr_reg_2610;
  wire [31:0]\fb_offset_read_reg_162_reg[31] ;
  wire \fb_pix_reg_276[7]_i_1_n_0 ;
  wire grp_Array2Mat_fu_148_ap_start_reg;
  wire grp_Array2Mat_fu_148_ap_start_reg_reg;
  wire [7:0]img_data_stream_V_din;
  wire [0:0]\mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [31:0]m_axi_fb_ARADDR;
  wire [10:10]p_0_in;
  wire [21:7]r_V_fu_193_p2;
  wire r_V_fu_193_p2_carry__0_i_1_n_0;
  wire r_V_fu_193_p2_carry__0_i_2_n_0;
  wire r_V_fu_193_p2_carry__0_i_3_n_0;
  wire r_V_fu_193_p2_carry__0_i_4_n_0;
  wire r_V_fu_193_p2_carry__0_i_5_n_0;
  wire r_V_fu_193_p2_carry__0_i_6_n_0;
  wire r_V_fu_193_p2_carry__0_i_7_n_0;
  wire r_V_fu_193_p2_carry__0_i_8_n_0;
  wire r_V_fu_193_p2_carry__0_n_0;
  wire r_V_fu_193_p2_carry__0_n_1;
  wire r_V_fu_193_p2_carry__0_n_2;
  wire r_V_fu_193_p2_carry__0_n_3;
  wire r_V_fu_193_p2_carry__0_n_5;
  wire r_V_fu_193_p2_carry__0_n_6;
  wire r_V_fu_193_p2_carry__0_n_7;
  wire r_V_fu_193_p2_carry_i_1_n_0;
  wire r_V_fu_193_p2_carry_i_2_n_0;
  wire r_V_fu_193_p2_carry_i_3_n_0;
  wire r_V_fu_193_p2_carry_i_4_n_0;
  wire r_V_fu_193_p2_carry_i_6_n_0;
  wire r_V_fu_193_p2_carry_i_7_n_0;
  wire r_V_fu_193_p2_carry_n_0;
  wire r_V_fu_193_p2_carry_n_1;
  wire r_V_fu_193_p2_carry_n_2;
  wire r_V_fu_193_p2_carry_n_3;
  wire r_V_fu_193_p2_carry_n_5;
  wire r_V_fu_193_p2_carry_n_6;
  wire r_V_fu_193_p2_carry_n_7;
  wire [10:0]row_V_fu_163_p2;
  wire [10:0]row_V_reg_256;
  wire \row_V_reg_256[10]_i_2_n_0 ;
  wire rs2f_rreq_ack;
  wire [31:0]sext_cast_reg_248;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [0:0]\state_reg[0] ;
  wire [1:0]\state_reg[1] ;
  wire [31:7]sum_fu_203_p2;
  wire sum_fu_203_p2_carry__0_i_1_n_7;
  wire sum_fu_203_p2_carry__0_i_2_n_0;
  wire sum_fu_203_p2_carry__0_i_3_n_0;
  wire sum_fu_203_p2_carry__0_i_4_n_0;
  wire sum_fu_203_p2_carry__0_i_5_n_0;
  wire sum_fu_203_p2_carry__0_i_6_n_0;
  wire sum_fu_203_p2_carry__0_i_7_n_0;
  wire sum_fu_203_p2_carry__0_i_8_n_0;
  wire sum_fu_203_p2_carry__0_i_9_n_0;
  wire sum_fu_203_p2_carry__0_n_0;
  wire sum_fu_203_p2_carry__0_n_1;
  wire sum_fu_203_p2_carry__0_n_2;
  wire sum_fu_203_p2_carry__0_n_3;
  wire sum_fu_203_p2_carry__0_n_5;
  wire sum_fu_203_p2_carry__0_n_6;
  wire sum_fu_203_p2_carry__0_n_7;
  wire sum_fu_203_p2_carry__1_i_1_n_0;
  wire sum_fu_203_p2_carry__1_i_2_n_0;
  wire sum_fu_203_p2_carry__1_i_3_n_0;
  wire sum_fu_203_p2_carry__1_i_4_n_0;
  wire sum_fu_203_p2_carry__1_i_5_n_0;
  wire sum_fu_203_p2_carry__1_i_6_n_0;
  wire sum_fu_203_p2_carry__1_i_7_n_0;
  wire sum_fu_203_p2_carry__1_i_8_n_0;
  wire sum_fu_203_p2_carry__1_n_0;
  wire sum_fu_203_p2_carry__1_n_1;
  wire sum_fu_203_p2_carry__1_n_2;
  wire sum_fu_203_p2_carry__1_n_3;
  wire sum_fu_203_p2_carry__1_n_5;
  wire sum_fu_203_p2_carry__1_n_6;
  wire sum_fu_203_p2_carry__1_n_7;
  wire sum_fu_203_p2_carry__2_i_1_n_0;
  wire sum_fu_203_p2_carry_i_1_n_0;
  wire sum_fu_203_p2_carry_i_2_n_0;
  wire sum_fu_203_p2_carry_i_3_n_0;
  wire sum_fu_203_p2_carry_i_4_n_0;
  wire sum_fu_203_p2_carry_i_5_n_0;
  wire sum_fu_203_p2_carry_i_6_n_0;
  wire sum_fu_203_p2_carry_i_7_n_0;
  wire sum_fu_203_p2_carry_i_8_n_0;
  wire sum_fu_203_p2_carry_n_0;
  wire sum_fu_203_p2_carry_n_1;
  wire sum_fu_203_p2_carry_n_2;
  wire sum_fu_203_p2_carry_n_3;
  wire sum_fu_203_p2_carry_n_5;
  wire sum_fu_203_p2_carry_n_6;
  wire sum_fu_203_p2_carry_n_7;
  wire t_V_3_reg_135;
  wire t_V_3_reg_1350;
  wire \t_V_3_reg_135[0]_i_1_n_0 ;
  wire \t_V_3_reg_135[10]_i_4_n_0 ;
  wire [10:0]t_V_3_reg_135_reg__0;
  wire [10:0]t_V_reg_124;
  wire t_V_reg_124_0;
  wire [3:3]NLW_r_V_fu_193_p2_carry_CO_UNCONNECTED;
  wire [0:0]NLW_r_V_fu_193_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_r_V_fu_193_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_sum_fu_203_p2_carry_CO_UNCONNECTED;
  wire [0:0]NLW_sum_fu_203_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sum_fu_203_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sum_fu_203_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_sum_fu_203_p2_carry__0_i_1_O_UNCONNECTED;
  wire [3:3]NLW_sum_fu_203_p2_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_sum_fu_203_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_sum_fu_203_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000E000000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(\exitcond_reg_267_reg_n_0_[0] ),
        .I3(ap_block_pp0_stage0_subdone__0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(AXIM2Mat_U0_m_axi_fb_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(Q),
        .O(AXIM2Mat_U0_m_axi_fb_ARVALID));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(src_data_stream_0_V_full_n),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(exitcond_reg_267_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone__0),
        .O(\SRL_SIG_reg[1][0] ));
  LUT5 #(
    .INIT(32'h44444447)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_Array2Mat_fu_148_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Q),
        .I3(ap_CS_fsm_state13),
        .I4(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(AXIM2Mat_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_158_p2__9),
        .I2(\ap_CS_fsm[0]_i_3_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .I4(\ap_CS_fsm_reg_n_0_[5] ),
        .I5(\ap_CS_fsm_reg_n_0_[4] ),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000AA00000080)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state10),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone__0),
        .I5(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(src_data_stream_0_V_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(exitcond_reg_267_pp0_iter1_reg),
        .I3(\exitcond_reg_267_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\state_reg[0] ),
        .O(ap_block_pp0_stage0_subdone__0));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_Array2Mat_fu_148_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(AXIM2Mat_U0_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h2272)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_158_p2__9),
        .I2(Q),
        .I3(CRTL_BUS_ARREADY),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_0 ),
        .I1(t_V_reg_124[10]),
        .I2(t_V_reg_124[9]),
        .I3(t_V_reg_124[8]),
        .I4(t_V_reg_124[7]),
        .I5(t_V_reg_124[6]),
        .O(exitcond2_fu_158_p2__9));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(t_V_reg_124[0]),
        .I1(t_V_reg_124[1]),
        .I2(t_V_reg_124[2]),
        .I3(t_V_reg_124[4]),
        .I4(t_V_reg_124[5]),
        .I5(t_V_reg_124[3]),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q),
        .I1(CRTL_BUS_ARREADY),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(\ap_CS_fsm[9]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'hFCFDFDFD)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone__0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_condition_pp0_exit_iter0_state10),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[9]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[10]_i_1_n_0 ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state9),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone__0),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_condition_pp0_exit_iter0_state10),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state10),
        .I4(ap_block_pp0_stage0_subdone__0),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state9),
        .I4(ap_block_pp0_stage0_subdone__0),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_ready_INST_0_i_2
       (.I0(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .I1(AXIM2Mat_U0_ap_ready),
        .O(ap_sync_AXIM2Mat_U0_ap_ready));
  LUT5 #(
    .INIT(32'h8080F080)) 
    ap_ready_INST_0_i_3
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_158_p2__9),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_Array2Mat_fu_148_ap_start_reg),
        .O(AXIM2Mat_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \data_p2[31]_i_1__0 
       (.I0(CRTL_BUS_ARREADY),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_reg_267[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone__0),
        .O(\exitcond_reg_267[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \exitcond_reg_267[0]_i_2 
       (.I0(\exitcond_reg_267[0]_i_3_n_0 ),
        .I1(t_V_3_reg_135_reg__0[9]),
        .I2(t_V_3_reg_135_reg__0[10]),
        .I3(t_V_3_reg_135_reg__0[8]),
        .I4(t_V_3_reg_135_reg__0[7]),
        .I5(t_V_3_reg_135_reg__0[6]),
        .O(ap_condition_pp0_exit_iter0_state10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \exitcond_reg_267[0]_i_3 
       (.I0(t_V_3_reg_135_reg__0[0]),
        .I1(t_V_3_reg_135_reg__0[1]),
        .I2(t_V_3_reg_135_reg__0[2]),
        .I3(t_V_3_reg_135_reg__0[3]),
        .I4(t_V_3_reg_135_reg__0[4]),
        .I5(t_V_3_reg_135_reg__0[5]),
        .O(\exitcond_reg_267[0]_i_3_n_0 ));
  FDRE \exitcond_reg_267_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\exitcond_reg_267[0]_i_1_n_0 ),
        .D(\exitcond_reg_267_reg_n_0_[0] ),
        .Q(exitcond_reg_267_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(\exitcond_reg_267[0]_i_1_n_0 ),
        .D(ap_condition_pp0_exit_iter0_state10),
        .Q(\exitcond_reg_267_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \fb_addr_reg_261[31]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_158_p2__9),
        .O(fb_addr_reg_2610));
  LUT2 #(
    .INIT(4'h6)) 
    \fb_addr_reg_261[7]_i_1 
       (.I0(r_V_fu_193_p2[7]),
        .I1(sext_cast_reg_248[7]),
        .O(sum_fu_203_p2[7]));
  FDRE \fb_addr_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[0]),
        .Q(m_axi_fb_ARADDR[0]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[10]),
        .Q(m_axi_fb_ARADDR[10]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[11]),
        .Q(m_axi_fb_ARADDR[11]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[12]),
        .Q(m_axi_fb_ARADDR[12]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[13]),
        .Q(m_axi_fb_ARADDR[13]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[14]),
        .Q(m_axi_fb_ARADDR[14]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[15]),
        .Q(m_axi_fb_ARADDR[15]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[16] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[16]),
        .Q(m_axi_fb_ARADDR[16]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[17] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[17]),
        .Q(m_axi_fb_ARADDR[17]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[18] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[18]),
        .Q(m_axi_fb_ARADDR[18]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[19] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[19]),
        .Q(m_axi_fb_ARADDR[19]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[1]),
        .Q(m_axi_fb_ARADDR[1]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[20] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[20]),
        .Q(m_axi_fb_ARADDR[20]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[21] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[21]),
        .Q(m_axi_fb_ARADDR[21]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[22] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[22]),
        .Q(m_axi_fb_ARADDR[22]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[23] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[23]),
        .Q(m_axi_fb_ARADDR[23]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[24] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[24]),
        .Q(m_axi_fb_ARADDR[24]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[25] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[25]),
        .Q(m_axi_fb_ARADDR[25]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[26] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[26]),
        .Q(m_axi_fb_ARADDR[26]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[27] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[27]),
        .Q(m_axi_fb_ARADDR[27]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[28] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[28]),
        .Q(m_axi_fb_ARADDR[28]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[29] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[29]),
        .Q(m_axi_fb_ARADDR[29]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[2]),
        .Q(m_axi_fb_ARADDR[2]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[30] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[30]),
        .Q(m_axi_fb_ARADDR[30]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[31] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[31]),
        .Q(m_axi_fb_ARADDR[31]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[3]),
        .Q(m_axi_fb_ARADDR[3]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[4]),
        .Q(m_axi_fb_ARADDR[4]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[5]),
        .Q(m_axi_fb_ARADDR[5]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sext_cast_reg_248[6]),
        .Q(m_axi_fb_ARADDR[6]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[7]),
        .Q(m_axi_fb_ARADDR[7]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[8]),
        .Q(m_axi_fb_ARADDR[8]),
        .R(1'b0));
  FDRE \fb_addr_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2610),
        .D(sum_fu_203_p2[9]),
        .Q(m_axi_fb_ARADDR[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \fb_pix_reg_276[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_267_reg_n_0_[0] ),
        .O(\fb_pix_reg_276[7]_i_1_n_0 ));
  FDRE \fb_pix_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [0]),
        .Q(img_data_stream_V_din[0]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[1] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [1]),
        .Q(img_data_stream_V_din[1]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[2] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [2]),
        .Q(img_data_stream_V_din[2]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[3] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [3]),
        .Q(img_data_stream_V_din[3]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[4] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [4]),
        .Q(img_data_stream_V_din[4]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[5] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [5]),
        .Q(img_data_stream_V_din[5]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[6] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [6]),
        .Q(img_data_stream_V_din[6]),
        .R(1'b0));
  FDRE \fb_pix_reg_276_reg[7] 
       (.C(ap_clk),
        .CE(\fb_pix_reg_276[7]_i_1_n_0 ),
        .D(\data_p1_reg[7] [7]),
        .Q(img_data_stream_V_din[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_Array2Mat_fu_148_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond2_fu_158_p2__9),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(grp_Array2Mat_fu_148_ap_start_reg),
        .O(grp_Array2Mat_fu_148_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(Filter2D_U0_p_src_data_stream_V_read),
        .I2(src_data_stream_0_V_empty_n),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone__0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(exitcond_reg_267_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .I4(src_data_stream_0_V_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  CARRY8 r_V_fu_193_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({r_V_fu_193_p2_carry_n_0,r_V_fu_193_p2_carry_n_1,r_V_fu_193_p2_carry_n_2,r_V_fu_193_p2_carry_n_3,NLW_r_V_fu_193_p2_carry_CO_UNCONNECTED[3],r_V_fu_193_p2_carry_n_5,r_V_fu_193_p2_carry_n_6,r_V_fu_193_p2_carry_n_7}),
        .DI({t_V_reg_124[2:0],1'b0,1'b0,1'b0,r_V_fu_193_p2_carry_i_1_n_0,1'b0}),
        .O({r_V_fu_193_p2[13:7],NLW_r_V_fu_193_p2_carry_O_UNCONNECTED[0]}),
        .S({r_V_fu_193_p2_carry_i_2_n_0,r_V_fu_193_p2_carry_i_3_n_0,r_V_fu_193_p2_carry_i_4_n_0,p_0_in,r_V_fu_193_p2_carry_i_6_n_0,r_V_fu_193_p2_carry_i_7_n_0,t_V_reg_124[0],1'b0}));
  CARRY8 r_V_fu_193_p2_carry__0
       (.CI(r_V_fu_193_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({r_V_fu_193_p2_carry__0_n_0,r_V_fu_193_p2_carry__0_n_1,r_V_fu_193_p2_carry__0_n_2,r_V_fu_193_p2_carry__0_n_3,NLW_r_V_fu_193_p2_carry__0_CO_UNCONNECTED[3],r_V_fu_193_p2_carry__0_n_5,r_V_fu_193_p2_carry__0_n_6,r_V_fu_193_p2_carry__0_n_7}),
        .DI(t_V_reg_124[10:3]),
        .O(r_V_fu_193_p2[21:14]),
        .S({r_V_fu_193_p2_carry__0_i_1_n_0,r_V_fu_193_p2_carry__0_i_2_n_0,r_V_fu_193_p2_carry__0_i_3_n_0,r_V_fu_193_p2_carry__0_i_4_n_0,r_V_fu_193_p2_carry__0_i_5_n_0,r_V_fu_193_p2_carry__0_i_6_n_0,r_V_fu_193_p2_carry__0_i_7_n_0,r_V_fu_193_p2_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry__0_i_1
       (.I0(t_V_reg_124[10]),
        .O(r_V_fu_193_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry__0_i_2
       (.I0(t_V_reg_124[9]),
        .O(r_V_fu_193_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry__0_i_3
       (.I0(t_V_reg_124[8]),
        .O(r_V_fu_193_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry__0_i_4
       (.I0(t_V_reg_124[7]),
        .O(r_V_fu_193_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry__0_i_5
       (.I0(t_V_reg_124[6]),
        .I1(t_V_reg_124[10]),
        .O(r_V_fu_193_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry__0_i_6
       (.I0(t_V_reg_124[5]),
        .I1(t_V_reg_124[9]),
        .O(r_V_fu_193_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry__0_i_7
       (.I0(t_V_reg_124[4]),
        .I1(t_V_reg_124[8]),
        .O(r_V_fu_193_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry__0_i_8
       (.I0(t_V_reg_124[3]),
        .I1(t_V_reg_124[7]),
        .O(r_V_fu_193_p2_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry_i_1
       (.I0(t_V_reg_124[0]),
        .O(r_V_fu_193_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry_i_2
       (.I0(t_V_reg_124[2]),
        .I1(t_V_reg_124[6]),
        .O(r_V_fu_193_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry_i_3
       (.I0(t_V_reg_124[1]),
        .I1(t_V_reg_124[5]),
        .O(r_V_fu_193_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_193_p2_carry_i_4
       (.I0(t_V_reg_124[0]),
        .I1(t_V_reg_124[4]),
        .O(r_V_fu_193_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry_i_5
       (.I0(t_V_reg_124[3]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry_i_6
       (.I0(t_V_reg_124[2]),
        .O(r_V_fu_193_p2_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_193_p2_carry_i_7
       (.I0(t_V_reg_124[1]),
        .O(r_V_fu_193_p2_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_256[0]_i_1 
       (.I0(t_V_reg_124[0]),
        .O(row_V_fu_163_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_reg_256[10]_i_1 
       (.I0(t_V_reg_124[8]),
        .I1(t_V_reg_124[6]),
        .I2(\row_V_reg_256[10]_i_2_n_0 ),
        .I3(t_V_reg_124[7]),
        .I4(t_V_reg_124[9]),
        .I5(t_V_reg_124[10]),
        .O(row_V_fu_163_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_reg_256[10]_i_2 
       (.I0(t_V_reg_124[5]),
        .I1(t_V_reg_124[3]),
        .I2(t_V_reg_124[1]),
        .I3(t_V_reg_124[0]),
        .I4(t_V_reg_124[2]),
        .I5(t_V_reg_124[4]),
        .O(\row_V_reg_256[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_256[1]_i_1 
       (.I0(t_V_reg_124[0]),
        .I1(t_V_reg_124[1]),
        .O(row_V_fu_163_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_reg_256[2]_i_1 
       (.I0(t_V_reg_124[0]),
        .I1(t_V_reg_124[1]),
        .I2(t_V_reg_124[2]),
        .O(row_V_fu_163_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_reg_256[3]_i_1 
       (.I0(t_V_reg_124[1]),
        .I1(t_V_reg_124[0]),
        .I2(t_V_reg_124[2]),
        .I3(t_V_reg_124[3]),
        .O(row_V_fu_163_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_reg_256[4]_i_1 
       (.I0(t_V_reg_124[2]),
        .I1(t_V_reg_124[0]),
        .I2(t_V_reg_124[1]),
        .I3(t_V_reg_124[3]),
        .I4(t_V_reg_124[4]),
        .O(row_V_fu_163_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_reg_256[5]_i_1 
       (.I0(t_V_reg_124[3]),
        .I1(t_V_reg_124[1]),
        .I2(t_V_reg_124[0]),
        .I3(t_V_reg_124[2]),
        .I4(t_V_reg_124[4]),
        .I5(t_V_reg_124[5]),
        .O(row_V_fu_163_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_256[6]_i_1 
       (.I0(\row_V_reg_256[10]_i_2_n_0 ),
        .I1(t_V_reg_124[6]),
        .O(row_V_fu_163_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_reg_256[7]_i_1 
       (.I0(\row_V_reg_256[10]_i_2_n_0 ),
        .I1(t_V_reg_124[6]),
        .I2(t_V_reg_124[7]),
        .O(row_V_fu_163_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_reg_256[8]_i_1 
       (.I0(t_V_reg_124[6]),
        .I1(\row_V_reg_256[10]_i_2_n_0 ),
        .I2(t_V_reg_124[7]),
        .I3(t_V_reg_124[8]),
        .O(row_V_fu_163_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_reg_256[9]_i_1 
       (.I0(t_V_reg_124[7]),
        .I1(\row_V_reg_256[10]_i_2_n_0 ),
        .I2(t_V_reg_124[6]),
        .I3(t_V_reg_124[8]),
        .I4(t_V_reg_124[9]),
        .O(row_V_fu_163_p2[9]));
  FDRE \row_V_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[0]),
        .Q(row_V_reg_256[0]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[10]),
        .Q(row_V_reg_256[10]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[1]),
        .Q(row_V_reg_256[1]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[2]),
        .Q(row_V_reg_256[2]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[3]),
        .Q(row_V_reg_256[3]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[4]),
        .Q(row_V_reg_256[4]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[5]),
        .Q(row_V_reg_256[5]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[6]),
        .Q(row_V_reg_256[6]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[7]),
        .Q(row_V_reg_256[7]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[8]),
        .Q(row_V_reg_256[8]),
        .R(1'b0));
  FDRE \row_V_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_163_p2[9]),
        .Q(row_V_reg_256[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_cast_reg_248[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Array2Mat_fu_148_ap_start_reg),
        .O(ap_NS_fsm17_out));
  FDRE \sext_cast_reg_248_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [0]),
        .Q(sext_cast_reg_248[0]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [10]),
        .Q(sext_cast_reg_248[10]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [11]),
        .Q(sext_cast_reg_248[11]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [12]),
        .Q(sext_cast_reg_248[12]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [13]),
        .Q(sext_cast_reg_248[13]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [14]),
        .Q(sext_cast_reg_248[14]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [15]),
        .Q(sext_cast_reg_248[15]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [16]),
        .Q(sext_cast_reg_248[16]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [17]),
        .Q(sext_cast_reg_248[17]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [18]),
        .Q(sext_cast_reg_248[18]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [19]),
        .Q(sext_cast_reg_248[19]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [1]),
        .Q(sext_cast_reg_248[1]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [20]),
        .Q(sext_cast_reg_248[20]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [21]),
        .Q(sext_cast_reg_248[21]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [22]),
        .Q(sext_cast_reg_248[22]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [23]),
        .Q(sext_cast_reg_248[23]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [24]),
        .Q(sext_cast_reg_248[24]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [25]),
        .Q(sext_cast_reg_248[25]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [26]),
        .Q(sext_cast_reg_248[26]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [27]),
        .Q(sext_cast_reg_248[27]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [28]),
        .Q(sext_cast_reg_248[28]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [29]),
        .Q(sext_cast_reg_248[29]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [2]),
        .Q(sext_cast_reg_248[2]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [30]),
        .Q(sext_cast_reg_248[30]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [31]),
        .Q(sext_cast_reg_248[31]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [3]),
        .Q(sext_cast_reg_248[3]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [4]),
        .Q(sext_cast_reg_248[4]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [5]),
        .Q(sext_cast_reg_248[5]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [6]),
        .Q(sext_cast_reg_248[6]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [7]),
        .Q(sext_cast_reg_248[7]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [8]),
        .Q(sext_cast_reg_248[8]),
        .R(1'b0));
  FDRE \sext_cast_reg_248_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm17_out),
        .D(\fb_offset_read_reg_162_reg[31] [9]),
        .Q(sext_cast_reg_248[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000F4F0)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_Filter2D_U0_full_n),
        .I4(AXIM2Mat_U0_ap_ready),
        .O(start_once_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F00FFFF)) 
    \state[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(Q),
        .I3(\state_reg[1] [1]),
        .I4(\state_reg[1] [0]),
        .I5(rs2f_rreq_ack),
        .O(D));
  CARRY8 sum_fu_203_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_203_p2_carry_n_0,sum_fu_203_p2_carry_n_1,sum_fu_203_p2_carry_n_2,sum_fu_203_p2_carry_n_3,NLW_sum_fu_203_p2_carry_CO_UNCONNECTED[3],sum_fu_203_p2_carry_n_5,sum_fu_203_p2_carry_n_6,sum_fu_203_p2_carry_n_7}),
        .DI(r_V_fu_193_p2[14:7]),
        .O({sum_fu_203_p2[14:8],NLW_sum_fu_203_p2_carry_O_UNCONNECTED[0]}),
        .S({sum_fu_203_p2_carry_i_1_n_0,sum_fu_203_p2_carry_i_2_n_0,sum_fu_203_p2_carry_i_3_n_0,sum_fu_203_p2_carry_i_4_n_0,sum_fu_203_p2_carry_i_5_n_0,sum_fu_203_p2_carry_i_6_n_0,sum_fu_203_p2_carry_i_7_n_0,sum_fu_203_p2_carry_i_8_n_0}));
  CARRY8 sum_fu_203_p2_carry__0
       (.CI(sum_fu_203_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sum_fu_203_p2_carry__0_n_0,sum_fu_203_p2_carry__0_n_1,sum_fu_203_p2_carry__0_n_2,sum_fu_203_p2_carry__0_n_3,NLW_sum_fu_203_p2_carry__0_CO_UNCONNECTED[3],sum_fu_203_p2_carry__0_n_5,sum_fu_203_p2_carry__0_n_6,sum_fu_203_p2_carry__0_n_7}),
        .DI({sum_fu_203_p2_carry__0_i_1_n_7,r_V_fu_193_p2[21:15]}),
        .O(sum_fu_203_p2[22:15]),
        .S({sum_fu_203_p2_carry__0_i_2_n_0,sum_fu_203_p2_carry__0_i_3_n_0,sum_fu_203_p2_carry__0_i_4_n_0,sum_fu_203_p2_carry__0_i_5_n_0,sum_fu_203_p2_carry__0_i_6_n_0,sum_fu_203_p2_carry__0_i_7_n_0,sum_fu_203_p2_carry__0_i_8_n_0,sum_fu_203_p2_carry__0_i_9_n_0}));
  CARRY8 sum_fu_203_p2_carry__0_i_1
       (.CI(r_V_fu_193_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sum_fu_203_p2_carry__0_i_1_CO_UNCONNECTED[7:1],sum_fu_203_p2_carry__0_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sum_fu_203_p2_carry__0_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__0_i_2
       (.I0(sext_cast_reg_248[22]),
        .I1(sum_fu_203_p2_carry__0_i_1_n_7),
        .O(sum_fu_203_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_3
       (.I0(r_V_fu_193_p2[21]),
        .I1(sext_cast_reg_248[21]),
        .O(sum_fu_203_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_4
       (.I0(r_V_fu_193_p2[20]),
        .I1(sext_cast_reg_248[20]),
        .O(sum_fu_203_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_5
       (.I0(r_V_fu_193_p2[19]),
        .I1(sext_cast_reg_248[19]),
        .O(sum_fu_203_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_6
       (.I0(r_V_fu_193_p2[18]),
        .I1(sext_cast_reg_248[18]),
        .O(sum_fu_203_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_7
       (.I0(r_V_fu_193_p2[17]),
        .I1(sext_cast_reg_248[17]),
        .O(sum_fu_203_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_8
       (.I0(r_V_fu_193_p2[16]),
        .I1(sext_cast_reg_248[16]),
        .O(sum_fu_203_p2_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry__0_i_9
       (.I0(r_V_fu_193_p2[15]),
        .I1(sext_cast_reg_248[15]),
        .O(sum_fu_203_p2_carry__0_i_9_n_0));
  CARRY8 sum_fu_203_p2_carry__1
       (.CI(sum_fu_203_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sum_fu_203_p2_carry__1_n_0,sum_fu_203_p2_carry__1_n_1,sum_fu_203_p2_carry__1_n_2,sum_fu_203_p2_carry__1_n_3,NLW_sum_fu_203_p2_carry__1_CO_UNCONNECTED[3],sum_fu_203_p2_carry__1_n_5,sum_fu_203_p2_carry__1_n_6,sum_fu_203_p2_carry__1_n_7}),
        .DI(sext_cast_reg_248[29:22]),
        .O(sum_fu_203_p2[30:23]),
        .S({sum_fu_203_p2_carry__1_i_1_n_0,sum_fu_203_p2_carry__1_i_2_n_0,sum_fu_203_p2_carry__1_i_3_n_0,sum_fu_203_p2_carry__1_i_4_n_0,sum_fu_203_p2_carry__1_i_5_n_0,sum_fu_203_p2_carry__1_i_6_n_0,sum_fu_203_p2_carry__1_i_7_n_0,sum_fu_203_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_1
       (.I0(sext_cast_reg_248[29]),
        .I1(sext_cast_reg_248[30]),
        .O(sum_fu_203_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_2
       (.I0(sext_cast_reg_248[28]),
        .I1(sext_cast_reg_248[29]),
        .O(sum_fu_203_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_3
       (.I0(sext_cast_reg_248[27]),
        .I1(sext_cast_reg_248[28]),
        .O(sum_fu_203_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_4
       (.I0(sext_cast_reg_248[26]),
        .I1(sext_cast_reg_248[27]),
        .O(sum_fu_203_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_5
       (.I0(sext_cast_reg_248[25]),
        .I1(sext_cast_reg_248[26]),
        .O(sum_fu_203_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_6
       (.I0(sext_cast_reg_248[24]),
        .I1(sext_cast_reg_248[25]),
        .O(sum_fu_203_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_7
       (.I0(sext_cast_reg_248[23]),
        .I1(sext_cast_reg_248[24]),
        .O(sum_fu_203_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__1_i_8
       (.I0(sext_cast_reg_248[22]),
        .I1(sext_cast_reg_248[23]),
        .O(sum_fu_203_p2_carry__1_i_8_n_0));
  CARRY8 sum_fu_203_p2_carry__2
       (.CI(sum_fu_203_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_sum_fu_203_p2_carry__2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sum_fu_203_p2_carry__2_O_UNCONNECTED[7:1],sum_fu_203_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_fu_203_p2_carry__2_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_203_p2_carry__2_i_1
       (.I0(sext_cast_reg_248[30]),
        .I1(sext_cast_reg_248[31]),
        .O(sum_fu_203_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_1
       (.I0(r_V_fu_193_p2[14]),
        .I1(sext_cast_reg_248[14]),
        .O(sum_fu_203_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_2
       (.I0(r_V_fu_193_p2[13]),
        .I1(sext_cast_reg_248[13]),
        .O(sum_fu_203_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_3
       (.I0(r_V_fu_193_p2[12]),
        .I1(sext_cast_reg_248[12]),
        .O(sum_fu_203_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_4
       (.I0(r_V_fu_193_p2[11]),
        .I1(sext_cast_reg_248[11]),
        .O(sum_fu_203_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_5
       (.I0(r_V_fu_193_p2[10]),
        .I1(sext_cast_reg_248[10]),
        .O(sum_fu_203_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_6
       (.I0(r_V_fu_193_p2[9]),
        .I1(sext_cast_reg_248[9]),
        .O(sum_fu_203_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_7
       (.I0(r_V_fu_193_p2[8]),
        .I1(sext_cast_reg_248[8]),
        .O(sum_fu_203_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_203_p2_carry_i_8
       (.I0(r_V_fu_193_p2[7]),
        .I1(sext_cast_reg_248[7]),
        .O(sum_fu_203_p2_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_135[0]_i_1 
       (.I0(t_V_3_reg_135_reg__0[0]),
        .O(\t_V_3_reg_135[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \t_V_3_reg_135[10]_i_1 
       (.I0(ap_block_pp0_stage0_subdone__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state10),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_state9),
        .O(t_V_3_reg_135));
  LUT4 #(
    .INIT(16'h0400)) 
    \t_V_3_reg_135[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone__0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state10),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_3_reg_1350));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_3_reg_135[10]_i_3 
       (.I0(t_V_3_reg_135_reg__0[8]),
        .I1(t_V_3_reg_135_reg__0[6]),
        .I2(\t_V_3_reg_135[10]_i_4_n_0 ),
        .I3(t_V_3_reg_135_reg__0[7]),
        .I4(t_V_3_reg_135_reg__0[9]),
        .I5(t_V_3_reg_135_reg__0[10]),
        .O(col_V_fu_227_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_3_reg_135[10]_i_4 
       (.I0(t_V_3_reg_135_reg__0[5]),
        .I1(t_V_3_reg_135_reg__0[3]),
        .I2(t_V_3_reg_135_reg__0[1]),
        .I3(t_V_3_reg_135_reg__0[0]),
        .I4(t_V_3_reg_135_reg__0[2]),
        .I5(t_V_3_reg_135_reg__0[4]),
        .O(\t_V_3_reg_135[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_135[1]_i_1 
       (.I0(t_V_3_reg_135_reg__0[0]),
        .I1(t_V_3_reg_135_reg__0[1]),
        .O(col_V_fu_227_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_135[2]_i_1 
       (.I0(t_V_3_reg_135_reg__0[0]),
        .I1(t_V_3_reg_135_reg__0[1]),
        .I2(t_V_3_reg_135_reg__0[2]),
        .O(col_V_fu_227_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_135[3]_i_1 
       (.I0(t_V_3_reg_135_reg__0[1]),
        .I1(t_V_3_reg_135_reg__0[0]),
        .I2(t_V_3_reg_135_reg__0[2]),
        .I3(t_V_3_reg_135_reg__0[3]),
        .O(col_V_fu_227_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_135[4]_i_1 
       (.I0(t_V_3_reg_135_reg__0[2]),
        .I1(t_V_3_reg_135_reg__0[0]),
        .I2(t_V_3_reg_135_reg__0[1]),
        .I3(t_V_3_reg_135_reg__0[3]),
        .I4(t_V_3_reg_135_reg__0[4]),
        .O(col_V_fu_227_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_3_reg_135[5]_i_1 
       (.I0(t_V_3_reg_135_reg__0[3]),
        .I1(t_V_3_reg_135_reg__0[1]),
        .I2(t_V_3_reg_135_reg__0[0]),
        .I3(t_V_3_reg_135_reg__0[2]),
        .I4(t_V_3_reg_135_reg__0[4]),
        .I5(t_V_3_reg_135_reg__0[5]),
        .O(col_V_fu_227_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_3_reg_135[6]_i_1 
       (.I0(\t_V_3_reg_135[10]_i_4_n_0 ),
        .I1(t_V_3_reg_135_reg__0[6]),
        .O(col_V_fu_227_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_3_reg_135[7]_i_1 
       (.I0(\t_V_3_reg_135[10]_i_4_n_0 ),
        .I1(t_V_3_reg_135_reg__0[6]),
        .I2(t_V_3_reg_135_reg__0[7]),
        .O(col_V_fu_227_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_3_reg_135[8]_i_1 
       (.I0(t_V_3_reg_135_reg__0[6]),
        .I1(\t_V_3_reg_135[10]_i_4_n_0 ),
        .I2(t_V_3_reg_135_reg__0[7]),
        .I3(t_V_3_reg_135_reg__0[8]),
        .O(col_V_fu_227_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_3_reg_135[9]_i_1 
       (.I0(t_V_3_reg_135_reg__0[7]),
        .I1(\t_V_3_reg_135[10]_i_4_n_0 ),
        .I2(t_V_3_reg_135_reg__0[6]),
        .I3(t_V_3_reg_135_reg__0[8]),
        .I4(t_V_3_reg_135_reg__0[9]),
        .O(col_V_fu_227_p2[9]));
  FDRE \t_V_3_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(\t_V_3_reg_135[0]_i_1_n_0 ),
        .Q(t_V_3_reg_135_reg__0[0]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[10]),
        .Q(t_V_3_reg_135_reg__0[10]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[1]),
        .Q(t_V_3_reg_135_reg__0[1]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[2]),
        .Q(t_V_3_reg_135_reg__0[2]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[3]),
        .Q(t_V_3_reg_135_reg__0[3]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[4]),
        .Q(t_V_3_reg_135_reg__0[4]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[5]),
        .Q(t_V_3_reg_135_reg__0[5]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[6]),
        .Q(t_V_3_reg_135_reg__0[6]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[7]),
        .Q(t_V_3_reg_135_reg__0[7]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[8]),
        .Q(t_V_3_reg_135_reg__0[8]),
        .R(t_V_3_reg_135));
  FDRE \t_V_3_reg_135_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1350),
        .D(col_V_fu_227_p2[9]),
        .Q(t_V_3_reg_135_reg__0[9]),
        .R(t_V_3_reg_135));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_124[10]_i_1 
       (.I0(grp_Array2Mat_fu_148_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state13),
        .O(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[0]),
        .Q(t_V_reg_124[0]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[10]),
        .Q(t_V_reg_124[10]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[1]),
        .Q(t_V_reg_124[1]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[2]),
        .Q(t_V_reg_124[2]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[3]),
        .Q(t_V_reg_124[3]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[4]),
        .Q(t_V_reg_124[4]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[5]),
        .Q(t_V_reg_124[5]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[6]),
        .Q(t_V_reg_124[6]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[7]),
        .Q(t_V_reg_124[7]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[8]),
        .Q(t_V_reg_124[8]),
        .R(t_V_reg_124_0));
  FDRE \t_V_reg_124_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(row_V_reg_256[9]),
        .Q(t_V_reg_124[9]),
        .R(t_V_reg_124_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc9
   (start_once_reg,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_start,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg,
    start_for_Mat2AXIM_U0_full_n,
    internal_full_n_reg);
  output start_once_reg;
  output \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_start;
  input ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  input start_for_Mat2AXIM_U0_full_n;
  input internal_full_n_reg;

  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  wire internal_full_n_reg;
  wire start_for_Mat2AXIM_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    ap_idle_INST_0_i_2
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_proc9_U0_ap_ready_reg),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIM_U0_full_n),
        .O(\SRL_SIG_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hF2F0D0D0)) 
    start_once_reg_i_1__0
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_proc9_U0_ap_ready_reg),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIM_U0_full_n),
        .I4(internal_full_n_reg),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D
   (DOUTBDOUT,
    \right_border_buf_0_3_fu_192_reg[7]_0 ,
    O,
    Q,
    Filter2D_U0_p_src_cols_V_read,
    Filter2D_U0_p_src_data_stream_V_read,
    ram_reg_bram_0,
    mOutPtr110_out,
    E,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[2] ,
    internal_empty_n4_out,
    \mOutPtr_reg[2]_0 ,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    DINADIN,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    S,
    ap_rst_n,
    src_rows_V_c24_empty_n,
    Filter2D_U0_ap_start,
    src_cols_V_c25_empty_n,
    dst_data_stream_0_V_full_n,
    src_data_stream_0_V_empty_n,
    ap_enable_reg_pp0_iter2_reg_0,
    start_for_Filter2D_U0_full_n,
    ap_start,
    ap_sync_reg_AXIM2Mat_U0_ap_ready,
    start_once_reg,
    ap_rst_n_inv);
  output [7:0]DOUTBDOUT;
  output [7:0]\right_border_buf_0_3_fu_192_reg[7]_0 ;
  output [0:0]O;
  output [0:0]Q;
  output Filter2D_U0_p_src_cols_V_read;
  output Filter2D_U0_p_src_data_stream_V_read;
  output ram_reg_bram_0;
  output mOutPtr110_out;
  output [0:0]E;
  output \mOutPtr_reg[1] ;
  output [0:0]\mOutPtr_reg[2] ;
  output internal_empty_n4_out;
  output \mOutPtr_reg[2]_0 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [0:0]S;
  input ap_rst_n;
  input src_rows_V_c24_empty_n;
  input Filter2D_U0_ap_start;
  input src_cols_V_c25_empty_n;
  input dst_data_stream_0_V_full_n;
  input src_data_stream_0_V_empty_n;
  input ap_enable_reg_pp0_iter2_reg_0;
  input start_for_Filter2D_U0_full_n;
  input ap_start;
  input ap_sync_reg_AXIM2Mat_U0_ap_ready;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_src_cols_V_read;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire [0:0]O;
  wire [7:0]OP1_V_0_2_cast_i_cas_fu_1005_p1;
  wire [0:0]Q;
  wire [0:0]S;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[0]_i_3__0_n_0 ;
  wire \ap_CS_fsm[0]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIM2Mat_U0_ap_ready;
  wire brmerge_i_fu_811_p2;
  wire brmerge_i_reg_1361;
  wire brmerge_i_reg_13610;
  wire ce1121_out;
  wire [1:0]col_assign_1_t_i_fu_823_p21_out;
  wire [1:0]col_assign_1_t_i_reg_1374;
  wire [7:0]col_buf_0_val_0_0_fu_862_p3;
  wire [7:0]col_buf_0_val_1_0_fu_880_p3;
  wire [7:0]col_buf_0_val_2_0_fu_898_p3;
  wire dst_data_stream_0_V_full_n;
  wire exitcond_i_fu_671_p2;
  wire exitcond_i_reg_13480;
  wire \exitcond_i_reg_1348[0]_i_4_n_0 ;
  wire \exitcond_i_reg_1348[0]_i_6_n_0 ;
  wire \exitcond_i_reg_1348_reg_n_0_[0] ;
  wire [10:0]i_V_fu_419_p2;
  wire [10:0]i_V_reg_1305;
  wire \i_V_reg_1305[10]_i_2_n_0 ;
  wire \i_V_reg_1305[7]_i_2_n_0 ;
  wire \i_V_reg_1305[9]_i_2_n_0 ;
  wire \i_V_reg_1305[9]_i_3_n_0 ;
  wire icmp_fu_446_p2;
  wire \icmp_reg_1319[0]_i_1_n_0 ;
  wire \icmp_reg_1319[0]_i_3_n_0 ;
  wire \icmp_reg_1319[0]_i_4_n_0 ;
  wire \icmp_reg_1319_reg_n_0_[0] ;
  wire internal_empty_n4_out;
  wire isneg_fu_1081_p3;
  wire [10:2]j_V_fu_676_p2;
  wire k_buf_0_val_3_U_n_10;
  wire k_buf_0_val_3_U_n_29;
  wire k_buf_0_val_3_U_n_30;
  wire k_buf_0_val_3_U_n_31;
  wire k_buf_0_val_3_U_n_32;
  wire k_buf_0_val_3_U_n_33;
  wire k_buf_0_val_3_U_n_34;
  wire k_buf_0_val_3_U_n_35;
  wire k_buf_0_val_3_U_n_9;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_4_U_n_10;
  wire k_buf_0_val_4_U_n_11;
  wire k_buf_0_val_4_U_n_12;
  wire k_buf_0_val_4_U_n_13;
  wire k_buf_0_val_4_U_n_14;
  wire k_buf_0_val_4_U_n_15;
  wire k_buf_0_val_4_U_n_16;
  wire k_buf_0_val_4_U_n_24;
  wire k_buf_0_val_4_U_n_37;
  wire k_buf_0_val_4_U_n_38;
  wire k_buf_0_val_4_U_n_39;
  wire k_buf_0_val_4_U_n_42;
  wire k_buf_0_val_4_U_n_43;
  wire k_buf_0_val_4_U_n_44;
  wire k_buf_0_val_4_U_n_45;
  wire k_buf_0_val_4_U_n_46;
  wire k_buf_0_val_4_U_n_47;
  wire k_buf_0_val_4_U_n_48;
  wire k_buf_0_val_4_U_n_8;
  wire k_buf_0_val_4_U_n_9;
  wire k_buf_0_val_5_U_n_10;
  wire k_buf_0_val_5_U_n_11;
  wire k_buf_0_val_5_U_n_12;
  wire k_buf_0_val_5_U_n_13;
  wire k_buf_0_val_5_U_n_16;
  wire k_buf_0_val_5_U_n_17;
  wire k_buf_0_val_5_U_n_2;
  wire k_buf_0_val_5_U_n_26;
  wire k_buf_0_val_5_U_n_27;
  wire k_buf_0_val_5_U_n_28;
  wire k_buf_0_val_5_U_n_29;
  wire k_buf_0_val_5_U_n_3;
  wire k_buf_0_val_5_U_n_30;
  wire k_buf_0_val_5_U_n_31;
  wire k_buf_0_val_5_U_n_32;
  wire k_buf_0_val_5_U_n_36;
  wire k_buf_0_val_5_U_n_37;
  wire k_buf_0_val_5_U_n_4;
  wire k_buf_0_val_5_U_n_5;
  wire k_buf_0_val_5_U_n_6;
  wire k_buf_0_val_5_U_n_7;
  wire k_buf_0_val_5_U_n_8;
  wire k_buf_0_val_5_U_n_9;
  wire [10:0]k_buf_0_val_5_addr_reg_1387;
  wire mOutPtr110_out;
  wire \mOutPtr[2]_i_5_n_0 ;
  wire \mOutPtr_reg[1] ;
  wire [0:0]\mOutPtr_reg[2] ;
  wire \mOutPtr_reg[2]_0 ;
  wire or_cond_i_i_fu_828_p2;
  wire or_cond_i_i_i_reg_1357;
  wire or_cond_i_i_reg_1393;
  wire or_cond_i_i_reg_1393_pp0_iter1_reg;
  wire p_0_in10_out;
  wire [7:0]p_Val2_s_fu_1143_p3;
  wire p_Val2_s_reg_13970;
  wire \p_Val2_s_reg_1397[2]_i_10_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_3_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_4_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_5_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_6_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_7_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_8_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_9_n_0 ;
  wire \p_Val2_s_reg_1397[3]_i_6_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_11_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_12_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_13_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_14_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_11_n_0 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_0 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_1 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_10 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_11 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_12 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_13 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_14 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_15 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_2 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_3 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_5 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_6 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_7 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_8 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_2_n_9 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_9_n_13 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_9_n_14 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_9_n_15 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_9_n_6 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_9_n_7 ;
  wire [10:0]p_assign_2_fu_764_p2;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_24_n_6;
  wire ram_reg_bram_0_i_24_n_7;
  wire ram_reg_bram_0_i_25_n_6;
  wire ram_reg_bram_0_i_25_n_7;
  wire ram_reg_bram_0_i_26_n_6;
  wire ram_reg_bram_0_i_26_n_7;
  wire ram_reg_bram_0_i_31_n_0;
  wire ram_reg_bram_0_i_31_n_1;
  wire ram_reg_bram_0_i_31_n_2;
  wire ram_reg_bram_0_i_31_n_3;
  wire ram_reg_bram_0_i_31_n_5;
  wire ram_reg_bram_0_i_31_n_6;
  wire ram_reg_bram_0_i_31_n_7;
  wire ram_reg_bram_0_i_39_n_0;
  wire ram_reg_bram_0_i_40_n_0;
  wire ram_reg_bram_0_i_41_n_0;
  wire ram_reg_bram_0_i_42_n_0;
  wire ram_reg_bram_0_i_43_n_0;
  wire ram_reg_bram_0_i_44_n_0;
  wire ram_reg_bram_0_i_45_n_0;
  wire ram_reg_bram_0_i_46_n_0;
  wire ram_reg_bram_0_i_47_n_0;
  wire ram_reg_bram_0_i_48_n_0;
  wire ram_reg_bram_0_i_49_n_0;
  wire ram_reg_bram_0_i_50_n_0;
  wire ram_reg_bram_0_i_51_n_0;
  wire ram_reg_bram_0_i_52_n_0;
  wire ram_reg_bram_0_i_53_n_0;
  wire ram_reg_bram_0_i_56_n_0;
  wire ram_reg_bram_0_i_57_n_0;
  wire ram_reg_bram_0_i_58_n_0;
  wire ram_reg_bram_0_i_59_n_0;
  wire ram_reg_bram_0_i_60_n_0;
  wire ram_reg_bram_0_i_61_n_0;
  wire ram_reg_bram_0_i_62_n_0;
  wire [7:0]right_border_buf_0_1_fu_184;
  wire [7:0]right_border_buf_0_2_fu_188;
  wire [7:0]right_border_buf_0_3_fu_192;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7]_0 ;
  wire [7:0]right_border_buf_0_4_fu_196;
  wire [7:0]right_border_buf_0_5_fu_200;
  wire [7:0]right_border_buf_0_s_fu_180;
  wire [1:1]row_assign_8_2_t_i_fu_662_p20_out;
  wire [1:0]row_assign_8_2_t_i_reg_1343;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_10_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_11_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_12_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_13_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_14_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_15_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_16_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_17_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_18_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_19_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_4_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_5_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_6_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_7_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_8_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343[1]_i_9_n_0 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_3 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_5 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_6 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_7 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_3_n_5 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_3_n_6 ;
  wire \row_assign_8_2_t_i_reg_1343_reg[1]_i_3_n_7 ;
  wire src_cols_V_c25_empty_n;
  wire src_data_stream_0_V_empty_n;
  wire [7:0]src_kernel_win_0_va_1_fu_168;
  wire src_kernel_win_0_va_1_fu_1680;
  wire [7:0]src_kernel_win_0_va_2_fu_172;
  wire [7:0]src_kernel_win_0_va_3_fu_176;
  wire [7:0]src_kernel_win_0_va_fu_164;
  wire src_rows_V_c24_empty_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_once_reg;
  wire t_V_2_reg_305;
  wire t_V_2_reg_3050;
  wire \t_V_2_reg_305[0]_i_1_n_0 ;
  wire \t_V_2_reg_305[10]_i_4_n_0 ;
  wire \t_V_2_reg_305[1]_i_1_n_0 ;
  wire [0:0]t_V_2_reg_305_reg__0;
  wire [10:1]t_V_2_reg_305_reg__0__0;
  wire t_V_reg_294;
  wire \t_V_reg_294_reg_n_0_[0] ;
  wire \t_V_reg_294_reg_n_0_[10] ;
  wire \t_V_reg_294_reg_n_0_[1] ;
  wire \t_V_reg_294_reg_n_0_[2] ;
  wire \t_V_reg_294_reg_n_0_[3] ;
  wire \t_V_reg_294_reg_n_0_[4] ;
  wire \t_V_reg_294_reg_n_0_[5] ;
  wire \t_V_reg_294_reg_n_0_[6] ;
  wire \t_V_reg_294_reg_n_0_[7] ;
  wire \t_V_reg_294_reg_n_0_[8] ;
  wire \t_V_reg_294_reg_n_0_[9] ;
  wire tmp_115_i_fu_464_p2;
  wire tmp_115_i_reg_1332;
  wire \tmp_115_i_reg_1332[0]_i_10_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_2_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_3_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_4_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_5_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_6_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_7_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_8_n_0 ;
  wire \tmp_115_i_reg_1332[0]_i_9_n_0 ;
  wire \tmp_115_i_reg_1332_reg[0]_i_1_n_3 ;
  wire \tmp_115_i_reg_1332_reg[0]_i_1_n_5 ;
  wire \tmp_115_i_reg_1332_reg[0]_i_1_n_6 ;
  wire \tmp_115_i_reg_1332_reg[0]_i_1_n_7 ;
  wire tmp_120_2_i_fu_556_p2;
  wire tmp_120_i_fu_489_p2;
  wire [7:0]tmp_140_2_2_cast_i_c_fu_1061_p1;
  wire [1:1]tmp_33_fu_636_p2;
  wire [1:1]tmp_33_reg_1338;
  wire \tmp_33_reg_1338[1]_i_10_n_0 ;
  wire \tmp_33_reg_1338[1]_i_11_n_0 ;
  wire \tmp_33_reg_1338[1]_i_12_n_0 ;
  wire \tmp_33_reg_1338[1]_i_13_n_0 ;
  wire \tmp_33_reg_1338[1]_i_14_n_0 ;
  wire \tmp_33_reg_1338[1]_i_15_n_0 ;
  wire \tmp_33_reg_1338[1]_i_16_n_0 ;
  wire \tmp_33_reg_1338[1]_i_17_n_0 ;
  wire \tmp_33_reg_1338[1]_i_18_n_0 ;
  wire \tmp_33_reg_1338[1]_i_19_n_0 ;
  wire \tmp_33_reg_1338[1]_i_20_n_0 ;
  wire \tmp_33_reg_1338[1]_i_21_n_0 ;
  wire \tmp_33_reg_1338[1]_i_4_n_0 ;
  wire \tmp_33_reg_1338[1]_i_5_n_0 ;
  wire \tmp_33_reg_1338[1]_i_6_n_0 ;
  wire \tmp_33_reg_1338[1]_i_7_n_0 ;
  wire \tmp_33_reg_1338[1]_i_8_n_0 ;
  wire \tmp_33_reg_1338[1]_i_9_n_0 ;
  wire \tmp_33_reg_1338_reg[1]_i_2_n_3 ;
  wire \tmp_33_reg_1338_reg[1]_i_2_n_5 ;
  wire \tmp_33_reg_1338_reg[1]_i_2_n_6 ;
  wire \tmp_33_reg_1338_reg[1]_i_2_n_7 ;
  wire \tmp_33_reg_1338_reg[1]_i_3_n_5 ;
  wire \tmp_33_reg_1338_reg[1]_i_3_n_6 ;
  wire \tmp_33_reg_1338_reg[1]_i_3_n_7 ;
  wire tmp_3_i_fu_722_p2;
  wire tmp_48_0_not_i_fu_430_p2;
  wire tmp_48_0_not_i_reg_1314;
  wire tmp_7_i_fu_759_p2;
  wire \tmp_93_1_i_reg_1328[0]_i_1_n_0 ;
  wire \tmp_93_1_i_reg_1328_reg_n_0_[0] ;
  wire \tmp_93_i_reg_1324[0]_i_1_n_0 ;
  wire \tmp_93_i_reg_1324_reg_n_0_[0] ;
  wire tmp_i_39_fu_425_p2;
  wire tmp_i_39_reg_1310;
  wire \tmp_i_39_reg_1310[0]_i_2_n_0 ;
  wire \tmp_i_39_reg_1310[0]_i_3_n_0 ;
  wire \tmp_i_39_reg_1310[0]_i_4_n_0 ;
  wire \tmp_i_39_reg_1310[0]_i_5_n_0 ;
  wire \tmp_i_39_reg_1310[0]_i_6_n_0 ;
  wire \tmp_i_39_reg_1310[0]_i_7_n_0 ;
  wire \tmp_i_39_reg_1310[0]_i_8_n_0 ;
  wire \tmp_i_39_reg_1310_reg[0]_i_1_n_5 ;
  wire \tmp_i_39_reg_1310_reg[0]_i_1_n_6 ;
  wire \tmp_i_39_reg_1310_reg[0]_i_1_n_7 ;
  wire [3:3]\NLW_p_Val2_s_reg_1397_reg[2]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_p_Val2_s_reg_1397_reg[7]_i_9_CO_UNCONNECTED ;
  wire [7:3]\NLW_p_Val2_s_reg_1397_reg[7]_i_9_O_UNCONNECTED ;
  wire [7:2]NLW_ram_reg_bram_0_i_24_CO_UNCONNECTED;
  wire [7:3]NLW_ram_reg_bram_0_i_24_O_UNCONNECTED;
  wire [7:3]NLW_ram_reg_bram_0_i_25_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_i_25_O_UNCONNECTED;
  wire [7:3]NLW_ram_reg_bram_0_i_26_CO_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_i_26_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_bram_0_i_31_CO_UNCONNECTED;
  wire [7:3]\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_3_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_115_i_reg_1332_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_115_i_reg_1332_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_33_reg_1338_reg[1]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_33_reg_1338_reg[1]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_33_reg_1338_reg[1]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_33_reg_1338_reg[1]_i_3_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_i_39_reg_1310_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_tmp_i_39_reg_1310_reg[0]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(dst_data_stream_0_V_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(or_cond_i_i_reg_1393_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_subdone4_in),
        .O(E));
  LUT6 #(
    .INIT(64'h88F8F8F8F8F8F8F8)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(Q),
        .I3(src_cols_V_c25_empty_n),
        .I4(Filter2D_U0_ap_start),
        .I5(src_rows_V_c24_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3__0_n_0 ),
        .I1(\ap_CS_fsm[0]_i_4_n_0 ),
        .I2(\i_V_reg_1305[9]_i_3_n_0 ),
        .I3(\t_V_reg_294_reg_n_0_[0] ),
        .I4(\t_V_reg_294_reg_n_0_[1] ),
        .I5(\t_V_reg_294_reg_n_0_[2] ),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[8] ),
        .I2(\t_V_reg_294_reg_n_0_[10] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .O(\ap_CS_fsm[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\t_V_reg_294_reg_n_0_[7] ),
        .O(\ap_CS_fsm[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(src_rows_V_c24_empty_n),
        .I2(Filter2D_U0_ap_start),
        .I3(src_cols_V_c25_empty_n),
        .I4(Q),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFFF700)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(exitcond_i_reg_13480),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_reg_1319[0]_i_1_n_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(exitcond_i_reg_13480),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\icmp_reg_1319[0]_i_1_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(exitcond_i_reg_13480),
        .I4(exitcond_i_fu_671_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\icmp_reg_1319[0]_i_1_n_0 ),
        .I4(ap_block_pp0_stage0_subdone4_in),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(\icmp_reg_1319[0]_i_1_n_0 ),
        .I5(ap_block_pp0_stage0_subdone4_in),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_i_reg_1361[0]_i_1 
       (.I0(tmp_3_i_fu_722_p2),
        .I1(tmp_48_0_not_i_reg_1314),
        .O(brmerge_i_fu_811_p2));
  FDRE \brmerge_i_reg_1361_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(brmerge_i_fu_811_p2),
        .Q(brmerge_i_reg_1361),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAA08AAFB)) 
    \col_assign_1_t_i_reg_1374[0]_i_1 
       (.I0(t_V_2_reg_305_reg__0),
        .I1(tmp_3_i_fu_722_p2),
        .I2(k_buf_0_val_5_U_n_13),
        .I3(tmp_7_i_fu_759_p2),
        .I4(p_assign_2_fu_764_p2[0]),
        .O(col_assign_1_t_i_fu_823_p21_out[0]));
  LUT6 #(
    .INIT(64'hC0CDF2FFF2FFC0CD)) 
    \col_assign_1_t_i_reg_1374[1]_i_1 
       (.I0(tmp_3_i_fu_722_p2),
        .I1(k_buf_0_val_5_U_n_13),
        .I2(tmp_7_i_fu_759_p2),
        .I3(p_assign_2_fu_764_p2[1]),
        .I4(t_V_2_reg_305_reg__0__0[1]),
        .I5(t_V_2_reg_305_reg__0),
        .O(col_assign_1_t_i_fu_823_p21_out[1]));
  FDRE \col_assign_1_t_i_reg_1374_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(col_assign_1_t_i_fu_823_p21_out[0]),
        .Q(col_assign_1_t_i_reg_1374[0]),
        .R(1'b0));
  FDRE \col_assign_1_t_i_reg_1374_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(col_assign_1_t_i_fu_823_p21_out[1]),
        .Q(col_assign_1_t_i_reg_1374[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \exitcond_i_reg_1348[0]_i_2 
       (.I0(\exitcond_i_reg_1348[0]_i_4_n_0 ),
        .I1(t_V_2_reg_305_reg__0),
        .I2(t_V_2_reg_305_reg__0__0[1]),
        .I3(t_V_2_reg_305_reg__0__0[2]),
        .O(exitcond_i_fu_671_p2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \exitcond_i_reg_1348[0]_i_4 
       (.I0(k_buf_0_val_5_U_n_32),
        .I1(t_V_2_reg_305_reg__0__0[9]),
        .I2(t_V_2_reg_305_reg__0__0[10]),
        .I3(\exitcond_i_reg_1348[0]_i_6_n_0 ),
        .I4(t_V_2_reg_305_reg__0__0[7]),
        .I5(t_V_2_reg_305_reg__0__0[8]),
        .O(\exitcond_i_reg_1348[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \exitcond_i_reg_1348[0]_i_6 
       (.I0(t_V_2_reg_305_reg__0__0[3]),
        .I1(t_V_2_reg_305_reg__0__0[4]),
        .O(\exitcond_i_reg_1348[0]_i_6_n_0 ));
  FDRE \exitcond_i_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_i_reg_13480),
        .D(exitcond_i_fu_671_p2),
        .Q(\exitcond_i_reg_1348_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1305[0]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .O(i_V_fu_419_p2[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1305[10]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[10] ),
        .I1(\t_V_reg_294_reg_n_0_[8] ),
        .I2(\t_V_reg_294_reg_n_0_[6] ),
        .I3(\i_V_reg_1305[10]_i_2_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[7] ),
        .I5(\t_V_reg_294_reg_n_0_[9] ),
        .O(i_V_fu_419_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_1305[10]_i_2 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .I4(\t_V_reg_294_reg_n_0_[4] ),
        .I5(\t_V_reg_294_reg_n_0_[5] ),
        .O(\i_V_reg_1305[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_1305[1]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .O(i_V_fu_419_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_1305[2]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[2] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[0] ),
        .O(i_V_fu_419_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_1305[3]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[0] ),
        .I3(\t_V_reg_294_reg_n_0_[1] ),
        .O(i_V_fu_419_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_1305[4]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[4] ),
        .I1(\t_V_reg_294_reg_n_0_[0] ),
        .I2(\t_V_reg_294_reg_n_0_[1] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .I4(\t_V_reg_294_reg_n_0_[3] ),
        .O(i_V_fu_419_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1305[5]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[3] ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[1] ),
        .I4(\t_V_reg_294_reg_n_0_[0] ),
        .I5(\t_V_reg_294_reg_n_0_[4] ),
        .O(i_V_fu_419_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1305[6]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\i_V_reg_1305[9]_i_3_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .I4(\t_V_reg_294_reg_n_0_[1] ),
        .I5(\t_V_reg_294_reg_n_0_[0] ),
        .O(i_V_fu_419_p2[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1305[7]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[7] ),
        .I1(\i_V_reg_1305[7]_i_2_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .I4(\i_V_reg_1305[9]_i_3_n_0 ),
        .I5(\t_V_reg_294_reg_n_0_[6] ),
        .O(i_V_fu_419_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_1305[7]_i_2 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .O(\i_V_reg_1305[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_1305[8]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\t_V_reg_294_reg_n_0_[5] ),
        .I2(\t_V_reg_294_reg_n_0_[4] ),
        .I3(\i_V_reg_1305[9]_i_2_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[7] ),
        .I5(\t_V_reg_294_reg_n_0_[8] ),
        .O(i_V_fu_419_p2[8]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_1305[9]_i_1 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[7] ),
        .I2(\i_V_reg_1305[9]_i_2_n_0 ),
        .I3(\i_V_reg_1305[9]_i_3_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[6] ),
        .I5(\t_V_reg_294_reg_n_0_[8] ),
        .O(i_V_fu_419_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_1305[9]_i_2 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[1] ),
        .I3(\t_V_reg_294_reg_n_0_[0] ),
        .O(\i_V_reg_1305[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_1305[9]_i_3 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .O(\i_V_reg_1305[9]_i_3_n_0 ));
  FDRE \i_V_reg_1305_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[0]),
        .Q(i_V_reg_1305[0]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[10]),
        .Q(i_V_reg_1305[10]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[1]),
        .Q(i_V_reg_1305[1]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[2]),
        .Q(i_V_reg_1305[2]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[3]),
        .Q(i_V_reg_1305[3]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[4]),
        .Q(i_V_reg_1305[4]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[5]),
        .Q(i_V_reg_1305[5]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[6]),
        .Q(i_V_reg_1305[6]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[7]),
        .Q(i_V_reg_1305[7]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[8]),
        .Q(i_V_reg_1305[8]),
        .R(1'b0));
  FDRE \i_V_reg_1305_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_419_p2[9]),
        .Q(i_V_reg_1305[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_reg_1319[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .O(\icmp_reg_1319[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_reg_1319[0]_i_2 
       (.I0(\icmp_reg_1319[0]_i_3_n_0 ),
        .O(icmp_fu_446_p2));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \icmp_reg_1319[0]_i_3 
       (.I0(\icmp_reg_1319[0]_i_4_n_0 ),
        .I1(\t_V_reg_294_reg_n_0_[5] ),
        .I2(\t_V_reg_294_reg_n_0_[8] ),
        .I3(\t_V_reg_294_reg_n_0_[1] ),
        .I4(\t_V_reg_294_reg_n_0_[4] ),
        .O(\icmp_reg_1319[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_reg_1319[0]_i_4 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[10] ),
        .I2(\t_V_reg_294_reg_n_0_[6] ),
        .I3(\t_V_reg_294_reg_n_0_[7] ),
        .I4(\t_V_reg_294_reg_n_0_[2] ),
        .I5(\t_V_reg_294_reg_n_0_[3] ),
        .O(\icmp_reg_1319[0]_i_4_n_0 ));
  FDRE \icmp_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(icmp_fu_446_p2),
        .Q(\icmp_reg_1319_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb k_buf_0_val_3_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12}),
        .DI({k_buf_0_val_4_U_n_43,k_buf_0_val_4_U_n_44,\p_Val2_s_reg_1397_reg[2]_i_2_n_14 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_15 }),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .O({isneg_fu_1081_p3,k_buf_0_val_3_U_n_9,k_buf_0_val_3_U_n_10}),
        .Q(k_buf_0_val_5_addr_reg_1387),
        .S({k_buf_0_val_4_U_n_46,k_buf_0_val_4_U_n_47,k_buf_0_val_4_U_n_48}),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1361(brmerge_i_reg_1361),
        .\brmerge_i_reg_1361_reg[0] (k_buf_0_val_5_U_n_17),
        .\brmerge_i_reg_1361_reg[0]_0 (k_buf_0_val_5_U_n_16),
        .\brmerge_i_reg_1361_reg[0]_1 (k_buf_0_val_4_U_n_24),
        .\brmerge_i_reg_1361_reg[0]_2 (k_buf_0_val_5_U_n_26),
        .\col_assign_1_t_i_reg_1374_reg[0] (col_buf_0_val_1_0_fu_880_p3[7:4]),
        .\col_assign_1_t_i_reg_1374_reg[0]_0 (col_buf_0_val_2_0_fu_898_p3[7:3]),
        .\col_assign_1_t_i_reg_1374_reg[1] (col_assign_1_t_i_reg_1374),
        .\col_assign_1_t_i_reg_1374_reg[1]_0 (\p_Val2_s_reg_1397[5]_i_12_n_0 ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\p_Val2_s_reg_1397_reg[3] (k_buf_0_val_3_U_n_30),
        .\p_Val2_s_reg_1397_reg[3]_0 (k_buf_0_val_3_U_n_32),
        .\p_Val2_s_reg_1397_reg[4] (k_buf_0_val_3_U_n_35),
        .\p_Val2_s_reg_1397_reg[7] ({p_Val2_s_fu_1143_p3[7:5],p_Val2_s_fu_1143_p3[1]}),
        .ram_reg_bram_0(k_buf_0_val_4_U_n_39),
        .ram_reg_bram_0_0(\right_border_buf_0_3_fu_192_reg[7]_0 [0]),
        .ram_reg_bram_0_1(k_buf_0_val_4_U_n_45),
        .\right_border_buf_0_1_fu_184_reg[0] (\p_Val2_s_reg_1397[5]_i_11_n_0 ),
        .\right_border_buf_0_1_fu_184_reg[7] (right_border_buf_0_1_fu_184),
        .\right_border_buf_0_s_fu_180_reg[7] (col_buf_0_val_0_0_fu_862_p3),
        .\right_border_buf_0_s_fu_180_reg[7]_0 (right_border_buf_0_s_fu_180),
        .row_assign_8_2_t_i_reg_1343(row_assign_8_2_t_i_reg_1343[0]),
        .\row_assign_8_2_t_i_reg_1343_reg[0] (k_buf_0_val_4_U_n_38),
        .\src_kernel_win_0_va_1_fu_168_reg[7] ({\p_Val2_s_reg_1397_reg[7]_i_9_n_13 ,\p_Val2_s_reg_1397_reg[7]_i_9_n_14 ,\p_Val2_s_reg_1397_reg[7]_i_9_n_15 }),
        .\src_kernel_win_0_va_1_fu_168_reg[7]_0 ({\p_Val2_s_reg_1397_reg[2]_i_2_n_8 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_9 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_10 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_11 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_12 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_13 }),
        .\src_kernel_win_0_va_2_fu_172_reg[1] (k_buf_0_val_3_U_n_31),
        .\src_kernel_win_0_va_fu_164_reg[1] (k_buf_0_val_3_U_n_29),
        .\src_kernel_win_0_va_fu_164_reg[1]_0 (k_buf_0_val_4_U_n_37),
        .\src_kernel_win_0_va_fu_164_reg[2] (k_buf_0_val_3_U_n_34),
        .\src_kernel_win_0_va_fu_164_reg[3] (k_buf_0_val_3_U_n_33),
        .\src_kernel_win_0_va_fu_164_reg[6] (\p_Val2_s_reg_1397[3]_i_6_n_0 ),
        .\src_kernel_win_0_va_fu_164_reg[7] (\p_Val2_s_reg_1397[7]_i_11_n_0 ),
        .\src_kernel_win_0_va_fu_164_reg[7]_0 (src_kernel_win_0_va_fu_164),
        .tmp_115_i_reg_1332(tmp_115_i_reg_1332),
        .tmp_140_2_2_cast_i_c_fu_1061_p1({tmp_140_2_2_cast_i_c_fu_1061_p1[7:3],tmp_140_2_2_cast_i_c_fu_1061_p1[1]}),
        .tmp_33_reg_1338(tmp_33_reg_1338));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_12),
        .Q(k_buf_0_val_5_addr_reg_1387[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[10] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_2),
        .Q(k_buf_0_val_5_addr_reg_1387[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[1] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_11),
        .Q(k_buf_0_val_5_addr_reg_1387[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[2] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_10),
        .Q(k_buf_0_val_5_addr_reg_1387[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[3] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_9),
        .Q(k_buf_0_val_5_addr_reg_1387[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[4] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_8),
        .Q(k_buf_0_val_5_addr_reg_1387[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[5] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_7),
        .Q(k_buf_0_val_5_addr_reg_1387[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[6] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_6),
        .Q(k_buf_0_val_5_addr_reg_1387[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[7] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_5),
        .Q(k_buf_0_val_5_addr_reg_1387[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[8] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_4),
        .Q(k_buf_0_val_5_addr_reg_1387[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1368_reg[9] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(k_buf_0_val_5_U_n_3),
        .Q(k_buf_0_val_5_addr_reg_1387[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_9 k_buf_0_val_4_U
       (.D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12}),
        .DI({k_buf_0_val_4_U_n_43,k_buf_0_val_4_U_n_44}),
        .DOUTBDOUT(DOUTBDOUT[2]),
        .O({k_buf_0_val_4_U_n_8,k_buf_0_val_4_U_n_9,k_buf_0_val_4_U_n_10,k_buf_0_val_4_U_n_11,k_buf_0_val_4_U_n_12,k_buf_0_val_4_U_n_13,k_buf_0_val_4_U_n_14,k_buf_0_val_4_U_n_15}),
        .Q(k_buf_0_val_5_addr_reg_1387),
        .S({k_buf_0_val_5_U_n_36,k_buf_0_val_5_U_n_37}),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1361(brmerge_i_reg_1361),
        .\brmerge_i_reg_1361_reg[0] (k_buf_0_val_3_U_n_34),
        .\brmerge_i_reg_1361_reg[0]_0 (k_buf_0_val_5_U_n_26),
        .\brmerge_i_reg_1361_reg[0]_1 (k_buf_0_val_3_U_n_33),
        .\brmerge_i_reg_1361_reg[0]_2 (k_buf_0_val_5_U_n_16),
        .\col_assign_1_t_i_reg_1374_reg[0] (col_buf_0_val_2_0_fu_898_p3[7:3]),
        .\col_assign_1_t_i_reg_1374_reg[0]_0 ({col_buf_0_val_0_0_fu_862_p3[7:4],col_buf_0_val_0_0_fu_862_p3[0]}),
        .\col_assign_1_t_i_reg_1374_reg[1] (col_assign_1_t_i_reg_1374),
        .\col_assign_1_t_i_reg_1374_reg[1]_0 (\p_Val2_s_reg_1397[5]_i_13_n_0 ),
        .\col_assign_1_t_i_reg_1374_reg[1]_1 (\p_Val2_s_reg_1397[5]_i_14_n_0 ),
        .\exitcond_i_reg_1348_reg[0] (\exitcond_i_reg_1348_reg_n_0_[0] ),
        .\exitcond_i_reg_1348_reg[0]_0 (Filter2D_U0_p_src_data_stream_V_read),
        .\icmp_reg_1319_reg[0] (\icmp_reg_1319_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_1357(or_cond_i_i_i_reg_1357),
        .\p_Val2_s_reg_1397_reg[3] (k_buf_0_val_4_U_n_37),
        .\p_Val2_s_reg_1397_reg[4] ({p_Val2_s_fu_1143_p3[4:2],p_Val2_s_fu_1143_p3[0]}),
        .\p_Val2_s_reg_1397_reg[5] (k_buf_0_val_4_U_n_45),
        .\p_Val2_s_reg_1397_reg[7] ({k_buf_0_val_4_U_n_16,O}),
        .\p_Val2_s_reg_1397_reg[7]_0 ({k_buf_0_val_4_U_n_46,k_buf_0_val_4_U_n_47,k_buf_0_val_4_U_n_48}),
        .ram_reg_bram_0(ram_reg_bram_0_0),
        .\right_border_buf_0_3_fu_192_reg[7] (\right_border_buf_0_3_fu_192_reg[7]_0 ),
        .\right_border_buf_0_3_fu_192_reg[7]_0 (col_buf_0_val_1_0_fu_880_p3),
        .\right_border_buf_0_3_fu_192_reg[7]_1 (right_border_buf_0_3_fu_192),
        .\right_border_buf_0_4_fu_196_reg[7] (right_border_buf_0_4_fu_196),
        .row_assign_8_2_t_i_reg_1343(row_assign_8_2_t_i_reg_1343),
        .\row_assign_8_2_t_i_reg_1343_reg[0] (k_buf_0_val_3_U_n_29),
        .\row_assign_8_2_t_i_reg_1343_reg[0]_0 (k_buf_0_val_3_U_n_30),
        .\src_kernel_win_0_va_1_fu_168_reg[7] ({\p_Val2_s_reg_1397_reg[2]_i_2_n_13 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_14 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_15 }),
        .\src_kernel_win_0_va_2_fu_172_reg[0] (k_buf_0_val_4_U_n_42),
        .\src_kernel_win_0_va_2_fu_172_reg[1] (k_buf_0_val_4_U_n_39),
        .\src_kernel_win_0_va_2_fu_172_reg[7] (OP1_V_0_2_cast_i_cas_fu_1005_p1[7:2]),
        .\src_kernel_win_0_va_2_fu_172_reg[7]_0 (src_kernel_win_0_va_2_fu_172),
        .\src_kernel_win_0_va_3_fu_176_reg[7] (src_kernel_win_0_va_3_fu_176),
        .\src_kernel_win_0_va_fu_164_reg[0] (k_buf_0_val_4_U_n_38),
        .\src_kernel_win_0_va_fu_164_reg[1] (src_kernel_win_0_va_fu_164[1:0]),
        .\src_kernel_win_0_va_fu_164_reg[2] ({tmp_140_2_2_cast_i_c_fu_1061_p1[2],tmp_140_2_2_cast_i_c_fu_1061_p1[0]}),
        .\src_kernel_win_0_va_fu_164_reg[2]_0 (k_buf_0_val_3_U_n_35),
        .\src_kernel_win_0_va_fu_164_reg[2]_1 (k_buf_0_val_3_U_n_32),
        .\src_kernel_win_0_va_fu_164_reg[3] (k_buf_0_val_4_U_n_24),
        .\src_kernel_win_0_va_fu_164_reg[6] ({isneg_fu_1081_p3,k_buf_0_val_3_U_n_9,k_buf_0_val_3_U_n_10}),
        .\src_kernel_win_0_va_fu_164_reg[6]_0 (\p_Val2_s_reg_1397[3]_i_6_n_0 ),
        .tmp_115_i_reg_1332(tmp_115_i_reg_1332),
        .\tmp_115_i_reg_1332_reg[0] (OP1_V_0_2_cast_i_cas_fu_1005_p1[1]),
        .tmp_33_reg_1338(tmp_33_reg_1338),
        .\tmp_93_1_i_reg_1328_reg[0] (\tmp_93_1_i_reg_1328_reg_n_0_[0] ),
        .tmp_i_39_reg_1310(tmp_i_39_reg_1310));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_10 k_buf_0_val_5_U
       (.CO(tmp_7_i_fu_759_p2),
        .D({k_buf_0_val_5_U_n_2,k_buf_0_val_5_U_n_3,k_buf_0_val_5_U_n_4,k_buf_0_val_5_U_n_5,k_buf_0_val_5_U_n_6,k_buf_0_val_5_U_n_7,k_buf_0_val_5_U_n_8,k_buf_0_val_5_U_n_9,k_buf_0_val_5_U_n_10,k_buf_0_val_5_U_n_11,k_buf_0_val_5_U_n_12}),
        .Q(k_buf_0_val_5_addr_reg_1387),
        .S({k_buf_0_val_5_U_n_36,k_buf_0_val_5_U_n_37}),
        .WEA(k_buf_0_val_3_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_0),
        .brmerge_i_reg_1361(brmerge_i_reg_1361),
        .\brmerge_i_reg_1361_reg[0] (k_buf_0_val_4_U_n_42),
        .\col_assign_1_t_i_reg_1374_reg[0] (col_buf_0_val_0_0_fu_862_p3[0]),
        .\col_assign_1_t_i_reg_1374_reg[1] (col_assign_1_t_i_reg_1374),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .exitcond_i_reg_13480(exitcond_i_reg_13480),
        .\exitcond_i_reg_1348_reg[0] (\exitcond_i_reg_1348_reg_n_0_[0] ),
        .\exitcond_i_reg_1348_reg[0]_0 (Filter2D_U0_p_src_data_stream_V_read),
        .\icmp_reg_1319_reg[0] (\icmp_reg_1319_reg_n_0_[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_1357(or_cond_i_i_i_reg_1357),
        .or_cond_i_i_reg_1393_pp0_iter1_reg(or_cond_i_i_reg_1393_pp0_iter1_reg),
        .p_assign_2_fu_764_p2(p_assign_2_fu_764_p2),
        .ram_reg_bram_0(k_buf_0_val_5_U_n_13),
        .ram_reg_bram_0_0(k_buf_0_val_5_U_n_27),
        .ram_reg_bram_0_1(k_buf_0_val_5_U_n_28),
        .ram_reg_bram_0_2(k_buf_0_val_5_U_n_29),
        .ram_reg_bram_0_3(k_buf_0_val_5_U_n_30),
        .ram_reg_bram_0_4(k_buf_0_val_5_U_n_31),
        .ram_reg_bram_0_5(k_buf_0_val_5_U_n_32),
        .ram_reg_bram_0_6(ram_reg_bram_0),
        .ram_reg_bram_0_7(ram_reg_bram_0_1),
        .ram_reg_bram_0_8(k_buf_0_val_3_U_n_31),
        .ram_reg_bram_0_9(k_buf_0_val_4_U_n_39),
        .\right_border_buf_0_2_fu_188_reg[7] (right_border_buf_0_2_fu_188),
        .\right_border_buf_0_5_fu_200_reg[7] (col_buf_0_val_2_0_fu_898_p3),
        .\right_border_buf_0_5_fu_200_reg[7]_0 (right_border_buf_0_5_fu_200),
        .row_assign_8_2_t_i_reg_1343(row_assign_8_2_t_i_reg_1343),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .\src_kernel_win_0_va_2_fu_172_reg[0] (k_buf_0_val_5_U_n_16),
        .\src_kernel_win_0_va_2_fu_172_reg[0]_0 (src_kernel_win_0_va_2_fu_172[0]),
        .\src_kernel_win_0_va_2_fu_172_reg[1] (OP1_V_0_2_cast_i_cas_fu_1005_p1[1:0]),
        .\src_kernel_win_0_va_2_fu_172_reg[1]_0 (k_buf_0_val_5_U_n_17),
        .\src_kernel_win_0_va_3_fu_176_reg[1] (src_kernel_win_0_va_3_fu_176[1:0]),
        .\src_kernel_win_0_va_fu_164_reg[2] (k_buf_0_val_5_U_n_26),
        .\t_V_2_reg_305_reg[10] ({t_V_2_reg_305_reg__0__0,t_V_2_reg_305_reg__0}),
        .\t_V_2_reg_305_reg[9] (tmp_3_i_fu_722_p2),
        .tmp_115_i_reg_1332(tmp_115_i_reg_1332),
        .\tmp_93_i_reg_1324_reg[0] (\tmp_93_i_reg_1324_reg_n_0_[0] ),
        .tmp_i_39_reg_1310(tmp_i_39_reg_1310));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_3 
       (.I0(Q),
        .I1(src_cols_V_c25_empty_n),
        .I2(Filter2D_U0_ap_start),
        .I3(src_rows_V_c24_empty_n),
        .O(Filter2D_U0_p_src_cols_V_read));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(or_cond_i_i_reg_1393_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(dst_data_stream_0_V_full_n),
        .O(\mOutPtr_reg[1] ));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[1]_i_4 
       (.I0(Filter2D_U0_p_src_data_stream_V_read),
        .I1(src_data_stream_0_V_empty_n),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .O(mOutPtr110_out));
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_1 
       (.I0(internal_empty_n4_out),
        .I1(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \mOutPtr[2]_i_3 
       (.I0(\mOutPtr[2]_i_5_n_0 ),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \mOutPtr[2]_i_4 
       (.I0(\mOutPtr[2]_i_5_n_0 ),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .I4(start_once_reg),
        .O(\mOutPtr_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[2]_i_5 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2_n_0 ),
        .I2(Filter2D_U0_ap_start),
        .O(\mOutPtr[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_1357[0]_i_1 
       (.I0(exitcond_i_reg_13480),
        .I1(exitcond_i_fu_671_p2),
        .O(brmerge_i_reg_13610));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_i_reg_1357[0]_i_2 
       (.I0(tmp_3_i_fu_722_p2),
        .I1(k_buf_0_val_5_U_n_13),
        .O(p_0_in10_out));
  FDRE \or_cond_i_i_i_reg_1357_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(p_0_in10_out),
        .Q(or_cond_i_i_i_reg_1357),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1393[0]_i_1 
       (.I0(\icmp_reg_1319_reg_n_0_[0] ),
        .I1(k_buf_0_val_5_U_n_28),
        .O(or_cond_i_i_fu_828_p2));
  FDRE \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_i_reg_13480),
        .D(or_cond_i_i_reg_1393),
        .Q(or_cond_i_i_reg_1393_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_1393_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_i_reg_13610),
        .D(or_cond_i_i_fu_828_p2),
        .Q(or_cond_i_i_reg_1393),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_10 
       (.I0(src_kernel_win_0_va_1_fu_168[0]),
        .I1(k_buf_0_val_4_U_n_15),
        .O(\p_Val2_s_reg_1397[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_3 
       (.I0(src_kernel_win_0_va_1_fu_168[7]),
        .I1(k_buf_0_val_4_U_n_8),
        .O(\p_Val2_s_reg_1397[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_4 
       (.I0(src_kernel_win_0_va_1_fu_168[6]),
        .I1(k_buf_0_val_4_U_n_9),
        .O(\p_Val2_s_reg_1397[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_5 
       (.I0(src_kernel_win_0_va_1_fu_168[5]),
        .I1(k_buf_0_val_4_U_n_10),
        .O(\p_Val2_s_reg_1397[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_6 
       (.I0(src_kernel_win_0_va_1_fu_168[4]),
        .I1(k_buf_0_val_4_U_n_11),
        .O(\p_Val2_s_reg_1397[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_7 
       (.I0(src_kernel_win_0_va_1_fu_168[3]),
        .I1(k_buf_0_val_4_U_n_12),
        .O(\p_Val2_s_reg_1397[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_8 
       (.I0(src_kernel_win_0_va_1_fu_168[2]),
        .I1(k_buf_0_val_4_U_n_13),
        .O(\p_Val2_s_reg_1397[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[2]_i_9 
       (.I0(src_kernel_win_0_va_1_fu_168[1]),
        .I1(k_buf_0_val_4_U_n_14),
        .O(\p_Val2_s_reg_1397[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_s_reg_1397[3]_i_6 
       (.I0(k_buf_0_val_3_U_n_9),
        .I1(isneg_fu_1081_p3),
        .I2(k_buf_0_val_3_U_n_10),
        .O(\p_Val2_s_reg_1397[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \p_Val2_s_reg_1397[5]_i_11 
       (.I0(right_border_buf_0_1_fu_184[0]),
        .I1(right_border_buf_0_s_fu_180[0]),
        .I2(col_assign_1_t_i_reg_1374[1]),
        .I3(brmerge_i_reg_1361),
        .I4(col_assign_1_t_i_reg_1374[0]),
        .O(\p_Val2_s_reg_1397[5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \p_Val2_s_reg_1397[5]_i_12 
       (.I0(col_assign_1_t_i_reg_1374[1]),
        .I1(right_border_buf_0_3_fu_192[0]),
        .I2(right_border_buf_0_4_fu_196[0]),
        .I3(col_assign_1_t_i_reg_1374[0]),
        .O(\p_Val2_s_reg_1397[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \p_Val2_s_reg_1397[5]_i_13 
       (.I0(col_assign_1_t_i_reg_1374[1]),
        .I1(right_border_buf_0_3_fu_192[2]),
        .I2(right_border_buf_0_4_fu_196[2]),
        .I3(col_assign_1_t_i_reg_1374[0]),
        .O(\p_Val2_s_reg_1397[5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \p_Val2_s_reg_1397[5]_i_14 
       (.I0(col_assign_1_t_i_reg_1374[1]),
        .I1(right_border_buf_0_s_fu_180[2]),
        .I2(right_border_buf_0_1_fu_184[2]),
        .I3(col_assign_1_t_i_reg_1374[0]),
        .O(\p_Val2_s_reg_1397[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \p_Val2_s_reg_1397[7]_i_1 
       (.I0(\exitcond_i_reg_1348_reg_n_0_[0] ),
        .I1(or_cond_i_i_reg_1393),
        .I2(exitcond_i_reg_13480),
        .O(p_Val2_s_reg_13970));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_s_reg_1397[7]_i_11 
       (.I0(\p_Val2_s_reg_1397_reg[7]_i_9_n_15 ),
        .I1(src_kernel_win_0_va_fu_164[7]),
        .I2(\p_Val2_s_reg_1397_reg[7]_i_9_n_14 ),
        .O(\p_Val2_s_reg_1397[7]_i_11_n_0 ));
  FDRE \p_Val2_s_reg_1397_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1397_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(1'b0));
  CARRY8 \p_Val2_s_reg_1397_reg[2]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\p_Val2_s_reg_1397_reg[2]_i_2_n_0 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_1 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_2 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_3 ,\NLW_p_Val2_s_reg_1397_reg[2]_i_2_CO_UNCONNECTED [3],\p_Val2_s_reg_1397_reg[2]_i_2_n_5 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_6 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_7 }),
        .DI(src_kernel_win_0_va_1_fu_168),
        .O({\p_Val2_s_reg_1397_reg[2]_i_2_n_8 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_9 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_10 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_11 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_12 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_13 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_14 ,\p_Val2_s_reg_1397_reg[2]_i_2_n_15 }),
        .S({\p_Val2_s_reg_1397[2]_i_3_n_0 ,\p_Val2_s_reg_1397[2]_i_4_n_0 ,\p_Val2_s_reg_1397[2]_i_5_n_0 ,\p_Val2_s_reg_1397[2]_i_6_n_0 ,\p_Val2_s_reg_1397[2]_i_7_n_0 ,\p_Val2_s_reg_1397[2]_i_8_n_0 ,\p_Val2_s_reg_1397[2]_i_9_n_0 ,\p_Val2_s_reg_1397[2]_i_10_n_0 }));
  FDRE \p_Val2_s_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_reg_13970),
        .D(p_Val2_s_fu_1143_p3[7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(1'b0));
  CARRY8 \p_Val2_s_reg_1397_reg[7]_i_9 
       (.CI(\p_Val2_s_reg_1397_reg[2]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_s_reg_1397_reg[7]_i_9_CO_UNCONNECTED [7:2],\p_Val2_s_reg_1397_reg[7]_i_9_n_6 ,\p_Val2_s_reg_1397_reg[7]_i_9_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_s_reg_1397_reg[7]_i_9_O_UNCONNECTED [7:3],\p_Val2_s_reg_1397_reg[7]_i_9_n_13 ,\p_Val2_s_reg_1397_reg[7]_i_9_n_14 ,\p_Val2_s_reg_1397_reg[7]_i_9_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,k_buf_0_val_4_U_n_16,S}));
  LUT6 #(
    .INIT(64'h4044000000000000)) 
    ram_reg_bram_0_i_22
       (.I0(\exitcond_i_reg_1348_reg_n_0_[0] ),
        .I1(or_cond_i_i_i_reg_1357),
        .I2(tmp_i_39_reg_1310),
        .I3(\icmp_reg_1319_reg_n_0_[0] ),
        .I4(exitcond_i_reg_13480),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Filter2D_U0_p_src_data_stream_V_read));
  CARRY8 ram_reg_bram_0_i_24
       (.CI(ram_reg_bram_0_i_31_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_24_CO_UNCONNECTED[7:2],ram_reg_bram_0_i_24_n_6,ram_reg_bram_0_i_24_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ram_reg_bram_0_i_24_O_UNCONNECTED[7:3],p_assign_2_fu_764_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_39_n_0,ram_reg_bram_0_i_40_n_0,ram_reg_bram_0_i_41_n_0}));
  CARRY8 ram_reg_bram_0_i_25
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_25_CO_UNCONNECTED[7:3],tmp_3_i_fu_722_p2,ram_reg_bram_0_i_25_n_6,ram_reg_bram_0_i_25_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_42_n_0,ram_reg_bram_0_i_43_n_0,ram_reg_bram_0_i_44_n_0}),
        .O(NLW_ram_reg_bram_0_i_25_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_45_n_0,ram_reg_bram_0_i_46_n_0,ram_reg_bram_0_i_47_n_0}));
  CARRY8 ram_reg_bram_0_i_26
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_26_CO_UNCONNECTED[7:3],tmp_7_i_fu_759_p2,ram_reg_bram_0_i_26_n_6,ram_reg_bram_0_i_26_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_48_n_0,ram_reg_bram_0_i_49_n_0,ram_reg_bram_0_i_50_n_0}),
        .O(NLW_ram_reg_bram_0_i_26_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_i_51_n_0,ram_reg_bram_0_i_52_n_0,ram_reg_bram_0_i_53_n_0}));
  CARRY8 ram_reg_bram_0_i_31
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_31_n_0,ram_reg_bram_0_i_31_n_1,ram_reg_bram_0_i_31_n_2,ram_reg_bram_0_i_31_n_3,NLW_ram_reg_bram_0_i_31_CO_UNCONNECTED[3],ram_reg_bram_0_i_31_n_5,ram_reg_bram_0_i_31_n_6,ram_reg_bram_0_i_31_n_7}),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .O(p_assign_2_fu_764_p2[7:0]),
        .S({ram_reg_bram_0_i_56_n_0,ram_reg_bram_0_i_57_n_0,ram_reg_bram_0_i_58_n_0,ram_reg_bram_0_i_59_n_0,ram_reg_bram_0_i_60_n_0,ram_reg_bram_0_i_61_n_0,ram_reg_bram_0_i_62_n_0,t_V_2_reg_305_reg__0}));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_bram_0_i_39
       (.I0(t_V_2_reg_305_reg__0__0[10]),
        .I1(k_buf_0_val_5_U_n_30),
        .I2(t_V_2_reg_305_reg__0__0[8]),
        .I3(t_V_2_reg_305_reg__0__0[9]),
        .O(ram_reg_bram_0_i_39_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_40
       (.I0(k_buf_0_val_5_U_n_27),
        .I1(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF55565555)) 
    ram_reg_bram_0_i_41
       (.I0(t_V_2_reg_305_reg__0__0[8]),
        .I1(t_V_2_reg_305_reg__0__0[7]),
        .I2(t_V_2_reg_305_reg__0__0[5]),
        .I3(t_V_2_reg_305_reg__0__0[6]),
        .I4(k_buf_0_val_5_U_n_29),
        .I5(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_42
       (.I0(k_buf_0_val_5_U_n_31),
        .O(ram_reg_bram_0_i_42_n_0));
  LUT6 #(
    .INIT(64'h7777777E77777777)) 
    ram_reg_bram_0_i_43
       (.I0(t_V_2_reg_305_reg__0__0[9]),
        .I1(t_V_2_reg_305_reg__0__0[8]),
        .I2(t_V_2_reg_305_reg__0__0[7]),
        .I3(t_V_2_reg_305_reg__0__0[5]),
        .I4(t_V_2_reg_305_reg__0__0[6]),
        .I5(k_buf_0_val_5_U_n_29),
        .O(ram_reg_bram_0_i_43_n_0));
  LUT4 #(
    .INIT(16'h02FD)) 
    ram_reg_bram_0_i_44
       (.I0(k_buf_0_val_5_U_n_29),
        .I1(t_V_2_reg_305_reg__0__0[5]),
        .I2(t_V_2_reg_305_reg__0__0[6]),
        .I3(t_V_2_reg_305_reg__0__0[7]),
        .O(ram_reg_bram_0_i_44_n_0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_bram_0_i_45
       (.I0(t_V_2_reg_305_reg__0__0[10]),
        .I1(k_buf_0_val_5_U_n_30),
        .I2(t_V_2_reg_305_reg__0__0[8]),
        .I3(t_V_2_reg_305_reg__0__0[9]),
        .O(ram_reg_bram_0_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFD000000000002)) 
    ram_reg_bram_0_i_46
       (.I0(k_buf_0_val_5_U_n_29),
        .I1(t_V_2_reg_305_reg__0__0[6]),
        .I2(t_V_2_reg_305_reg__0__0[5]),
        .I3(t_V_2_reg_305_reg__0__0[7]),
        .I4(t_V_2_reg_305_reg__0__0[8]),
        .I5(t_V_2_reg_305_reg__0__0[9]),
        .O(ram_reg_bram_0_i_46_n_0));
  LUT4 #(
    .INIT(16'h2822)) 
    ram_reg_bram_0_i_47
       (.I0(t_V_2_reg_305_reg__0__0[7]),
        .I1(t_V_2_reg_305_reg__0__0[6]),
        .I2(t_V_2_reg_305_reg__0__0[5]),
        .I3(k_buf_0_val_5_U_n_29),
        .O(ram_reg_bram_0_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_48
       (.I0(k_buf_0_val_5_U_n_31),
        .O(ram_reg_bram_0_i_48_n_0));
  LUT4 #(
    .INIT(16'hFFDB)) 
    ram_reg_bram_0_i_49
       (.I0(t_V_2_reg_305_reg__0__0[8]),
        .I1(k_buf_0_val_5_U_n_30),
        .I2(t_V_2_reg_305_reg__0__0[9]),
        .I3(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_49_n_0));
  LUT5 #(
    .INIT(32'hFFFF02FD)) 
    ram_reg_bram_0_i_50
       (.I0(k_buf_0_val_5_U_n_29),
        .I1(t_V_2_reg_305_reg__0__0[5]),
        .I2(t_V_2_reg_305_reg__0__0[6]),
        .I3(t_V_2_reg_305_reg__0__0[7]),
        .I4(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_50_n_0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_bram_0_i_51
       (.I0(t_V_2_reg_305_reg__0__0[10]),
        .I1(k_buf_0_val_5_U_n_30),
        .I2(t_V_2_reg_305_reg__0__0[8]),
        .I3(t_V_2_reg_305_reg__0__0[9]),
        .O(ram_reg_bram_0_i_51_n_0));
  LUT4 #(
    .INIT(16'h0410)) 
    ram_reg_bram_0_i_52
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(t_V_2_reg_305_reg__0__0[9]),
        .I2(k_buf_0_val_5_U_n_30),
        .I3(t_V_2_reg_305_reg__0__0[8]),
        .O(ram_reg_bram_0_i_52_n_0));
  LUT4 #(
    .INIT(16'h2822)) 
    ram_reg_bram_0_i_53
       (.I0(t_V_2_reg_305_reg__0__0[7]),
        .I1(t_V_2_reg_305_reg__0__0[6]),
        .I2(t_V_2_reg_305_reg__0__0[5]),
        .I3(k_buf_0_val_5_U_n_29),
        .O(ram_reg_bram_0_i_53_n_0));
  LUT5 #(
    .INIT(32'h44414444)) 
    ram_reg_bram_0_i_56
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(t_V_2_reg_305_reg__0__0[7]),
        .I2(t_V_2_reg_305_reg__0__0[6]),
        .I3(t_V_2_reg_305_reg__0__0[5]),
        .I4(k_buf_0_val_5_U_n_29),
        .O(ram_reg_bram_0_i_56_n_0));
  LUT4 #(
    .INIT(16'h4414)) 
    ram_reg_bram_0_i_57
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(t_V_2_reg_305_reg__0__0[6]),
        .I2(k_buf_0_val_5_U_n_29),
        .I3(t_V_2_reg_305_reg__0__0[5]),
        .O(ram_reg_bram_0_i_57_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    ram_reg_bram_0_i_58
       (.I0(t_V_2_reg_305_reg__0__0[5]),
        .I1(k_buf_0_val_5_U_n_29),
        .I2(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_58_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA9)) 
    ram_reg_bram_0_i_59
       (.I0(t_V_2_reg_305_reg__0__0[4]),
        .I1(t_V_2_reg_305_reg__0__0[2]),
        .I2(t_V_2_reg_305_reg__0),
        .I3(t_V_2_reg_305_reg__0__0[1]),
        .I4(t_V_2_reg_305_reg__0__0[3]),
        .I5(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_59_n_0));
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    ram_reg_bram_0_i_60
       (.I0(t_V_2_reg_305_reg__0__0[3]),
        .I1(t_V_2_reg_305_reg__0__0[1]),
        .I2(t_V_2_reg_305_reg__0),
        .I3(t_V_2_reg_305_reg__0__0[2]),
        .I4(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_60_n_0));
  LUT4 #(
    .INIT(16'h00A9)) 
    ram_reg_bram_0_i_61
       (.I0(t_V_2_reg_305_reg__0__0[2]),
        .I1(t_V_2_reg_305_reg__0),
        .I2(t_V_2_reg_305_reg__0__0[1]),
        .I3(k_buf_0_val_5_U_n_13),
        .O(ram_reg_bram_0_i_61_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    ram_reg_bram_0_i_62
       (.I0(k_buf_0_val_5_U_n_13),
        .I1(t_V_2_reg_305_reg__0__0[1]),
        .I2(t_V_2_reg_305_reg__0),
        .O(ram_reg_bram_0_i_62_n_0));
  FDRE \right_border_buf_0_1_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[0]),
        .Q(right_border_buf_0_1_fu_184[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[1]),
        .Q(right_border_buf_0_1_fu_184[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[2]),
        .Q(right_border_buf_0_1_fu_184[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[3]),
        .Q(right_border_buf_0_1_fu_184[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[4]),
        .Q(right_border_buf_0_1_fu_184[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[5]),
        .Q(right_border_buf_0_1_fu_184[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[6]),
        .Q(right_border_buf_0_1_fu_184[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_s_fu_180[7]),
        .Q(right_border_buf_0_1_fu_184[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[0]),
        .Q(right_border_buf_0_2_fu_188[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[1]),
        .Q(right_border_buf_0_2_fu_188[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[2]),
        .Q(right_border_buf_0_2_fu_188[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[3]),
        .Q(right_border_buf_0_2_fu_188[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[4]),
        .Q(right_border_buf_0_2_fu_188[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[5]),
        .Q(right_border_buf_0_2_fu_188[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[6]),
        .Q(right_border_buf_0_2_fu_188[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_5_fu_200[7]),
        .Q(right_border_buf_0_2_fu_188[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \right_border_buf_0_3_fu_192[7]_i_1 
       (.I0(or_cond_i_i_i_reg_1357),
        .I1(\exitcond_i_reg_1348_reg_n_0_[0] ),
        .I2(\icmp_reg_1319_reg_n_0_[0] ),
        .I3(tmp_i_39_reg_1310),
        .I4(exitcond_i_reg_13480),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ce1121_out));
  FDRE \right_border_buf_0_3_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[0]),
        .Q(right_border_buf_0_3_fu_192[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[1]),
        .Q(right_border_buf_0_3_fu_192[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[2]),
        .Q(right_border_buf_0_3_fu_192[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[3]),
        .Q(right_border_buf_0_3_fu_192[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[4]),
        .Q(right_border_buf_0_3_fu_192[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[5]),
        .Q(right_border_buf_0_3_fu_192[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[6]),
        .Q(right_border_buf_0_3_fu_192[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_1_0_fu_880_p3[7]),
        .Q(right_border_buf_0_3_fu_192[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[0]),
        .Q(right_border_buf_0_4_fu_196[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[1]),
        .Q(right_border_buf_0_4_fu_196[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[2]),
        .Q(right_border_buf_0_4_fu_196[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[3]),
        .Q(right_border_buf_0_4_fu_196[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[4]),
        .Q(right_border_buf_0_4_fu_196[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[5]),
        .Q(right_border_buf_0_4_fu_196[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[6]),
        .Q(right_border_buf_0_4_fu_196[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(right_border_buf_0_3_fu_192[7]),
        .Q(right_border_buf_0_4_fu_196[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[0]),
        .Q(right_border_buf_0_5_fu_200[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[1]),
        .Q(right_border_buf_0_5_fu_200[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[2]),
        .Q(right_border_buf_0_5_fu_200[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[3]),
        .Q(right_border_buf_0_5_fu_200[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[4]),
        .Q(right_border_buf_0_5_fu_200[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[5]),
        .Q(right_border_buf_0_5_fu_200[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[6]),
        .Q(right_border_buf_0_5_fu_200[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_2_0_fu_898_p3[7]),
        .Q(right_border_buf_0_5_fu_200[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[0]),
        .Q(right_border_buf_0_s_fu_180[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[1]),
        .Q(right_border_buf_0_s_fu_180[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[2]),
        .Q(right_border_buf_0_s_fu_180[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[3]),
        .Q(right_border_buf_0_s_fu_180[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[4]),
        .Q(right_border_buf_0_s_fu_180[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[5]),
        .Q(right_border_buf_0_s_fu_180[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[6]),
        .Q(right_border_buf_0_s_fu_180[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(ce1121_out),
        .D(col_buf_0_val_0_0_fu_862_p3[7]),
        .Q(right_border_buf_0_s_fu_180[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAE51F00F)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_1 
       (.I0(\row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_3 ),
        .I1(tmp_120_2_i_fu_556_p2),
        .I2(\row_assign_8_2_t_i_reg_1343[1]_i_4_n_0 ),
        .I3(\t_V_reg_294_reg_n_0_[1] ),
        .I4(\t_V_reg_294_reg_n_0_[0] ),
        .O(row_assign_8_2_t_i_fu_662_p20_out));
  LUT6 #(
    .INIT(64'h00FF0000000100FF)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_10 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[10] ),
        .I2(\t_V_reg_294_reg_n_0_[8] ),
        .I3(\t_V_reg_294_reg_n_0_[7] ),
        .I4(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I5(\t_V_reg_294_reg_n_0_[6] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088888881)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_11 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .I4(\i_V_reg_1305[7]_i_2_n_0 ),
        .I5(\row_assign_8_2_t_i_reg_1343[1]_i_4_n_0 ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_12 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[1] ),
        .I3(\t_V_reg_294_reg_n_0_[0] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7777777E777E777E)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_13 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .I4(\t_V_reg_294_reg_n_0_[1] ),
        .I5(\t_V_reg_294_reg_n_0_[0] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h07F8)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_14 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000000)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_15 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\t_V_reg_294_reg_n_0_[6] ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .I3(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[9] ),
        .I5(\t_V_reg_294_reg_n_0_[10] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00005559)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_16 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .I3(\t_V_reg_294_reg_n_0_[6] ),
        .I4(\t_V_reg_294_reg_n_0_[9] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_17 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8000000000007)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_18 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .I4(\t_V_reg_294_reg_n_0_[4] ),
        .I5(\t_V_reg_294_reg_n_0_[5] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2888)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_19 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[1] ),
        .I3(\t_V_reg_294_reg_n_0_[0] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_20 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[4] ),
        .I3(\t_V_reg_294_reg_n_0_[5] ),
        .I4(\t_V_reg_294_reg_n_0_[1] ),
        .I5(\t_V_reg_294_reg_n_0_[0] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_4 
       (.I0(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I1(\t_V_reg_294_reg_n_0_[7] ),
        .I2(\t_V_reg_294_reg_n_0_[6] ),
        .I3(\t_V_reg_294_reg_n_0_[8] ),
        .I4(\t_V_reg_294_reg_n_0_[10] ),
        .I5(\t_V_reg_294_reg_n_0_[9] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_5 
       (.I0(\t_V_reg_294_reg_n_0_[10] ),
        .I1(\t_V_reg_294_reg_n_0_[9] ),
        .I2(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I3(\t_V_reg_294_reg_n_0_[7] ),
        .I4(\t_V_reg_294_reg_n_0_[6] ),
        .I5(\t_V_reg_294_reg_n_0_[8] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAABFFFFFFFFFFFE)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_6 
       (.I0(\row_assign_8_2_t_i_reg_1343[1]_i_4_n_0 ),
        .I1(\i_V_reg_1305[7]_i_2_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .I4(\t_V_reg_294_reg_n_0_[4] ),
        .I5(\t_V_reg_294_reg_n_0_[5] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5666)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_7 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[1] ),
        .I3(\t_V_reg_294_reg_n_0_[0] ),
        .I4(\row_assign_8_2_t_i_reg_1343[1]_i_4_n_0 ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000000)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_8 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\t_V_reg_294_reg_n_0_[6] ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .I3(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[9] ),
        .I5(\t_V_reg_294_reg_n_0_[10] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0505050505055105)) 
    \row_assign_8_2_t_i_reg_1343[1]_i_9 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[10] ),
        .I2(\t_V_reg_294_reg_n_0_[8] ),
        .I3(\row_assign_8_2_t_i_reg_1343[1]_i_20_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[7] ),
        .I5(\t_V_reg_294_reg_n_0_[6] ),
        .O(\row_assign_8_2_t_i_reg_1343[1]_i_9_n_0 ));
  FDRE \row_assign_8_2_t_i_reg_1343_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(\t_V_reg_294_reg_n_0_[0] ),
        .Q(row_assign_8_2_t_i_reg_1343[0]),
        .R(1'b0));
  FDRE \row_assign_8_2_t_i_reg_1343_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(row_assign_8_2_t_i_fu_662_p20_out),
        .Q(row_assign_8_2_t_i_reg_1343[1]),
        .R(1'b0));
  CARRY8 \row_assign_8_2_t_i_reg_1343_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_2_CO_UNCONNECTED [7:5],\row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_3 ,\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_2_CO_UNCONNECTED [3],\row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_5 ,\row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_6 ,\row_assign_8_2_t_i_reg_1343_reg[1]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_2_t_i_reg_1343[1]_i_5_n_0 ,1'b0,1'b0,\row_assign_8_2_t_i_reg_1343[1]_i_6_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_7_n_0 }),
        .O(\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_2_t_i_reg_1343[1]_i_8_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_9_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_10_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_11_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_12_n_0 }));
  CARRY8 \row_assign_8_2_t_i_reg_1343_reg[1]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_3_CO_UNCONNECTED [7:5],tmp_120_2_i_fu_556_p2,\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_3_CO_UNCONNECTED [3],\row_assign_8_2_t_i_reg_1343_reg[1]_i_3_n_5 ,\row_assign_8_2_t_i_reg_1343_reg[1]_i_3_n_6 ,\row_assign_8_2_t_i_reg_1343_reg[1]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,\row_assign_8_2_t_i_reg_1343[1]_i_5_n_0 ,1'b0,1'b0,\row_assign_8_2_t_i_reg_1343[1]_i_13_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_14_n_0 }),
        .O(\NLW_row_assign_8_2_t_i_reg_1343_reg[1]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\row_assign_8_2_t_i_reg_1343[1]_i_15_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_16_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_17_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_18_n_0 ,\row_assign_8_2_t_i_reg_1343[1]_i_19_n_0 }));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[0]),
        .Q(src_kernel_win_0_va_1_fu_168[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[1]),
        .Q(src_kernel_win_0_va_1_fu_168[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[2]),
        .Q(src_kernel_win_0_va_1_fu_168[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[3]),
        .Q(src_kernel_win_0_va_1_fu_168[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[4]),
        .Q(src_kernel_win_0_va_1_fu_168[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[5]),
        .Q(src_kernel_win_0_va_1_fu_168[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[6]),
        .Q(src_kernel_win_0_va_1_fu_168[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_1_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_fu_164[7]),
        .Q(src_kernel_win_0_va_1_fu_168[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[0]),
        .Q(src_kernel_win_0_va_2_fu_172[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[1]),
        .Q(src_kernel_win_0_va_2_fu_172[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[2]),
        .Q(src_kernel_win_0_va_2_fu_172[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[3]),
        .Q(src_kernel_win_0_va_2_fu_172[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[4]),
        .Q(src_kernel_win_0_va_2_fu_172[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[5]),
        .Q(src_kernel_win_0_va_2_fu_172[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[6]),
        .Q(src_kernel_win_0_va_2_fu_172[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_2_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(OP1_V_0_2_cast_i_cas_fu_1005_p1[7]),
        .Q(src_kernel_win_0_va_2_fu_172[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[0]),
        .Q(src_kernel_win_0_va_3_fu_176[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[1]),
        .Q(src_kernel_win_0_va_3_fu_176[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[2]),
        .Q(src_kernel_win_0_va_3_fu_176[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[3]),
        .Q(src_kernel_win_0_va_3_fu_176[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[4]),
        .Q(src_kernel_win_0_va_3_fu_176[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[5]),
        .Q(src_kernel_win_0_va_3_fu_176[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[6]),
        .Q(src_kernel_win_0_va_3_fu_176[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_3_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(src_kernel_win_0_va_2_fu_172[7]),
        .Q(src_kernel_win_0_va_3_fu_176[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \src_kernel_win_0_va_fu_164[7]_i_1 
       (.I0(\exitcond_i_reg_1348_reg_n_0_[0] ),
        .I1(exitcond_i_reg_13480),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(src_kernel_win_0_va_1_fu_1680));
  FDRE \src_kernel_win_0_va_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[0]),
        .Q(src_kernel_win_0_va_fu_164[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[1]),
        .Q(src_kernel_win_0_va_fu_164[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[2]),
        .Q(src_kernel_win_0_va_fu_164[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[3]),
        .Q(src_kernel_win_0_va_fu_164[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[4]),
        .Q(src_kernel_win_0_va_fu_164[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[5]),
        .Q(src_kernel_win_0_va_fu_164[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[6]),
        .Q(src_kernel_win_0_va_fu_164[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_1_fu_1680),
        .D(tmp_140_2_2_cast_i_c_fu_1061_p1[7]),
        .Q(src_kernel_win_0_va_fu_164[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_305[0]_i_1 
       (.I0(t_V_2_reg_305_reg__0),
        .O(\t_V_2_reg_305[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF00)) 
    \t_V_2_reg_305[10]_i_1 
       (.I0(exitcond_i_fu_671_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_i_reg_13480),
        .I3(\icmp_reg_1319[0]_i_1_n_0 ),
        .O(t_V_2_reg_305));
  LUT3 #(
    .INIT(8'h40)) 
    \t_V_2_reg_305[10]_i_2 
       (.I0(exitcond_i_fu_671_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(exitcond_i_reg_13480),
        .O(t_V_2_reg_3050));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_305[10]_i_3 
       (.I0(t_V_2_reg_305_reg__0__0[10]),
        .I1(t_V_2_reg_305_reg__0__0[9]),
        .I2(t_V_2_reg_305_reg__0__0[7]),
        .I3(\t_V_2_reg_305[10]_i_4_n_0 ),
        .I4(t_V_2_reg_305_reg__0__0[6]),
        .I5(t_V_2_reg_305_reg__0__0[8]),
        .O(j_V_fu_676_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_2_reg_305[10]_i_4 
       (.I0(t_V_2_reg_305_reg__0__0[4]),
        .I1(t_V_2_reg_305_reg__0__0[2]),
        .I2(t_V_2_reg_305_reg__0),
        .I3(t_V_2_reg_305_reg__0__0[1]),
        .I4(t_V_2_reg_305_reg__0__0[3]),
        .I5(t_V_2_reg_305_reg__0__0[5]),
        .O(\t_V_2_reg_305[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_305[1]_i_1 
       (.I0(t_V_2_reg_305_reg__0),
        .I1(t_V_2_reg_305_reg__0__0[1]),
        .O(\t_V_2_reg_305[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_305[2]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[2]),
        .I1(t_V_2_reg_305_reg__0__0[1]),
        .I2(t_V_2_reg_305_reg__0),
        .O(j_V_fu_676_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_305[3]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[3]),
        .I1(t_V_2_reg_305_reg__0__0[2]),
        .I2(t_V_2_reg_305_reg__0),
        .I3(t_V_2_reg_305_reg__0__0[1]),
        .O(j_V_fu_676_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_305[4]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[4]),
        .I1(t_V_2_reg_305_reg__0__0[3]),
        .I2(t_V_2_reg_305_reg__0__0[1]),
        .I3(t_V_2_reg_305_reg__0),
        .I4(t_V_2_reg_305_reg__0__0[2]),
        .O(j_V_fu_676_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \t_V_2_reg_305[5]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[5]),
        .I1(t_V_2_reg_305_reg__0__0[4]),
        .I2(t_V_2_reg_305_reg__0__0[2]),
        .I3(t_V_2_reg_305_reg__0),
        .I4(t_V_2_reg_305_reg__0__0[1]),
        .I5(t_V_2_reg_305_reg__0__0[3]),
        .O(j_V_fu_676_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_305[6]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[6]),
        .I1(\t_V_2_reg_305[10]_i_4_n_0 ),
        .O(j_V_fu_676_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \t_V_2_reg_305[7]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[7]),
        .I1(t_V_2_reg_305_reg__0__0[6]),
        .I2(\t_V_2_reg_305[10]_i_4_n_0 ),
        .O(j_V_fu_676_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \t_V_2_reg_305[8]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[8]),
        .I1(t_V_2_reg_305_reg__0__0[7]),
        .I2(\t_V_2_reg_305[10]_i_4_n_0 ),
        .I3(t_V_2_reg_305_reg__0__0[6]),
        .O(j_V_fu_676_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \t_V_2_reg_305[9]_i_1 
       (.I0(t_V_2_reg_305_reg__0__0[9]),
        .I1(t_V_2_reg_305_reg__0__0[8]),
        .I2(t_V_2_reg_305_reg__0__0[6]),
        .I3(\t_V_2_reg_305[10]_i_4_n_0 ),
        .I4(t_V_2_reg_305_reg__0__0[7]),
        .O(j_V_fu_676_p2[9]));
  FDRE \t_V_2_reg_305_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(\t_V_2_reg_305[0]_i_1_n_0 ),
        .Q(t_V_2_reg_305_reg__0),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[10]),
        .Q(t_V_2_reg_305_reg__0__0[10]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(\t_V_2_reg_305[1]_i_1_n_0 ),
        .Q(t_V_2_reg_305_reg__0__0[1]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[2]),
        .Q(t_V_2_reg_305_reg__0__0[2]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[3]),
        .Q(t_V_2_reg_305_reg__0__0[3]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[4]),
        .Q(t_V_2_reg_305_reg__0__0[4]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[5]),
        .Q(t_V_2_reg_305_reg__0__0[5]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[6]),
        .Q(t_V_2_reg_305_reg__0__0[6]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[7]),
        .Q(t_V_2_reg_305_reg__0__0[7]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[8]),
        .Q(t_V_2_reg_305_reg__0__0[8]),
        .R(t_V_2_reg_305));
  FDRE \t_V_2_reg_305_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_3050),
        .D(j_V_fu_676_p2[9]),
        .Q(t_V_2_reg_305_reg__0__0[9]),
        .R(t_V_2_reg_305));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_294[10]_i_1 
       (.I0(src_rows_V_c24_empty_n),
        .I1(Filter2D_U0_ap_start),
        .I2(src_cols_V_c25_empty_n),
        .I3(Q),
        .I4(ap_CS_fsm_state6),
        .O(t_V_reg_294));
  FDRE \t_V_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[0]),
        .Q(\t_V_reg_294_reg_n_0_[0] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[10]),
        .Q(\t_V_reg_294_reg_n_0_[10] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[1]),
        .Q(\t_V_reg_294_reg_n_0_[1] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[2]),
        .Q(\t_V_reg_294_reg_n_0_[2] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[3]),
        .Q(\t_V_reg_294_reg_n_0_[3] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[4]),
        .Q(\t_V_reg_294_reg_n_0_[4] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[5]),
        .Q(\t_V_reg_294_reg_n_0_[5] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[6]),
        .Q(\t_V_reg_294_reg_n_0_[6] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[7]),
        .Q(\t_V_reg_294_reg_n_0_[7] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[8]),
        .Q(\t_V_reg_294_reg_n_0_[8] ),
        .R(t_V_reg_294));
  FDRE \t_V_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_1305[9]),
        .Q(\t_V_reg_294_reg_n_0_[9] ),
        .R(t_V_reg_294));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_115_i_reg_1332[0]_i_10 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .O(\tmp_115_i_reg_1332[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_115_i_reg_1332[0]_i_2 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[8] ),
        .O(\tmp_115_i_reg_1332[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_115_i_reg_1332[0]_i_3 
       (.I0(\t_V_reg_294_reg_n_0_[7] ),
        .I1(\t_V_reg_294_reg_n_0_[6] ),
        .O(\tmp_115_i_reg_1332[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_115_i_reg_1332[0]_i_4 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .O(\tmp_115_i_reg_1332[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_115_i_reg_1332[0]_i_5 
       (.I0(\t_V_reg_294_reg_n_0_[1] ),
        .I1(\t_V_reg_294_reg_n_0_[0] ),
        .O(\tmp_115_i_reg_1332[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_115_i_reg_1332[0]_i_6 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\t_V_reg_294_reg_n_0_[9] ),
        .O(\tmp_115_i_reg_1332[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_115_i_reg_1332[0]_i_7 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\t_V_reg_294_reg_n_0_[7] ),
        .O(\tmp_115_i_reg_1332[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_115_i_reg_1332[0]_i_8 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .O(\tmp_115_i_reg_1332[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_115_i_reg_1332[0]_i_9 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .O(\tmp_115_i_reg_1332[0]_i_9_n_0 ));
  FDRE \tmp_115_i_reg_1332_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(tmp_115_i_fu_464_p2),
        .Q(tmp_115_i_reg_1332),
        .R(1'b0));
  CARRY8 \tmp_115_i_reg_1332_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_115_i_reg_1332_reg[0]_i_1_CO_UNCONNECTED [7:6],tmp_115_i_fu_464_p2,\tmp_115_i_reg_1332_reg[0]_i_1_n_3 ,\NLW_tmp_115_i_reg_1332_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_115_i_reg_1332_reg[0]_i_1_n_5 ,\tmp_115_i_reg_1332_reg[0]_i_1_n_6 ,\tmp_115_i_reg_1332_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\tmp_115_i_reg_1332[0]_i_2_n_0 ,\tmp_115_i_reg_1332[0]_i_3_n_0 ,1'b0,\tmp_115_i_reg_1332[0]_i_4_n_0 ,\tmp_115_i_reg_1332[0]_i_5_n_0 }),
        .O(\NLW_tmp_115_i_reg_1332_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\t_V_reg_294_reg_n_0_[10] ,\tmp_115_i_reg_1332[0]_i_6_n_0 ,\tmp_115_i_reg_1332[0]_i_7_n_0 ,\tmp_115_i_reg_1332[0]_i_8_n_0 ,\tmp_115_i_reg_1332[0]_i_9_n_0 ,\tmp_115_i_reg_1332[0]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h33333C6C)) 
    \tmp_33_reg_1338[1]_i_1 
       (.I0(\tmp_33_reg_1338_reg[1]_i_2_n_3 ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[0] ),
        .I3(tmp_120_i_fu_489_p2),
        .I4(\tmp_33_reg_1338[1]_i_4_n_0 ),
        .O(tmp_33_fu_636_p2));
  LUT6 #(
    .INIT(64'h00FF0000000100FF)) 
    \tmp_33_reg_1338[1]_i_10 
       (.I0(\t_V_reg_294_reg_n_0_[9] ),
        .I1(\t_V_reg_294_reg_n_0_[10] ),
        .I2(\t_V_reg_294_reg_n_0_[8] ),
        .I3(\t_V_reg_294_reg_n_0_[7] ),
        .I4(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I5(\t_V_reg_294_reg_n_0_[6] ),
        .O(\tmp_33_reg_1338[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088818888)) 
    \tmp_33_reg_1338[1]_i_11 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .I4(\tmp_33_reg_1338[1]_i_21_n_0 ),
        .I5(\tmp_33_reg_1338[1]_i_4_n_0 ),
        .O(\tmp_33_reg_1338[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h10E0)) 
    \tmp_33_reg_1338[1]_i_12 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .O(\tmp_33_reg_1338[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h777777777777777E)) 
    \tmp_33_reg_1338[1]_i_13 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .I4(\t_V_reg_294_reg_n_0_[1] ),
        .I5(\t_V_reg_294_reg_n_0_[0] ),
        .O(\tmp_33_reg_1338[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_33_reg_1338[1]_i_14 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .O(\tmp_33_reg_1338[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000000)) 
    \tmp_33_reg_1338[1]_i_15 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\t_V_reg_294_reg_n_0_[6] ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .I3(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[9] ),
        .I5(\t_V_reg_294_reg_n_0_[10] ),
        .O(\tmp_33_reg_1338[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00005559)) 
    \tmp_33_reg_1338[1]_i_16 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[6] ),
        .I3(\t_V_reg_294_reg_n_0_[7] ),
        .I4(\t_V_reg_294_reg_n_0_[9] ),
        .O(\tmp_33_reg_1338[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \tmp_33_reg_1338[1]_i_17 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .O(\tmp_33_reg_1338[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE000000000001)) 
    \tmp_33_reg_1338[1]_i_18 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .I4(\t_V_reg_294_reg_n_0_[4] ),
        .I5(\t_V_reg_294_reg_n_0_[5] ),
        .O(\tmp_33_reg_1338[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h10E0)) 
    \tmp_33_reg_1338[1]_i_19 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .I2(\t_V_reg_294_reg_n_0_[3] ),
        .I3(\t_V_reg_294_reg_n_0_[2] ),
        .O(\tmp_33_reg_1338[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_33_reg_1338[1]_i_20 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[4] ),
        .I3(\t_V_reg_294_reg_n_0_[5] ),
        .I4(\t_V_reg_294_reg_n_0_[1] ),
        .I5(\t_V_reg_294_reg_n_0_[0] ),
        .O(\tmp_33_reg_1338[1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_33_reg_1338[1]_i_21 
       (.I0(\t_V_reg_294_reg_n_0_[0] ),
        .I1(\t_V_reg_294_reg_n_0_[1] ),
        .O(\tmp_33_reg_1338[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tmp_33_reg_1338[1]_i_4 
       (.I0(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I1(\t_V_reg_294_reg_n_0_[7] ),
        .I2(\t_V_reg_294_reg_n_0_[6] ),
        .I3(\t_V_reg_294_reg_n_0_[8] ),
        .I4(\t_V_reg_294_reg_n_0_[10] ),
        .I5(\t_V_reg_294_reg_n_0_[9] ),
        .O(\tmp_33_reg_1338[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555575)) 
    \tmp_33_reg_1338[1]_i_5 
       (.I0(\t_V_reg_294_reg_n_0_[10] ),
        .I1(\t_V_reg_294_reg_n_0_[9] ),
        .I2(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I3(\t_V_reg_294_reg_n_0_[7] ),
        .I4(\t_V_reg_294_reg_n_0_[6] ),
        .I5(\t_V_reg_294_reg_n_0_[8] ),
        .O(\tmp_33_reg_1338[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEFFFFFFFFFFFB)) 
    \tmp_33_reg_1338[1]_i_6 
       (.I0(\tmp_33_reg_1338[1]_i_4_n_0 ),
        .I1(\tmp_33_reg_1338[1]_i_21_n_0 ),
        .I2(\t_V_reg_294_reg_n_0_[2] ),
        .I3(\t_V_reg_294_reg_n_0_[3] ),
        .I4(\t_V_reg_294_reg_n_0_[4] ),
        .I5(\t_V_reg_294_reg_n_0_[5] ),
        .O(\tmp_33_reg_1338[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5556)) 
    \tmp_33_reg_1338[1]_i_7 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .I2(\t_V_reg_294_reg_n_0_[1] ),
        .I3(\t_V_reg_294_reg_n_0_[0] ),
        .I4(\tmp_33_reg_1338[1]_i_4_n_0 ),
        .O(\tmp_33_reg_1338[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000000)) 
    \tmp_33_reg_1338[1]_i_8 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\t_V_reg_294_reg_n_0_[6] ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .I3(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I4(\t_V_reg_294_reg_n_0_[9] ),
        .I5(\t_V_reg_294_reg_n_0_[10] ),
        .O(\tmp_33_reg_1338[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAABAAAABBBABBBB)) 
    \tmp_33_reg_1338[1]_i_9 
       (.I0(\icmp_reg_1319[0]_i_3_n_0 ),
        .I1(\t_V_reg_294_reg_n_0_[9] ),
        .I2(\t_V_reg_294_reg_n_0_[7] ),
        .I3(\t_V_reg_294_reg_n_0_[6] ),
        .I4(\tmp_33_reg_1338[1]_i_20_n_0 ),
        .I5(\t_V_reg_294_reg_n_0_[8] ),
        .O(\tmp_33_reg_1338[1]_i_9_n_0 ));
  FDRE \tmp_33_reg_1338_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(tmp_33_fu_636_p2),
        .Q(tmp_33_reg_1338),
        .R(1'b0));
  CARRY8 \tmp_33_reg_1338_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_33_reg_1338_reg[1]_i_2_CO_UNCONNECTED [7:5],\tmp_33_reg_1338_reg[1]_i_2_n_3 ,\NLW_tmp_33_reg_1338_reg[1]_i_2_CO_UNCONNECTED [3],\tmp_33_reg_1338_reg[1]_i_2_n_5 ,\tmp_33_reg_1338_reg[1]_i_2_n_6 ,\tmp_33_reg_1338_reg[1]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\tmp_33_reg_1338[1]_i_5_n_0 ,1'b0,1'b0,\tmp_33_reg_1338[1]_i_6_n_0 ,\tmp_33_reg_1338[1]_i_7_n_0 }),
        .O(\NLW_tmp_33_reg_1338_reg[1]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\tmp_33_reg_1338[1]_i_8_n_0 ,\tmp_33_reg_1338[1]_i_9_n_0 ,\tmp_33_reg_1338[1]_i_10_n_0 ,\tmp_33_reg_1338[1]_i_11_n_0 ,\tmp_33_reg_1338[1]_i_12_n_0 }));
  CARRY8 \tmp_33_reg_1338_reg[1]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_33_reg_1338_reg[1]_i_3_CO_UNCONNECTED [7:5],tmp_120_i_fu_489_p2,\NLW_tmp_33_reg_1338_reg[1]_i_3_CO_UNCONNECTED [3],\tmp_33_reg_1338_reg[1]_i_3_n_5 ,\tmp_33_reg_1338_reg[1]_i_3_n_6 ,\tmp_33_reg_1338_reg[1]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,\tmp_33_reg_1338[1]_i_5_n_0 ,1'b0,1'b0,\tmp_33_reg_1338[1]_i_13_n_0 ,\tmp_33_reg_1338[1]_i_14_n_0 }),
        .O(\NLW_tmp_33_reg_1338_reg[1]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\tmp_33_reg_1338[1]_i_15_n_0 ,\tmp_33_reg_1338[1]_i_16_n_0 ,\tmp_33_reg_1338[1]_i_17_n_0 ,\tmp_33_reg_1338[1]_i_18_n_0 ,\tmp_33_reg_1338[1]_i_19_n_0 }));
  FDRE \tmp_48_0_not_i_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(tmp_48_0_not_i_fu_430_p2),
        .Q(tmp_48_0_not_i_reg_1314),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_93_1_i_reg_1328[0]_i_1 
       (.I0(\tmp_33_reg_1338[1]_i_4_n_0 ),
        .I1(\icmp_reg_1319[0]_i_1_n_0 ),
        .I2(\tmp_93_1_i_reg_1328_reg_n_0_[0] ),
        .O(\tmp_93_1_i_reg_1328[0]_i_1_n_0 ));
  FDRE \tmp_93_1_i_reg_1328_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_1_i_reg_1328[0]_i_1_n_0 ),
        .Q(\tmp_93_1_i_reg_1328_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F80)) 
    \tmp_93_i_reg_1324[0]_i_1 
       (.I0(\icmp_reg_1319[0]_i_3_n_0 ),
        .I1(\t_V_reg_294_reg_n_0_[0] ),
        .I2(\icmp_reg_1319[0]_i_1_n_0 ),
        .I3(\tmp_93_i_reg_1324_reg_n_0_[0] ),
        .O(\tmp_93_i_reg_1324[0]_i_1_n_0 ));
  FDRE \tmp_93_i_reg_1324_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_93_i_reg_1324[0]_i_1_n_0 ),
        .Q(\tmp_93_i_reg_1324_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_39_reg_1310[0]_i_2 
       (.I0(\t_V_reg_294_reg_n_0_[10] ),
        .O(\tmp_i_39_reg_1310[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_i_39_reg_1310[0]_i_3 
       (.I0(\t_V_reg_294_reg_n_0_[4] ),
        .I1(\t_V_reg_294_reg_n_0_[5] ),
        .O(\tmp_i_39_reg_1310[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_39_reg_1310[0]_i_4 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .O(\tmp_i_39_reg_1310[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_39_reg_1310[0]_i_5 
       (.I0(\t_V_reg_294_reg_n_0_[8] ),
        .I1(\t_V_reg_294_reg_n_0_[9] ),
        .O(\tmp_i_39_reg_1310[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_39_reg_1310[0]_i_6 
       (.I0(\t_V_reg_294_reg_n_0_[6] ),
        .I1(\t_V_reg_294_reg_n_0_[7] ),
        .O(\tmp_i_39_reg_1310[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_i_39_reg_1310[0]_i_7 
       (.I0(\t_V_reg_294_reg_n_0_[5] ),
        .I1(\t_V_reg_294_reg_n_0_[4] ),
        .O(\tmp_i_39_reg_1310[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_i_39_reg_1310[0]_i_8 
       (.I0(\t_V_reg_294_reg_n_0_[3] ),
        .I1(\t_V_reg_294_reg_n_0_[2] ),
        .O(\tmp_i_39_reg_1310[0]_i_8_n_0 ));
  FDRE \tmp_i_39_reg_1310_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_reg_1319[0]_i_1_n_0 ),
        .D(tmp_i_39_fu_425_p2),
        .Q(tmp_i_39_reg_1310),
        .R(1'b0));
  CARRY8 \tmp_i_39_reg_1310_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_i_39_reg_1310_reg[0]_i_1_CO_UNCONNECTED [7:5],tmp_i_39_fu_425_p2,\NLW_tmp_i_39_reg_1310_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_i_39_reg_1310_reg[0]_i_1_n_5 ,\tmp_i_39_reg_1310_reg[0]_i_1_n_6 ,\tmp_i_39_reg_1310_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\tmp_i_39_reg_1310[0]_i_2_n_0 ,1'b0,1'b0,\tmp_i_39_reg_1310[0]_i_3_n_0 ,\tmp_i_39_reg_1310[0]_i_4_n_0 }),
        .O({\NLW_tmp_i_39_reg_1310_reg[0]_i_1_O_UNCONNECTED [7:6],tmp_48_0_not_i_fu_430_p2,\NLW_tmp_i_39_reg_1310_reg[0]_i_1_O_UNCONNECTED [4:0]}),
        .S({1'b0,1'b0,1'b1,\t_V_reg_294_reg_n_0_[10] ,\tmp_i_39_reg_1310[0]_i_5_n_0 ,\tmp_i_39_reg_1310[0]_i_6_n_0 ,\tmp_i_39_reg_1310[0]_i_7_n_0 ,\tmp_i_39_reg_1310[0]_i_8_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb
   (DOUTBDOUT,
    O,
    \right_border_buf_0_s_fu_180_reg[7] ,
    \p_Val2_s_reg_1397_reg[7] ,
    tmp_140_2_2_cast_i_c_fu_1061_p1,
    \src_kernel_win_0_va_fu_164_reg[1] ,
    \p_Val2_s_reg_1397_reg[3] ,
    \src_kernel_win_0_va_2_fu_172_reg[1] ,
    \p_Val2_s_reg_1397_reg[3]_0 ,
    \src_kernel_win_0_va_fu_164_reg[3] ,
    \src_kernel_win_0_va_fu_164_reg[2] ,
    \p_Val2_s_reg_1397_reg[4] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    D,
    DINADIN,
    DI,
    S,
    \src_kernel_win_0_va_1_fu_168_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[7] ,
    \col_assign_1_t_i_reg_1374_reg[1] ,
    \right_border_buf_0_1_fu_184_reg[7] ,
    \right_border_buf_0_s_fu_180_reg[7]_0 ,
    brmerge_i_reg_1361,
    \src_kernel_win_0_va_fu_164_reg[7]_0 ,
    \row_assign_8_2_t_i_reg_1343_reg[0] ,
    \src_kernel_win_0_va_fu_164_reg[6] ,
    \src_kernel_win_0_va_1_fu_168_reg[7]_0 ,
    \src_kernel_win_0_va_fu_164_reg[1]_0 ,
    row_assign_8_2_t_i_reg_1343,
    ram_reg_bram_0,
    \brmerge_i_reg_1361_reg[0] ,
    tmp_33_reg_1338,
    tmp_115_i_reg_1332,
    \col_assign_1_t_i_reg_1374_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[0]_0 ,
    \brmerge_i_reg_1361_reg[0]_0 ,
    \right_border_buf_0_1_fu_184_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[1]_0 ,
    ram_reg_bram_0_0,
    \brmerge_i_reg_1361_reg[0]_1 ,
    \brmerge_i_reg_1361_reg[0]_2 ,
    ram_reg_bram_0_1);
  output [7:0]DOUTBDOUT;
  output [2:0]O;
  output [7:0]\right_border_buf_0_s_fu_180_reg[7] ;
  output [3:0]\p_Val2_s_reg_1397_reg[7] ;
  output [5:0]tmp_140_2_2_cast_i_c_fu_1061_p1;
  output \src_kernel_win_0_va_fu_164_reg[1] ;
  output \p_Val2_s_reg_1397_reg[3] ;
  output \src_kernel_win_0_va_2_fu_172_reg[1] ;
  output \p_Val2_s_reg_1397_reg[3]_0 ;
  output \src_kernel_win_0_va_fu_164_reg[3] ;
  output \src_kernel_win_0_va_fu_164_reg[2] ;
  output \p_Val2_s_reg_1397_reg[4] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]DINADIN;
  input [3:0]DI;
  input [2:0]S;
  input [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  input [0:0]\src_kernel_win_0_va_fu_164_reg[7] ;
  input [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  input [7:0]\right_border_buf_0_1_fu_184_reg[7] ;
  input [7:0]\right_border_buf_0_s_fu_180_reg[7]_0 ;
  input brmerge_i_reg_1361;
  input [7:0]\src_kernel_win_0_va_fu_164_reg[7]_0 ;
  input \row_assign_8_2_t_i_reg_1343_reg[0] ;
  input \src_kernel_win_0_va_fu_164_reg[6] ;
  input [5:0]\src_kernel_win_0_va_1_fu_168_reg[7]_0 ;
  input \src_kernel_win_0_va_fu_164_reg[1]_0 ;
  input [0:0]row_assign_8_2_t_i_reg_1343;
  input ram_reg_bram_0;
  input \brmerge_i_reg_1361_reg[0] ;
  input [0:0]tmp_33_reg_1338;
  input tmp_115_i_reg_1332;
  input [3:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  input [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  input \brmerge_i_reg_1361_reg[0]_0 ;
  input \right_border_buf_0_1_fu_184_reg[0] ;
  input \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  input [0:0]ram_reg_bram_0_0;
  input \brmerge_i_reg_1361_reg[0]_1 ;
  input \brmerge_i_reg_1361_reg[0]_2 ;
  input ram_reg_bram_0_1;

  wire [10:0]D;
  wire [3:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [2:0]O;
  wire [10:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1361;
  wire \brmerge_i_reg_1361_reg[0] ;
  wire \brmerge_i_reg_1361_reg[0]_0 ;
  wire \brmerge_i_reg_1361_reg[0]_1 ;
  wire \brmerge_i_reg_1361_reg[0]_2 ;
  wire [3:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  wire [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  wire [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  wire \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  wire k_buf_0_val_3_ce0;
  wire \p_Val2_s_reg_1397_reg[3] ;
  wire \p_Val2_s_reg_1397_reg[3]_0 ;
  wire \p_Val2_s_reg_1397_reg[4] ;
  wire [3:0]\p_Val2_s_reg_1397_reg[7] ;
  wire ram_reg_bram_0;
  wire [0:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire \right_border_buf_0_1_fu_184_reg[0] ;
  wire [7:0]\right_border_buf_0_1_fu_184_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_180_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_180_reg[7]_0 ;
  wire [0:0]row_assign_8_2_t_i_reg_1343;
  wire \row_assign_8_2_t_i_reg_1343_reg[0] ;
  wire [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  wire [5:0]\src_kernel_win_0_va_1_fu_168_reg[7]_0 ;
  wire \src_kernel_win_0_va_2_fu_172_reg[1] ;
  wire \src_kernel_win_0_va_fu_164_reg[1] ;
  wire \src_kernel_win_0_va_fu_164_reg[1]_0 ;
  wire \src_kernel_win_0_va_fu_164_reg[2] ;
  wire \src_kernel_win_0_va_fu_164_reg[3] ;
  wire \src_kernel_win_0_va_fu_164_reg[6] ;
  wire [0:0]\src_kernel_win_0_va_fu_164_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_fu_164_reg[7]_0 ;
  wire tmp_115_i_reg_1332;
  wire [5:0]tmp_140_2_2_cast_i_c_fu_1061_p1;
  wire [0:0]tmp_33_reg_1338;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DI(DI),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1361(brmerge_i_reg_1361),
        .\brmerge_i_reg_1361_reg[0] (\brmerge_i_reg_1361_reg[0] ),
        .\brmerge_i_reg_1361_reg[0]_0 (\brmerge_i_reg_1361_reg[0]_0 ),
        .\brmerge_i_reg_1361_reg[0]_1 (\brmerge_i_reg_1361_reg[0]_1 ),
        .\brmerge_i_reg_1361_reg[0]_2 (\brmerge_i_reg_1361_reg[0]_2 ),
        .\col_assign_1_t_i_reg_1374_reg[0] (\col_assign_1_t_i_reg_1374_reg[0] ),
        .\col_assign_1_t_i_reg_1374_reg[0]_0 (\col_assign_1_t_i_reg_1374_reg[0]_0 ),
        .\col_assign_1_t_i_reg_1374_reg[1] (\col_assign_1_t_i_reg_1374_reg[1] ),
        .\col_assign_1_t_i_reg_1374_reg[1]_0 (\col_assign_1_t_i_reg_1374_reg[1]_0 ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .\p_Val2_s_reg_1397_reg[3] (\p_Val2_s_reg_1397_reg[3] ),
        .\p_Val2_s_reg_1397_reg[3]_0 (\p_Val2_s_reg_1397_reg[3]_0 ),
        .\p_Val2_s_reg_1397_reg[4] (\p_Val2_s_reg_1397_reg[4] ),
        .\p_Val2_s_reg_1397_reg[7] (\p_Val2_s_reg_1397_reg[7] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .\right_border_buf_0_1_fu_184_reg[0] (\right_border_buf_0_1_fu_184_reg[0] ),
        .\right_border_buf_0_1_fu_184_reg[7] (\right_border_buf_0_1_fu_184_reg[7] ),
        .\right_border_buf_0_s_fu_180_reg[7] (\right_border_buf_0_s_fu_180_reg[7] ),
        .\right_border_buf_0_s_fu_180_reg[7]_0 (\right_border_buf_0_s_fu_180_reg[7]_0 ),
        .row_assign_8_2_t_i_reg_1343(row_assign_8_2_t_i_reg_1343),
        .\row_assign_8_2_t_i_reg_1343_reg[0] (\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .\src_kernel_win_0_va_1_fu_168_reg[7] (\src_kernel_win_0_va_1_fu_168_reg[7] ),
        .\src_kernel_win_0_va_1_fu_168_reg[7]_0 (\src_kernel_win_0_va_1_fu_168_reg[7]_0 ),
        .\src_kernel_win_0_va_2_fu_172_reg[1] (\src_kernel_win_0_va_2_fu_172_reg[1] ),
        .\src_kernel_win_0_va_fu_164_reg[1] (\src_kernel_win_0_va_fu_164_reg[1] ),
        .\src_kernel_win_0_va_fu_164_reg[1]_0 (\src_kernel_win_0_va_fu_164_reg[1]_0 ),
        .\src_kernel_win_0_va_fu_164_reg[2] (\src_kernel_win_0_va_fu_164_reg[2] ),
        .\src_kernel_win_0_va_fu_164_reg[3] (tmp_140_2_2_cast_i_c_fu_1061_p1[1]),
        .\src_kernel_win_0_va_fu_164_reg[3]_0 (\src_kernel_win_0_va_fu_164_reg[3] ),
        .\src_kernel_win_0_va_fu_164_reg[5] (tmp_140_2_2_cast_i_c_fu_1061_p1[3]),
        .\src_kernel_win_0_va_fu_164_reg[6] (\src_kernel_win_0_va_fu_164_reg[6] ),
        .\src_kernel_win_0_va_fu_164_reg[7] (\src_kernel_win_0_va_fu_164_reg[7] ),
        .\src_kernel_win_0_va_fu_164_reg[7]_0 (\src_kernel_win_0_va_fu_164_reg[7]_0 ),
        .tmp_115_i_reg_1332(tmp_115_i_reg_1332),
        .tmp_140_2_2_cast_i_c_fu_1061_p1({tmp_140_2_2_cast_i_c_fu_1061_p1[5:4],tmp_140_2_2_cast_i_c_fu_1061_p1[2],tmp_140_2_2_cast_i_c_fu_1061_p1[0]}),
        .tmp_33_reg_1338(tmp_33_reg_1338));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_10
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    ram_reg_bram_0,
    \src_kernel_win_0_va_2_fu_172_reg[1] ,
    \src_kernel_win_0_va_2_fu_172_reg[0] ,
    \src_kernel_win_0_va_2_fu_172_reg[1]_0 ,
    \right_border_buf_0_5_fu_200_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[2] ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    exitcond_i_reg_13480,
    ap_block_pp0_stage0_subdone4_in,
    S,
    ap_clk,
    Q,
    ram_reg_bram_0_7,
    p_assign_2_fu_764_p2,
    CO,
    \t_V_2_reg_305_reg[9] ,
    tmp_115_i_reg_1332,
    row_assign_8_2_t_i_reg_1343,
    \brmerge_i_reg_1361_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[0] ,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    \col_assign_1_t_i_reg_1374_reg[1] ,
    \right_border_buf_0_2_fu_188_reg[7] ,
    \right_border_buf_0_5_fu_200_reg[7]_0 ,
    brmerge_i_reg_1361,
    \t_V_2_reg_305_reg[10] ,
    \tmp_93_i_reg_1324_reg[0] ,
    tmp_i_39_reg_1310,
    \icmp_reg_1319_reg[0] ,
    \exitcond_i_reg_1348_reg[0] ,
    or_cond_i_i_i_reg_1357,
    \exitcond_i_reg_1348_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    dst_data_stream_0_V_full_n,
    or_cond_i_i_reg_1393_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg,
    src_data_stream_0_V_empty_n,
    \src_kernel_win_0_va_3_fu_176_reg[1] ,
    \src_kernel_win_0_va_2_fu_172_reg[0]_0 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [10:0]D;
  output ram_reg_bram_0;
  output [1:0]\src_kernel_win_0_va_2_fu_172_reg[1] ;
  output \src_kernel_win_0_va_2_fu_172_reg[0] ;
  output \src_kernel_win_0_va_2_fu_172_reg[1]_0 ;
  output [7:0]\right_border_buf_0_5_fu_200_reg[7] ;
  output \src_kernel_win_0_va_fu_164_reg[2] ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output exitcond_i_reg_13480;
  output ap_block_pp0_stage0_subdone4_in;
  output [1:0]S;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_7;
  input [10:0]p_assign_2_fu_764_p2;
  input [0:0]CO;
  input [0:0]\t_V_2_reg_305_reg[9] ;
  input tmp_115_i_reg_1332;
  input [1:0]row_assign_8_2_t_i_reg_1343;
  input \brmerge_i_reg_1361_reg[0] ;
  input [0:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  input [7:0]\right_border_buf_0_2_fu_188_reg[7] ;
  input [7:0]\right_border_buf_0_5_fu_200_reg[7]_0 ;
  input brmerge_i_reg_1361;
  input [10:0]\t_V_2_reg_305_reg[10] ;
  input \tmp_93_i_reg_1324_reg[0] ;
  input tmp_i_39_reg_1310;
  input \icmp_reg_1319_reg[0] ;
  input \exitcond_i_reg_1348_reg[0] ;
  input or_cond_i_i_i_reg_1357;
  input \exitcond_i_reg_1348_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input dst_data_stream_0_V_full_n;
  input or_cond_i_i_reg_1393_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input src_data_stream_0_V_empty_n;
  input [1:0]\src_kernel_win_0_va_3_fu_176_reg[1] ;
  input [0:0]\src_kernel_win_0_va_2_fu_172_reg[0]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_i_reg_1361;
  wire \brmerge_i_reg_1361_reg[0] ;
  wire [0:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  wire [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  wire dst_data_stream_0_V_full_n;
  wire exitcond_i_reg_13480;
  wire \exitcond_i_reg_1348_reg[0] ;
  wire \exitcond_i_reg_1348_reg[0]_0 ;
  wire \icmp_reg_1319_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_i_reg_1357;
  wire or_cond_i_i_reg_1393_pp0_iter1_reg;
  wire [10:0]p_assign_2_fu_764_p2;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire [7:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire [7:0]\right_border_buf_0_2_fu_188_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_200_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_200_reg[7]_0 ;
  wire [1:0]row_assign_8_2_t_i_reg_1343;
  wire src_data_stream_0_V_empty_n;
  wire \src_kernel_win_0_va_2_fu_172_reg[0] ;
  wire [0:0]\src_kernel_win_0_va_2_fu_172_reg[0]_0 ;
  wire [1:0]\src_kernel_win_0_va_2_fu_172_reg[1] ;
  wire \src_kernel_win_0_va_2_fu_172_reg[1]_0 ;
  wire [1:0]\src_kernel_win_0_va_3_fu_176_reg[1] ;
  wire \src_kernel_win_0_va_fu_164_reg[2] ;
  wire [10:0]\t_V_2_reg_305_reg[10] ;
  wire [0:0]\t_V_2_reg_305_reg[9] ;
  wire tmp_115_i_reg_1332;
  wire \tmp_93_i_reg_1324_reg[0] ;
  wire tmp_i_39_reg_1310;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram Filter2D_k_buf_0_bkb_ram_U
       (.CO(CO),
        .D(D),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .brmerge_i_reg_1361(brmerge_i_reg_1361),
        .\brmerge_i_reg_1361_reg[0] (\brmerge_i_reg_1361_reg[0] ),
        .\col_assign_1_t_i_reg_1374_reg[0] (\col_assign_1_t_i_reg_1374_reg[0] ),
        .\col_assign_1_t_i_reg_1374_reg[1] (\col_assign_1_t_i_reg_1374_reg[1] ),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .exitcond_i_reg_13480(exitcond_i_reg_13480),
        .\exitcond_i_reg_1348_reg[0] (\exitcond_i_reg_1348_reg[0] ),
        .\exitcond_i_reg_1348_reg[0]_0 (\exitcond_i_reg_1348_reg[0]_0 ),
        .\icmp_reg_1319_reg[0] (\icmp_reg_1319_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_1357(or_cond_i_i_i_reg_1357),
        .or_cond_i_i_reg_1393_pp0_iter1_reg(or_cond_i_i_reg_1393_pp0_iter1_reg),
        .p_assign_2_fu_764_p2(p_assign_2_fu_764_p2),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .\right_border_buf_0_2_fu_188_reg[7] (\right_border_buf_0_2_fu_188_reg[7] ),
        .\right_border_buf_0_5_fu_200_reg[7] (\right_border_buf_0_5_fu_200_reg[7] ),
        .\right_border_buf_0_5_fu_200_reg[7]_0 (\right_border_buf_0_5_fu_200_reg[7]_0 ),
        .row_assign_8_2_t_i_reg_1343(row_assign_8_2_t_i_reg_1343),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .\src_kernel_win_0_va_2_fu_172_reg[0] (\src_kernel_win_0_va_2_fu_172_reg[0] ),
        .\src_kernel_win_0_va_2_fu_172_reg[0]_0 (\src_kernel_win_0_va_2_fu_172_reg[0]_0 ),
        .\src_kernel_win_0_va_2_fu_172_reg[1] (\src_kernel_win_0_va_2_fu_172_reg[1] ),
        .\src_kernel_win_0_va_2_fu_172_reg[1]_0 (\src_kernel_win_0_va_2_fu_172_reg[1]_0 ),
        .\src_kernel_win_0_va_3_fu_176_reg[1] (\src_kernel_win_0_va_3_fu_176_reg[1] ),
        .\src_kernel_win_0_va_fu_164_reg[2] (\src_kernel_win_0_va_fu_164_reg[2] ),
        .\t_V_2_reg_305_reg[10] (\t_V_2_reg_305_reg[10] ),
        .\t_V_2_reg_305_reg[9] (\t_V_2_reg_305_reg[9] ),
        .tmp_115_i_reg_1332(tmp_115_i_reg_1332),
        .\tmp_93_i_reg_1324_reg[0] (\tmp_93_i_reg_1324_reg[0] ),
        .tmp_i_39_reg_1310(tmp_i_39_reg_1310));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_9
   (\right_border_buf_0_3_fu_192_reg[7] ,
    O,
    \p_Val2_s_reg_1397_reg[7] ,
    \src_kernel_win_0_va_2_fu_172_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[3] ,
    \right_border_buf_0_3_fu_192_reg[7]_0 ,
    \p_Val2_s_reg_1397_reg[4] ,
    \p_Val2_s_reg_1397_reg[3] ,
    \src_kernel_win_0_va_fu_164_reg[0] ,
    \src_kernel_win_0_va_2_fu_172_reg[1] ,
    \src_kernel_win_0_va_fu_164_reg[2] ,
    \src_kernel_win_0_va_2_fu_172_reg[0] ,
    DI,
    \p_Val2_s_reg_1397_reg[5] ,
    \p_Val2_s_reg_1397_reg[7]_0 ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    D,
    ram_reg_bram_0,
    \src_kernel_win_0_va_2_fu_172_reg[7]_0 ,
    \src_kernel_win_0_va_3_fu_176_reg[7] ,
    S,
    row_assign_8_2_t_i_reg_1343,
    \brmerge_i_reg_1361_reg[0] ,
    tmp_115_i_reg_1332,
    \brmerge_i_reg_1361_reg[0]_0 ,
    \brmerge_i_reg_1361_reg[0]_1 ,
    \col_assign_1_t_i_reg_1374_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[0]_0 ,
    \src_kernel_win_0_va_fu_164_reg[6] ,
    \row_assign_8_2_t_i_reg_1343_reg[0] ,
    \src_kernel_win_0_va_1_fu_168_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[6]_0 ,
    \row_assign_8_2_t_i_reg_1343_reg[0]_0 ,
    \src_kernel_win_0_va_fu_164_reg[2]_0 ,
    \src_kernel_win_0_va_fu_164_reg[2]_1 ,
    \src_kernel_win_0_va_fu_164_reg[1] ,
    \col_assign_1_t_i_reg_1374_reg[1] ,
    \right_border_buf_0_4_fu_196_reg[7] ,
    \right_border_buf_0_3_fu_192_reg[7]_1 ,
    brmerge_i_reg_1361,
    tmp_33_reg_1338,
    \brmerge_i_reg_1361_reg[0]_2 ,
    \col_assign_1_t_i_reg_1374_reg[1]_0 ,
    DOUTBDOUT,
    \col_assign_1_t_i_reg_1374_reg[1]_1 ,
    \tmp_93_1_i_reg_1328_reg[0] ,
    tmp_i_39_reg_1310,
    \icmp_reg_1319_reg[0] ,
    \exitcond_i_reg_1348_reg[0] ,
    or_cond_i_i_i_reg_1357,
    \exitcond_i_reg_1348_reg[0]_0 ,
    \tmp_115_i_reg_1332_reg[0] );
  output [7:0]\right_border_buf_0_3_fu_192_reg[7] ;
  output [7:0]O;
  output [1:0]\p_Val2_s_reg_1397_reg[7] ;
  output [5:0]\src_kernel_win_0_va_2_fu_172_reg[7] ;
  output \src_kernel_win_0_va_fu_164_reg[3] ;
  output [7:0]\right_border_buf_0_3_fu_192_reg[7]_0 ;
  output [3:0]\p_Val2_s_reg_1397_reg[4] ;
  output \p_Val2_s_reg_1397_reg[3] ;
  output \src_kernel_win_0_va_fu_164_reg[0] ;
  output \src_kernel_win_0_va_2_fu_172_reg[1] ;
  output [1:0]\src_kernel_win_0_va_fu_164_reg[2] ;
  output \src_kernel_win_0_va_2_fu_172_reg[0] ;
  output [1:0]DI;
  output \p_Val2_s_reg_1397_reg[5] ;
  output [2:0]\p_Val2_s_reg_1397_reg[7]_0 ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]ram_reg_bram_0;
  input [7:0]\src_kernel_win_0_va_2_fu_172_reg[7]_0 ;
  input [7:0]\src_kernel_win_0_va_3_fu_176_reg[7] ;
  input [1:0]S;
  input [1:0]row_assign_8_2_t_i_reg_1343;
  input \brmerge_i_reg_1361_reg[0] ;
  input tmp_115_i_reg_1332;
  input \brmerge_i_reg_1361_reg[0]_0 ;
  input \brmerge_i_reg_1361_reg[0]_1 ;
  input [4:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  input [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  input [2:0]\src_kernel_win_0_va_fu_164_reg[6] ;
  input \row_assign_8_2_t_i_reg_1343_reg[0] ;
  input [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  input \src_kernel_win_0_va_fu_164_reg[6]_0 ;
  input \row_assign_8_2_t_i_reg_1343_reg[0]_0 ;
  input \src_kernel_win_0_va_fu_164_reg[2]_0 ;
  input \src_kernel_win_0_va_fu_164_reg[2]_1 ;
  input [1:0]\src_kernel_win_0_va_fu_164_reg[1] ;
  input [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  input [7:0]\right_border_buf_0_4_fu_196_reg[7] ;
  input [7:0]\right_border_buf_0_3_fu_192_reg[7]_1 ;
  input brmerge_i_reg_1361;
  input [0:0]tmp_33_reg_1338;
  input \brmerge_i_reg_1361_reg[0]_2 ;
  input \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  input [0:0]DOUTBDOUT;
  input \col_assign_1_t_i_reg_1374_reg[1]_1 ;
  input \tmp_93_1_i_reg_1328_reg[0] ;
  input tmp_i_39_reg_1310;
  input \icmp_reg_1319_reg[0] ;
  input \exitcond_i_reg_1348_reg[0] ;
  input or_cond_i_i_i_reg_1357;
  input \exitcond_i_reg_1348_reg[0]_0 ;
  input [0:0]\tmp_115_i_reg_1332_reg[0] ;

  wire [10:0]D;
  wire [1:0]DI;
  wire [0:0]DOUTBDOUT;
  wire [7:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire brmerge_i_reg_1361;
  wire \brmerge_i_reg_1361_reg[0] ;
  wire \brmerge_i_reg_1361_reg[0]_0 ;
  wire \brmerge_i_reg_1361_reg[0]_1 ;
  wire \brmerge_i_reg_1361_reg[0]_2 ;
  wire [4:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  wire [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  wire [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  wire \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  wire \col_assign_1_t_i_reg_1374_reg[1]_1 ;
  wire \exitcond_i_reg_1348_reg[0] ;
  wire \exitcond_i_reg_1348_reg[0]_0 ;
  wire \icmp_reg_1319_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_i_reg_1357;
  wire \p_Val2_s_reg_1397_reg[3] ;
  wire [3:0]\p_Val2_s_reg_1397_reg[4] ;
  wire \p_Val2_s_reg_1397_reg[5] ;
  wire [1:0]\p_Val2_s_reg_1397_reg[7] ;
  wire [2:0]\p_Val2_s_reg_1397_reg[7]_0 ;
  wire [7:0]ram_reg_bram_0;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_4_fu_196_reg[7] ;
  wire [1:0]row_assign_8_2_t_i_reg_1343;
  wire \row_assign_8_2_t_i_reg_1343_reg[0] ;
  wire \row_assign_8_2_t_i_reg_1343_reg[0]_0 ;
  wire [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  wire \src_kernel_win_0_va_2_fu_172_reg[0] ;
  wire \src_kernel_win_0_va_2_fu_172_reg[1] ;
  wire [5:0]\src_kernel_win_0_va_2_fu_172_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_2_fu_172_reg[7]_0 ;
  wire [7:0]\src_kernel_win_0_va_3_fu_176_reg[7] ;
  wire \src_kernel_win_0_va_fu_164_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_fu_164_reg[1] ;
  wire [1:0]\src_kernel_win_0_va_fu_164_reg[2] ;
  wire \src_kernel_win_0_va_fu_164_reg[2]_0 ;
  wire \src_kernel_win_0_va_fu_164_reg[2]_1 ;
  wire \src_kernel_win_0_va_fu_164_reg[3] ;
  wire [2:0]\src_kernel_win_0_va_fu_164_reg[6] ;
  wire \src_kernel_win_0_va_fu_164_reg[6]_0 ;
  wire tmp_115_i_reg_1332;
  wire [0:0]\tmp_115_i_reg_1332_reg[0] ;
  wire [0:0]tmp_33_reg_1338;
  wire \tmp_93_1_i_reg_1328_reg[0] ;
  wire tmp_i_39_reg_1310;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11 Filter2D_k_buf_0_bkb_ram_U
       (.D(D),
        .DI(DI),
        .DOUTBDOUT(DOUTBDOUT),
        .O(O),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .brmerge_i_reg_1361(brmerge_i_reg_1361),
        .\brmerge_i_reg_1361_reg[0] (\brmerge_i_reg_1361_reg[0] ),
        .\brmerge_i_reg_1361_reg[0]_0 (\brmerge_i_reg_1361_reg[0]_0 ),
        .\brmerge_i_reg_1361_reg[0]_1 (\brmerge_i_reg_1361_reg[0]_1 ),
        .\brmerge_i_reg_1361_reg[0]_2 (\brmerge_i_reg_1361_reg[0]_2 ),
        .\col_assign_1_t_i_reg_1374_reg[0] (\col_assign_1_t_i_reg_1374_reg[0] ),
        .\col_assign_1_t_i_reg_1374_reg[0]_0 (\col_assign_1_t_i_reg_1374_reg[0]_0 ),
        .\col_assign_1_t_i_reg_1374_reg[1] (\col_assign_1_t_i_reg_1374_reg[1] ),
        .\col_assign_1_t_i_reg_1374_reg[1]_0 (\col_assign_1_t_i_reg_1374_reg[1]_0 ),
        .\col_assign_1_t_i_reg_1374_reg[1]_1 (\col_assign_1_t_i_reg_1374_reg[1]_1 ),
        .\exitcond_i_reg_1348_reg[0] (\exitcond_i_reg_1348_reg[0] ),
        .\exitcond_i_reg_1348_reg[0]_0 (\exitcond_i_reg_1348_reg[0]_0 ),
        .\icmp_reg_1319_reg[0] (\icmp_reg_1319_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_i_reg_1357(or_cond_i_i_i_reg_1357),
        .\p_Val2_s_reg_1397_reg[3] (\p_Val2_s_reg_1397_reg[3] ),
        .\p_Val2_s_reg_1397_reg[4] (\p_Val2_s_reg_1397_reg[4] ),
        .\p_Val2_s_reg_1397_reg[5] (\p_Val2_s_reg_1397_reg[5] ),
        .\p_Val2_s_reg_1397_reg[7] (\p_Val2_s_reg_1397_reg[7] ),
        .\p_Val2_s_reg_1397_reg[7]_0 (\p_Val2_s_reg_1397_reg[7]_0 ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .\right_border_buf_0_3_fu_192_reg[7] (\right_border_buf_0_3_fu_192_reg[7] ),
        .\right_border_buf_0_3_fu_192_reg[7]_0 (\right_border_buf_0_3_fu_192_reg[7]_0 ),
        .\right_border_buf_0_3_fu_192_reg[7]_1 (\right_border_buf_0_3_fu_192_reg[7]_1 ),
        .\right_border_buf_0_4_fu_196_reg[7] (\right_border_buf_0_4_fu_196_reg[7] ),
        .row_assign_8_2_t_i_reg_1343(row_assign_8_2_t_i_reg_1343),
        .\row_assign_8_2_t_i_reg_1343_reg[0] (\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .\row_assign_8_2_t_i_reg_1343_reg[0]_0 (\row_assign_8_2_t_i_reg_1343_reg[0]_0 ),
        .\src_kernel_win_0_va_1_fu_168_reg[7] (\src_kernel_win_0_va_1_fu_168_reg[7] ),
        .\src_kernel_win_0_va_2_fu_172_reg[0] (\src_kernel_win_0_va_2_fu_172_reg[0] ),
        .\src_kernel_win_0_va_2_fu_172_reg[1] (\src_kernel_win_0_va_2_fu_172_reg[1] ),
        .\src_kernel_win_0_va_2_fu_172_reg[7] (\src_kernel_win_0_va_2_fu_172_reg[7] ),
        .\src_kernel_win_0_va_2_fu_172_reg[7]_0 (\src_kernel_win_0_va_2_fu_172_reg[7]_0 ),
        .\src_kernel_win_0_va_3_fu_176_reg[7] (\src_kernel_win_0_va_3_fu_176_reg[7] ),
        .\src_kernel_win_0_va_fu_164_reg[0] (\src_kernel_win_0_va_fu_164_reg[0] ),
        .\src_kernel_win_0_va_fu_164_reg[1] (\src_kernel_win_0_va_fu_164_reg[1] ),
        .\src_kernel_win_0_va_fu_164_reg[2] (\src_kernel_win_0_va_fu_164_reg[2] ),
        .\src_kernel_win_0_va_fu_164_reg[2]_0 (\src_kernel_win_0_va_fu_164_reg[2]_0 ),
        .\src_kernel_win_0_va_fu_164_reg[2]_1 (\src_kernel_win_0_va_fu_164_reg[2]_1 ),
        .\src_kernel_win_0_va_fu_164_reg[3] (\src_kernel_win_0_va_fu_164_reg[3] ),
        .\src_kernel_win_0_va_fu_164_reg[6] (\src_kernel_win_0_va_fu_164_reg[6] ),
        .\src_kernel_win_0_va_fu_164_reg[6]_0 (\src_kernel_win_0_va_fu_164_reg[6]_0 ),
        .tmp_115_i_reg_1332(tmp_115_i_reg_1332),
        .\tmp_115_i_reg_1332_reg[0] (\tmp_115_i_reg_1332_reg[0] ),
        .tmp_33_reg_1338(tmp_33_reg_1338),
        .\tmp_93_1_i_reg_1328_reg[0] (\tmp_93_1_i_reg_1328_reg[0] ),
        .tmp_i_39_reg_1310(tmp_i_39_reg_1310));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram
   (WEA,
    k_buf_0_val_3_ce0,
    D,
    ram_reg_bram_0_0,
    \src_kernel_win_0_va_2_fu_172_reg[1] ,
    \src_kernel_win_0_va_2_fu_172_reg[0] ,
    \src_kernel_win_0_va_2_fu_172_reg[1]_0 ,
    \right_border_buf_0_5_fu_200_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[2] ,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    exitcond_i_reg_13480,
    ap_block_pp0_stage0_subdone4_in,
    S,
    ap_clk,
    Q,
    ram_reg_bram_0_8,
    p_assign_2_fu_764_p2,
    CO,
    \t_V_2_reg_305_reg[9] ,
    tmp_115_i_reg_1332,
    row_assign_8_2_t_i_reg_1343,
    \brmerge_i_reg_1361_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[0] ,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    \col_assign_1_t_i_reg_1374_reg[1] ,
    \right_border_buf_0_2_fu_188_reg[7] ,
    \right_border_buf_0_5_fu_200_reg[7]_0 ,
    brmerge_i_reg_1361,
    \t_V_2_reg_305_reg[10] ,
    \tmp_93_i_reg_1324_reg[0] ,
    tmp_i_39_reg_1310,
    \icmp_reg_1319_reg[0] ,
    \exitcond_i_reg_1348_reg[0] ,
    or_cond_i_i_i_reg_1357,
    \exitcond_i_reg_1348_reg[0]_0 ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[2] ,
    dst_data_stream_0_V_full_n,
    or_cond_i_i_reg_1393_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg,
    src_data_stream_0_V_empty_n,
    \src_kernel_win_0_va_3_fu_176_reg[1] ,
    \src_kernel_win_0_va_2_fu_172_reg[0]_0 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output [10:0]D;
  output ram_reg_bram_0_0;
  output [1:0]\src_kernel_win_0_va_2_fu_172_reg[1] ;
  output \src_kernel_win_0_va_2_fu_172_reg[0] ;
  output \src_kernel_win_0_va_2_fu_172_reg[1]_0 ;
  output [7:0]\right_border_buf_0_5_fu_200_reg[7] ;
  output \src_kernel_win_0_va_fu_164_reg[2] ;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output exitcond_i_reg_13480;
  output ap_block_pp0_stage0_subdone4_in;
  output [1:0]S;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_8;
  input [10:0]p_assign_2_fu_764_p2;
  input [0:0]CO;
  input [0:0]\t_V_2_reg_305_reg[9] ;
  input tmp_115_i_reg_1332;
  input [1:0]row_assign_8_2_t_i_reg_1343;
  input \brmerge_i_reg_1361_reg[0] ;
  input [0:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  input [7:0]\right_border_buf_0_2_fu_188_reg[7] ;
  input [7:0]\right_border_buf_0_5_fu_200_reg[7]_0 ;
  input brmerge_i_reg_1361;
  input [10:0]\t_V_2_reg_305_reg[10] ;
  input \tmp_93_i_reg_1324_reg[0] ;
  input tmp_i_39_reg_1310;
  input \icmp_reg_1319_reg[0] ;
  input \exitcond_i_reg_1348_reg[0] ;
  input or_cond_i_i_i_reg_1357;
  input \exitcond_i_reg_1348_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input dst_data_stream_0_V_full_n;
  input or_cond_i_i_reg_1393_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input src_data_stream_0_V_empty_n;
  input [1:0]\src_kernel_win_0_va_3_fu_176_reg[1] ;
  input [0:0]\src_kernel_win_0_va_2_fu_172_reg[0]_0 ;

  wire [0:0]CO;
  wire [10:0]D;
  wire [10:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_i_reg_1361;
  wire \brmerge_i_reg_1361_reg[0] ;
  wire [0:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  wire [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  wire dst_data_stream_0_V_full_n;
  wire exitcond_i_reg_13480;
  wire \exitcond_i_reg_1348[0]_i_5_n_0 ;
  wire \exitcond_i_reg_1348_reg[0] ;
  wire \exitcond_i_reg_1348_reg[0]_0 ;
  wire \icmp_reg_1319_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_i_reg_1357;
  wire or_cond_i_i_reg_1393_pp0_iter1_reg;
  wire [10:0]p_assign_2_fu_764_p2;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [7:0]ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire ram_reg_bram_0_i_32_n_0;
  wire ram_reg_bram_0_i_33_n_0;
  wire ram_reg_bram_0_i_35_n_0;
  wire ram_reg_bram_0_i_36_n_0;
  wire ram_reg_bram_0_i_37_n_0;
  wire ram_reg_bram_0_i_38_n_0;
  wire ram_reg_bram_0_i_55_n_0;
  wire [7:0]\right_border_buf_0_2_fu_188_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_200_reg[7] ;
  wire [7:0]\right_border_buf_0_5_fu_200_reg[7]_0 ;
  wire [1:0]row_assign_8_2_t_i_reg_1343;
  wire src_data_stream_0_V_empty_n;
  wire \src_kernel_win_0_va_2_fu_172_reg[0] ;
  wire [0:0]\src_kernel_win_0_va_2_fu_172_reg[0]_0 ;
  wire [1:0]\src_kernel_win_0_va_2_fu_172_reg[1] ;
  wire \src_kernel_win_0_va_2_fu_172_reg[1]_0 ;
  wire [1:0]\src_kernel_win_0_va_3_fu_176_reg[1] ;
  wire \src_kernel_win_0_va_fu_164_reg[2] ;
  wire [10:0]\t_V_2_reg_305_reg[10] ;
  wire [0:0]\t_V_2_reg_305_reg[9] ;
  wire tmp_115_i_reg_1332;
  wire \tmp_93_i_reg_1324_reg[0] ;
  wire tmp_i_39_reg_1310;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \exitcond_i_reg_1348[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .O(exitcond_i_reg_13480));
  LUT6 #(
    .INIT(64'hBFBFBFBF00BFBFBF)) 
    \exitcond_i_reg_1348[0]_i_3 
       (.I0(dst_data_stream_0_V_full_n),
        .I1(or_cond_i_i_reg_1393_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(\exitcond_i_reg_1348[0]_i_5_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(src_data_stream_0_V_empty_n),
        .O(ap_block_pp0_stage0_subdone4_in));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \exitcond_i_reg_1348[0]_i_5 
       (.I0(\icmp_reg_1319_reg[0] ),
        .I1(tmp_i_39_reg_1310),
        .I2(or_cond_i_i_i_reg_1357),
        .I3(\exitcond_i_reg_1348_reg[0] ),
        .O(\exitcond_i_reg_1348[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_s_reg_1397[2]_i_24 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[1] [1]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[1] [1]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[0]_0 ),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1397[2]_i_25 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[1] [0]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[1] [0]),
        .O(S[0]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_8}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0CAA0CAC)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_i_36_n_0),
        .I1(p_assign_2_fu_764_p2[3]),
        .I2(CO),
        .I3(ram_reg_bram_0_0),
        .I4(\t_V_2_reg_305_reg[9] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_bram_0_i_10__0
       (.I0(tmp_i_39_reg_1310),
        .I1(\icmp_reg_1319_reg[0] ),
        .I2(\exitcond_i_reg_1348_reg[0] ),
        .I3(or_cond_i_i_i_reg_1357),
        .O(ram_reg_bram_0_7));
  LUT6 #(
    .INIT(64'hFFFFE100E100E100)) 
    ram_reg_bram_0_i_11
       (.I0(\t_V_2_reg_305_reg[10] [1]),
        .I1(\t_V_2_reg_305_reg[10] [0]),
        .I2(\t_V_2_reg_305_reg[10] [2]),
        .I3(ram_reg_bram_0_i_37_n_0),
        .I4(p_assign_2_fu_764_p2[2]),
        .I5(ram_reg_bram_0_i_38_n_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00F0999900F099F0)) 
    ram_reg_bram_0_i_12
       (.I0(\t_V_2_reg_305_reg[10] [0]),
        .I1(\t_V_2_reg_305_reg[10] [1]),
        .I2(p_assign_2_fu_764_p2[1]),
        .I3(CO),
        .I4(ram_reg_bram_0_0),
        .I5(\t_V_2_reg_305_reg[9] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2022EFEE)) 
    ram_reg_bram_0_i_13
       (.I0(p_assign_2_fu_764_p2[0]),
        .I1(CO),
        .I2(ram_reg_bram_0_0),
        .I3(\t_V_2_reg_305_reg[9] ),
        .I4(\t_V_2_reg_305_reg[10] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAEAAAAA00000000)) 
    ram_reg_bram_0_i_1__1
       (.I0(\tmp_93_i_reg_1324_reg[0] ),
        .I1(tmp_i_39_reg_1310),
        .I2(\icmp_reg_1319_reg[0] ),
        .I3(\exitcond_i_reg_1348_reg[0] ),
        .I4(or_cond_i_i_i_reg_1357),
        .I5(\exitcond_i_reg_1348_reg[0]_0 ),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_2),
        .I1(\t_V_2_reg_305_reg[10] [0]),
        .O(ram_reg_bram_0_0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ram_reg_bram_0_i_27
       (.I0(\t_V_2_reg_305_reg[10] [10]),
        .I1(ram_reg_bram_0_4),
        .I2(\t_V_2_reg_305_reg[10] [8]),
        .I3(\t_V_2_reg_305_reg[10] [9]),
        .O(ram_reg_bram_0_5));
  LUT6 #(
    .INIT(64'h00010000FFFEFFFF)) 
    ram_reg_bram_0_i_28
       (.I0(\t_V_2_reg_305_reg[10] [8]),
        .I1(\t_V_2_reg_305_reg[10] [7]),
        .I2(\t_V_2_reg_305_reg[10] [5]),
        .I3(\t_V_2_reg_305_reg[10] [6]),
        .I4(ram_reg_bram_0_3),
        .I5(\t_V_2_reg_305_reg[10] [9]),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_bram_0_i_29
       (.I0(ram_reg_bram_0_6),
        .I1(\t_V_2_reg_305_reg[10] [8]),
        .I2(\t_V_2_reg_305_reg[10] [7]),
        .I3(\t_V_2_reg_305_reg[10] [10]),
        .I4(\t_V_2_reg_305_reg[10] [9]),
        .I5(ram_reg_bram_0_i_55_n_0),
        .O(ram_reg_bram_0_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__1
       (.I0(exitcond_i_reg_13480),
        .I1(ap_enable_reg_pp0_iter0),
        .O(k_buf_0_val_3_ce0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFC008C)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_0),
        .I1(p_assign_2_fu_764_p2[10]),
        .I2(\t_V_2_reg_305_reg[9] ),
        .I3(CO),
        .I4(ram_reg_bram_0_5),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_bram_0_i_30
       (.I0(\t_V_2_reg_305_reg[10] [7]),
        .I1(\t_V_2_reg_305_reg[10] [5]),
        .I2(\t_V_2_reg_305_reg[10] [6]),
        .I3(ram_reg_bram_0_3),
        .O(ram_reg_bram_0_4));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h02FD)) 
    ram_reg_bram_0_i_32
       (.I0(ram_reg_bram_0_3),
        .I1(\t_V_2_reg_305_reg[10] [5]),
        .I2(\t_V_2_reg_305_reg[10] [6]),
        .I3(\t_V_2_reg_305_reg[10] [7]),
        .O(ram_reg_bram_0_i_32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    ram_reg_bram_0_i_33
       (.I0(\t_V_2_reg_305_reg[10] [5]),
        .I1(ram_reg_bram_0_3),
        .I2(\t_V_2_reg_305_reg[10] [6]),
        .O(ram_reg_bram_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_bram_0_i_34
       (.I0(\t_V_2_reg_305_reg[10] [3]),
        .I1(\t_V_2_reg_305_reg[10] [4]),
        .I2(\t_V_2_reg_305_reg[10] [1]),
        .I3(\t_V_2_reg_305_reg[10] [2]),
        .I4(\t_V_2_reg_305_reg[10] [0]),
        .O(ram_reg_bram_0_3));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    ram_reg_bram_0_i_35
       (.I0(\t_V_2_reg_305_reg[10] [3]),
        .I1(\t_V_2_reg_305_reg[10] [1]),
        .I2(\t_V_2_reg_305_reg[10] [0]),
        .I3(\t_V_2_reg_305_reg[10] [2]),
        .I4(\t_V_2_reg_305_reg[10] [4]),
        .O(ram_reg_bram_0_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    ram_reg_bram_0_i_36
       (.I0(\t_V_2_reg_305_reg[10] [2]),
        .I1(\t_V_2_reg_305_reg[10] [0]),
        .I2(\t_V_2_reg_305_reg[10] [1]),
        .I3(\t_V_2_reg_305_reg[10] [3]),
        .O(ram_reg_bram_0_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_bram_0_i_37
       (.I0(CO),
        .I1(ram_reg_bram_0_0),
        .I2(\t_V_2_reg_305_reg[9] ),
        .O(ram_reg_bram_0_i_37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_bram_0_i_38
       (.I0(CO),
        .I1(ram_reg_bram_0_0),
        .I2(\t_V_2_reg_305_reg[9] ),
        .O(ram_reg_bram_0_i_38_n_0));
  LUT6 #(
    .INIT(64'h00C02AEA00FF22EE)) 
    ram_reg_bram_0_i_4
       (.I0(p_assign_2_fu_764_p2[9]),
        .I1(\t_V_2_reg_305_reg[9] ),
        .I2(\t_V_2_reg_305_reg[10] [0]),
        .I3(ram_reg_bram_0_1),
        .I4(CO),
        .I5(ram_reg_bram_0_2),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0F660F6F00660060)) 
    ram_reg_bram_0_i_5
       (.I0(\t_V_2_reg_305_reg[10] [8]),
        .I1(ram_reg_bram_0_4),
        .I2(CO),
        .I3(ram_reg_bram_0_0),
        .I4(\t_V_2_reg_305_reg[9] ),
        .I5(p_assign_2_fu_764_p2[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_54
       (.I0(\t_V_2_reg_305_reg[10] [5]),
        .I1(\t_V_2_reg_305_reg[10] [6]),
        .O(ram_reg_bram_0_6));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_bram_0_i_55
       (.I0(\t_V_2_reg_305_reg[10] [2]),
        .I1(\t_V_2_reg_305_reg[10] [1]),
        .I2(\t_V_2_reg_305_reg[10] [4]),
        .I3(\t_V_2_reg_305_reg[10] [3]),
        .O(ram_reg_bram_0_i_55_n_0));
  LUT5 #(
    .INIT(32'h038B03AA)) 
    ram_reg_bram_0_i_6
       (.I0(p_assign_2_fu_764_p2[7]),
        .I1(ram_reg_bram_0_0),
        .I2(ram_reg_bram_0_i_32_n_0),
        .I3(CO),
        .I4(\t_V_2_reg_305_reg[9] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0C550C5C)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_i_33_n_0),
        .I1(p_assign_2_fu_764_p2[6]),
        .I2(CO),
        .I3(ram_reg_bram_0_0),
        .I4(\t_V_2_reg_305_reg[9] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00F0666600F066F0)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_3),
        .I1(\t_V_2_reg_305_reg[10] [5]),
        .I2(p_assign_2_fu_764_p2[5]),
        .I3(CO),
        .I4(ram_reg_bram_0_0),
        .I5(\t_V_2_reg_305_reg[9] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0CAA0CAC)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_i_35_n_0),
        .I1(p_assign_2_fu_764_p2[4]),
        .I2(CO),
        .I3(ram_reg_bram_0_0),
        .I4(\t_V_2_reg_305_reg[9] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_5_fu_200[0]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_2_fu_188_reg[7] [0]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [0]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(k_buf_0_val_5_q0[0]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_5_fu_200_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_5_fu_200[1]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_2_fu_188_reg[7] [1]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [1]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(k_buf_0_val_5_q0[1]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_5_fu_200_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_5_fu_200[2]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_2_fu_188_reg[7] [2]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [2]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(k_buf_0_val_5_q0[2]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_5_fu_200_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_5_fu_200[3]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [3]),
        .I3(\right_border_buf_0_2_fu_188_reg[7] [3]),
        .I4(brmerge_i_reg_1361),
        .I5(k_buf_0_val_5_q0[3]),
        .O(\right_border_buf_0_5_fu_200_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_5_fu_200[4]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [4]),
        .I3(\right_border_buf_0_2_fu_188_reg[7] [4]),
        .I4(brmerge_i_reg_1361),
        .I5(k_buf_0_val_5_q0[4]),
        .O(\right_border_buf_0_5_fu_200_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_5_fu_200[5]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [5]),
        .I3(\right_border_buf_0_2_fu_188_reg[7] [5]),
        .I4(brmerge_i_reg_1361),
        .I5(k_buf_0_val_5_q0[5]),
        .O(\right_border_buf_0_5_fu_200_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_5_fu_200[6]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [6]),
        .I3(\right_border_buf_0_2_fu_188_reg[7] [6]),
        .I4(brmerge_i_reg_1361),
        .I5(k_buf_0_val_5_q0[6]),
        .O(\right_border_buf_0_5_fu_200_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_5_fu_200[7]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_5_fu_200_reg[7]_0 [7]),
        .I3(\right_border_buf_0_2_fu_188_reg[7] [7]),
        .I4(brmerge_i_reg_1361),
        .I5(k_buf_0_val_5_q0[7]),
        .O(\right_border_buf_0_5_fu_200_reg[7] [7]));
  LUT6 #(
    .INIT(64'h515D5D5D515D5151)) 
    \src_kernel_win_0_va_2_fu_172[0]_i_1 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[0] ),
        .I1(tmp_115_i_reg_1332),
        .I2(row_assign_8_2_t_i_reg_1343[1]),
        .I3(\brmerge_i_reg_1361_reg[0] ),
        .I4(row_assign_8_2_t_i_reg_1343[0]),
        .I5(\col_assign_1_t_i_reg_1374_reg[0] ),
        .O(\src_kernel_win_0_va_2_fu_172_reg[1] [0]));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_2_fu_172[0]_i_2 
       (.I0(brmerge_i_reg_1361),
        .I1(k_buf_0_val_5_q0[0]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_5_fu_200_reg[7]_0 [0]),
        .I4(\right_border_buf_0_2_fu_188_reg[7] [0]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[0] ));
  LUT6 #(
    .INIT(64'h5151515D5D5D515D)) 
    \src_kernel_win_0_va_2_fu_172[1]_i_1 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[1]_0 ),
        .I1(tmp_115_i_reg_1332),
        .I2(row_assign_8_2_t_i_reg_1343[1]),
        .I3(ram_reg_bram_0_9),
        .I4(row_assign_8_2_t_i_reg_1343[0]),
        .I5(ram_reg_bram_0_10),
        .O(\src_kernel_win_0_va_2_fu_172_reg[1] [1]));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_2_fu_172[1]_i_2 
       (.I0(brmerge_i_reg_1361),
        .I1(k_buf_0_val_5_q0[1]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_5_fu_200_reg[7]_0 [1]),
        .I4(\right_border_buf_0_2_fu_188_reg[7] [1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_fu_164[2]_i_3 
       (.I0(brmerge_i_reg_1361),
        .I1(k_buf_0_val_5_q0[2]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_5_fu_200_reg[7]_0 [2]),
        .I4(\right_border_buf_0_2_fu_188_reg[7] [2]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_fu_164_reg[2] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_11
   (\right_border_buf_0_3_fu_192_reg[7] ,
    O,
    \p_Val2_s_reg_1397_reg[7] ,
    \src_kernel_win_0_va_2_fu_172_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[3] ,
    \right_border_buf_0_3_fu_192_reg[7]_0 ,
    \p_Val2_s_reg_1397_reg[4] ,
    \p_Val2_s_reg_1397_reg[3] ,
    \src_kernel_win_0_va_fu_164_reg[0] ,
    \src_kernel_win_0_va_2_fu_172_reg[1] ,
    \src_kernel_win_0_va_fu_164_reg[2] ,
    \src_kernel_win_0_va_2_fu_172_reg[0] ,
    DI,
    \p_Val2_s_reg_1397_reg[5] ,
    \p_Val2_s_reg_1397_reg[7]_0 ,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    D,
    ram_reg_bram_0_0,
    \src_kernel_win_0_va_2_fu_172_reg[7]_0 ,
    \src_kernel_win_0_va_3_fu_176_reg[7] ,
    S,
    row_assign_8_2_t_i_reg_1343,
    \brmerge_i_reg_1361_reg[0] ,
    tmp_115_i_reg_1332,
    \brmerge_i_reg_1361_reg[0]_0 ,
    \brmerge_i_reg_1361_reg[0]_1 ,
    \col_assign_1_t_i_reg_1374_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[0]_0 ,
    \src_kernel_win_0_va_fu_164_reg[6] ,
    \row_assign_8_2_t_i_reg_1343_reg[0] ,
    \src_kernel_win_0_va_1_fu_168_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[6]_0 ,
    \row_assign_8_2_t_i_reg_1343_reg[0]_0 ,
    \src_kernel_win_0_va_fu_164_reg[2]_0 ,
    \src_kernel_win_0_va_fu_164_reg[2]_1 ,
    \src_kernel_win_0_va_fu_164_reg[1] ,
    \col_assign_1_t_i_reg_1374_reg[1] ,
    \right_border_buf_0_4_fu_196_reg[7] ,
    \right_border_buf_0_3_fu_192_reg[7]_1 ,
    brmerge_i_reg_1361,
    tmp_33_reg_1338,
    \brmerge_i_reg_1361_reg[0]_2 ,
    \col_assign_1_t_i_reg_1374_reg[1]_0 ,
    DOUTBDOUT,
    \col_assign_1_t_i_reg_1374_reg[1]_1 ,
    \tmp_93_1_i_reg_1328_reg[0] ,
    tmp_i_39_reg_1310,
    \icmp_reg_1319_reg[0] ,
    \exitcond_i_reg_1348_reg[0] ,
    or_cond_i_i_i_reg_1357,
    \exitcond_i_reg_1348_reg[0]_0 ,
    \tmp_115_i_reg_1332_reg[0] );
  output [7:0]\right_border_buf_0_3_fu_192_reg[7] ;
  output [7:0]O;
  output [1:0]\p_Val2_s_reg_1397_reg[7] ;
  output [5:0]\src_kernel_win_0_va_2_fu_172_reg[7] ;
  output \src_kernel_win_0_va_fu_164_reg[3] ;
  output [7:0]\right_border_buf_0_3_fu_192_reg[7]_0 ;
  output [3:0]\p_Val2_s_reg_1397_reg[4] ;
  output \p_Val2_s_reg_1397_reg[3] ;
  output \src_kernel_win_0_va_fu_164_reg[0] ;
  output \src_kernel_win_0_va_2_fu_172_reg[1] ;
  output [1:0]\src_kernel_win_0_va_fu_164_reg[2] ;
  output \src_kernel_win_0_va_2_fu_172_reg[0] ;
  output [1:0]DI;
  output \p_Val2_s_reg_1397_reg[5] ;
  output [2:0]\p_Val2_s_reg_1397_reg[7]_0 ;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]\src_kernel_win_0_va_2_fu_172_reg[7]_0 ;
  input [7:0]\src_kernel_win_0_va_3_fu_176_reg[7] ;
  input [1:0]S;
  input [1:0]row_assign_8_2_t_i_reg_1343;
  input \brmerge_i_reg_1361_reg[0] ;
  input tmp_115_i_reg_1332;
  input \brmerge_i_reg_1361_reg[0]_0 ;
  input \brmerge_i_reg_1361_reg[0]_1 ;
  input [4:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  input [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  input [2:0]\src_kernel_win_0_va_fu_164_reg[6] ;
  input \row_assign_8_2_t_i_reg_1343_reg[0] ;
  input [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  input \src_kernel_win_0_va_fu_164_reg[6]_0 ;
  input \row_assign_8_2_t_i_reg_1343_reg[0]_0 ;
  input \src_kernel_win_0_va_fu_164_reg[2]_0 ;
  input \src_kernel_win_0_va_fu_164_reg[2]_1 ;
  input [1:0]\src_kernel_win_0_va_fu_164_reg[1] ;
  input [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  input [7:0]\right_border_buf_0_4_fu_196_reg[7] ;
  input [7:0]\right_border_buf_0_3_fu_192_reg[7]_1 ;
  input brmerge_i_reg_1361;
  input [0:0]tmp_33_reg_1338;
  input \brmerge_i_reg_1361_reg[0]_2 ;
  input \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  input [0:0]DOUTBDOUT;
  input \col_assign_1_t_i_reg_1374_reg[1]_1 ;
  input \tmp_93_1_i_reg_1328_reg[0] ;
  input tmp_i_39_reg_1310;
  input \icmp_reg_1319_reg[0] ;
  input \exitcond_i_reg_1348_reg[0] ;
  input or_cond_i_i_i_reg_1357;
  input \exitcond_i_reg_1348_reg[0]_0 ;
  input [0:0]\tmp_115_i_reg_1332_reg[0] ;

  wire [10:0]D;
  wire [1:0]DI;
  wire [0:0]DOUTBDOUT;
  wire [7:0]O;
  wire [10:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire brmerge_i_reg_1361;
  wire \brmerge_i_reg_1361_reg[0] ;
  wire \brmerge_i_reg_1361_reg[0]_0 ;
  wire \brmerge_i_reg_1361_reg[0]_1 ;
  wire \brmerge_i_reg_1361_reg[0]_2 ;
  wire [4:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  wire [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  wire [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  wire \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  wire \col_assign_1_t_i_reg_1374_reg[1]_1 ;
  wire \exitcond_i_reg_1348_reg[0] ;
  wire \exitcond_i_reg_1348_reg[0]_0 ;
  wire \icmp_reg_1319_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire or_cond_i_i_i_reg_1357;
  wire \p_Val2_s_reg_1397[2]_i_12_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_13_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_14_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_15_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_16_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_17_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_18_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_19_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_20_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_21_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_22_n_0 ;
  wire \p_Val2_s_reg_1397[2]_i_23_n_0 ;
  wire \p_Val2_s_reg_1397[3]_i_3_n_0 ;
  wire \p_Val2_s_reg_1397[3]_i_4_n_0 ;
  wire \p_Val2_s_reg_1397[3]_i_5_n_0 ;
  wire \p_Val2_s_reg_1397[4]_i_2_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_29_n_0 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_0 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_1 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_2 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_3 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_5 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_6 ;
  wire \p_Val2_s_reg_1397_reg[2]_i_11_n_7 ;
  wire \p_Val2_s_reg_1397_reg[3] ;
  wire [3:0]\p_Val2_s_reg_1397_reg[4] ;
  wire \p_Val2_s_reg_1397_reg[5] ;
  wire [1:0]\p_Val2_s_reg_1397_reg[7] ;
  wire [2:0]\p_Val2_s_reg_1397_reg[7]_0 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_27_n_7 ;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7] ;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_192_reg[7]_1 ;
  wire [7:0]\right_border_buf_0_4_fu_196_reg[7] ;
  wire [1:0]row_assign_8_2_t_i_reg_1343;
  wire \row_assign_8_2_t_i_reg_1343_reg[0] ;
  wire \row_assign_8_2_t_i_reg_1343_reg[0]_0 ;
  wire [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  wire \src_kernel_win_0_va_2_fu_172[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_172[3]_i_2_n_0 ;
  wire \src_kernel_win_0_va_2_fu_172_reg[0] ;
  wire \src_kernel_win_0_va_2_fu_172_reg[1] ;
  wire [5:0]\src_kernel_win_0_va_2_fu_172_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_2_fu_172_reg[7]_0 ;
  wire [7:0]\src_kernel_win_0_va_3_fu_176_reg[7] ;
  wire \src_kernel_win_0_va_fu_164[2]_i_2_n_0 ;
  wire \src_kernel_win_0_va_fu_164_reg[0] ;
  wire [1:0]\src_kernel_win_0_va_fu_164_reg[1] ;
  wire [1:0]\src_kernel_win_0_va_fu_164_reg[2] ;
  wire \src_kernel_win_0_va_fu_164_reg[2]_0 ;
  wire \src_kernel_win_0_va_fu_164_reg[2]_1 ;
  wire \src_kernel_win_0_va_fu_164_reg[3] ;
  wire [2:0]\src_kernel_win_0_va_fu_164_reg[6] ;
  wire \src_kernel_win_0_va_fu_164_reg[6]_0 ;
  wire tmp_115_i_reg_1332;
  wire [0:0]\tmp_115_i_reg_1332_reg[0] ;
  wire [0:0]tmp_33_reg_1338;
  wire \tmp_93_1_i_reg_1328_reg[0] ;
  wire tmp_i_39_reg_1310;
  wire [3:3]\NLW_p_Val2_s_reg_1397_reg[2]_i_11_CO_UNCONNECTED ;
  wire [7:1]\NLW_p_Val2_s_reg_1397_reg[7]_i_27_CO_UNCONNECTED ;
  wire [7:2]\NLW_p_Val2_s_reg_1397_reg[7]_i_27_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00FF00F9)) 
    \p_Val2_s_reg_1397[0]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164_reg[0] ),
        .I1(\src_kernel_win_0_va_1_fu_168_reg[7] [0]),
        .I2(\src_kernel_win_0_va_fu_164_reg[6] [0]),
        .I3(\src_kernel_win_0_va_fu_164_reg[6] [2]),
        .I4(\src_kernel_win_0_va_fu_164_reg[6] [1]),
        .O(\p_Val2_s_reg_1397_reg[4] [0]));
  LUT6 #(
    .INIT(64'h55555555C33CC3C3)) 
    \p_Val2_s_reg_1397[2]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164_reg[6] [2]),
        .I1(\p_Val2_s_reg_1397[3]_i_3_n_0 ),
        .I2(\p_Val2_s_reg_1397[3]_i_4_n_0 ),
        .I3(\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .I4(\src_kernel_win_0_va_1_fu_168_reg[7] [1]),
        .I5(\src_kernel_win_0_va_fu_164_reg[6]_0 ),
        .O(\p_Val2_s_reg_1397_reg[4] [1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1397[2]_i_12 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [5]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [6]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [4]),
        .O(\p_Val2_s_reg_1397[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1397[2]_i_13 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [4]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [5]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [3]),
        .O(\p_Val2_s_reg_1397[2]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1397[2]_i_14 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [4]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [2]),
        .O(\p_Val2_s_reg_1397[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_s_reg_1397[2]_i_15 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [2]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [3]),
        .I2(\src_kernel_win_0_va_2_fu_172[3]_i_2_n_0 ),
        .O(\p_Val2_s_reg_1397[2]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \p_Val2_s_reg_1397[2]_i_16 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [1]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [2]),
        .I2(\src_kernel_win_0_va_2_fu_172[2]_i_2_n_0 ),
        .O(\p_Val2_s_reg_1397[2]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_s_reg_1397[2]_i_17 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [1]),
        .I1(\src_kernel_win_0_va_2_fu_172[2]_i_2_n_0 ),
        .I2(\src_kernel_win_0_va_3_fu_176_reg[7] [2]),
        .O(\p_Val2_s_reg_1397[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1397[2]_i_18 
       (.I0(\p_Val2_s_reg_1397[2]_i_12_n_0 ),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [7]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [5]),
        .I3(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [6]),
        .O(\p_Val2_s_reg_1397[2]_i_18_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1397[2]_i_19 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [5]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [6]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [4]),
        .I3(\p_Val2_s_reg_1397[2]_i_13_n_0 ),
        .O(\p_Val2_s_reg_1397[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1397[2]_i_20 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [4]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [5]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [3]),
        .I3(\p_Val2_s_reg_1397[2]_i_14_n_0 ),
        .O(\p_Val2_s_reg_1397[2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_Val2_s_reg_1397[2]_i_21 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [4]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7] [2]),
        .I3(\p_Val2_s_reg_1397[2]_i_15_n_0 ),
        .O(\p_Val2_s_reg_1397[2]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_s_reg_1397[2]_i_22 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [2]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [3]),
        .I2(\src_kernel_win_0_va_2_fu_172[3]_i_2_n_0 ),
        .I3(\p_Val2_s_reg_1397[2]_i_16_n_0 ),
        .O(\p_Val2_s_reg_1397[2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h96696969)) 
    \p_Val2_s_reg_1397[2]_i_23 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [1]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [2]),
        .I2(\src_kernel_win_0_va_2_fu_172[2]_i_2_n_0 ),
        .I3(\tmp_115_i_reg_1332_reg[0] ),
        .I4(\src_kernel_win_0_va_3_fu_176_reg[7] [1]),
        .O(\p_Val2_s_reg_1397[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h55555555CF0C30F3)) 
    \p_Val2_s_reg_1397[3]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164_reg[6] [2]),
        .I1(\row_assign_8_2_t_i_reg_1343_reg[0]_0 ),
        .I2(\p_Val2_s_reg_1397[3]_i_3_n_0 ),
        .I3(\p_Val2_s_reg_1397[3]_i_4_n_0 ),
        .I4(\p_Val2_s_reg_1397[3]_i_5_n_0 ),
        .I5(\src_kernel_win_0_va_fu_164_reg[6]_0 ),
        .O(\p_Val2_s_reg_1397_reg[4] [2]));
  LUT5 #(
    .INIT(32'hF22020F2)) 
    \p_Val2_s_reg_1397[3]_i_3 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7] [0]),
        .I1(\src_kernel_win_0_va_fu_164_reg[0] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[1] [0]),
        .I3(\src_kernel_win_0_va_1_fu_168_reg[7] [1]),
        .I4(\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .O(\p_Val2_s_reg_1397[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_s_reg_1397[3]_i_4 
       (.I0(\src_kernel_win_0_va_fu_164_reg[2] [1]),
        .I1(\src_kernel_win_0_va_fu_164_reg[1] [1]),
        .I2(\src_kernel_win_0_va_1_fu_168_reg[7] [2]),
        .O(\p_Val2_s_reg_1397[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1397[3]_i_5 
       (.I0(\p_Val2_s_reg_1397_reg[3] ),
        .I1(\src_kernel_win_0_va_fu_164_reg[2]_1 ),
        .O(\p_Val2_s_reg_1397[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00F6)) 
    \p_Val2_s_reg_1397[4]_i_1 
       (.I0(\p_Val2_s_reg_1397[4]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_fu_164_reg[2]_0 ),
        .I2(\src_kernel_win_0_va_fu_164_reg[6] [0]),
        .I3(\src_kernel_win_0_va_fu_164_reg[6] [2]),
        .I4(\src_kernel_win_0_va_fu_164_reg[6] [1]),
        .O(\p_Val2_s_reg_1397_reg[4] [3]));
  LUT6 #(
    .INIT(64'h000040F440F4FFFF)) 
    \p_Val2_s_reg_1397[4]_i_2 
       (.I0(\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .I1(\src_kernel_win_0_va_1_fu_168_reg[7] [1]),
        .I2(\p_Val2_s_reg_1397[3]_i_3_n_0 ),
        .I3(\p_Val2_s_reg_1397[3]_i_4_n_0 ),
        .I4(\p_Val2_s_reg_1397_reg[3] ),
        .I5(\src_kernel_win_0_va_fu_164_reg[2]_1 ),
        .O(\p_Val2_s_reg_1397[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h50CF5FCF50C05FC0)) 
    \p_Val2_s_reg_1397[5]_i_10 
       (.I0(\right_border_buf_0_3_fu_192_reg[7] [2]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1]_0 ),
        .I2(row_assign_8_2_t_i_reg_1343[0]),
        .I3(brmerge_i_reg_1361),
        .I4(DOUTBDOUT),
        .I5(\col_assign_1_t_i_reg_1374_reg[1]_1 ),
        .O(\p_Val2_s_reg_1397_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \p_Val2_s_reg_1397[5]_i_5 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7] [2]),
        .I1(\src_kernel_win_0_va_fu_164_reg[1] [1]),
        .I2(\src_kernel_win_0_va_fu_164_reg[2] [1]),
        .O(\p_Val2_s_reg_1397_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1397[7]_i_17 
       (.I0(\p_Val2_s_reg_1397_reg[3] ),
        .O(DI[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1397[7]_i_18 
       (.I0(\p_Val2_s_reg_1397[3]_i_4_n_0 ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_s_reg_1397[7]_i_23 
       (.I0(\p_Val2_s_reg_1397_reg[3] ),
        .I1(\src_kernel_win_0_va_fu_164_reg[2]_1 ),
        .O(\p_Val2_s_reg_1397_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h65)) 
    \p_Val2_s_reg_1397[7]_i_24 
       (.I0(\p_Val2_s_reg_1397[3]_i_4_n_0 ),
        .I1(\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[1] [0]),
        .O(\p_Val2_s_reg_1397_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[7]_i_26 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7] [0]),
        .I1(\src_kernel_win_0_va_fu_164_reg[0] ),
        .O(\p_Val2_s_reg_1397_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Val2_s_reg_1397[7]_i_29 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[7] [5]),
        .I1(\src_kernel_win_0_va_3_fu_176_reg[7] [7]),
        .I2(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [6]),
        .I3(\src_kernel_win_0_va_2_fu_172_reg[7]_0 [7]),
        .O(\p_Val2_s_reg_1397[7]_i_29_n_0 ));
  CARRY8 \p_Val2_s_reg_1397_reg[2]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_s_reg_1397_reg[2]_i_11_n_0 ,\p_Val2_s_reg_1397_reg[2]_i_11_n_1 ,\p_Val2_s_reg_1397_reg[2]_i_11_n_2 ,\p_Val2_s_reg_1397_reg[2]_i_11_n_3 ,\NLW_p_Val2_s_reg_1397_reg[2]_i_11_CO_UNCONNECTED [3],\p_Val2_s_reg_1397_reg[2]_i_11_n_5 ,\p_Val2_s_reg_1397_reg[2]_i_11_n_6 ,\p_Val2_s_reg_1397_reg[2]_i_11_n_7 }),
        .DI({\p_Val2_s_reg_1397[2]_i_12_n_0 ,\p_Val2_s_reg_1397[2]_i_13_n_0 ,\p_Val2_s_reg_1397[2]_i_14_n_0 ,\p_Val2_s_reg_1397[2]_i_15_n_0 ,\p_Val2_s_reg_1397[2]_i_16_n_0 ,\p_Val2_s_reg_1397[2]_i_17_n_0 ,\src_kernel_win_0_va_2_fu_172_reg[7]_0 [0],\src_kernel_win_0_va_3_fu_176_reg[7] [0]}),
        .O(O),
        .S({\p_Val2_s_reg_1397[2]_i_18_n_0 ,\p_Val2_s_reg_1397[2]_i_19_n_0 ,\p_Val2_s_reg_1397[2]_i_20_n_0 ,\p_Val2_s_reg_1397[2]_i_21_n_0 ,\p_Val2_s_reg_1397[2]_i_22_n_0 ,\p_Val2_s_reg_1397[2]_i_23_n_0 ,S}));
  CARRY8 \p_Val2_s_reg_1397_reg[7]_i_27 
       (.CI(\p_Val2_s_reg_1397_reg[2]_i_11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_s_reg_1397_reg[7]_i_27_CO_UNCONNECTED [7:1],\p_Val2_s_reg_1397_reg[7]_i_27_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\src_kernel_win_0_va_2_fu_172_reg[7]_0 [7]}),
        .O({\NLW_p_Val2_s_reg_1397_reg[7]_i_27_O_UNCONNECTED [7:2],\p_Val2_s_reg_1397_reg[7] }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\p_Val2_s_reg_1397[7]_i_29_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],\right_border_buf_0_3_fu_192_reg[7] }),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({k_buf_0_val_4_ce1,k_buf_0_val_4_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAEAAAAA00000000)) 
    ram_reg_bram_0_i_1__0
       (.I0(\tmp_93_1_i_reg_1328_reg[0] ),
        .I1(tmp_i_39_reg_1310),
        .I2(\icmp_reg_1319_reg[0] ),
        .I3(\exitcond_i_reg_1348_reg[0] ),
        .I4(or_cond_i_i_i_reg_1357),
        .I5(\exitcond_i_reg_1348_reg[0]_0 ),
        .O(k_buf_0_val_4_ce1));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_3_fu_192[0]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_4_fu_196_reg[7] [0]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [0]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(\right_border_buf_0_3_fu_192_reg[7] [0]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF00D8000000D8)) 
    \right_border_buf_0_3_fu_192[1]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_4_fu_196_reg[7] [1]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [1]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(brmerge_i_reg_1361),
        .I5(\right_border_buf_0_3_fu_192_reg[7] [1]),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_3_fu_192[2]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_4_fu_196_reg[7] [2]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [2]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(\right_border_buf_0_3_fu_192_reg[7] [2]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_3_fu_192[3]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_4_fu_196_reg[7] [3]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [3]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(\right_border_buf_0_3_fu_192_reg[7] [3]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_3_fu_192[4]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [4]),
        .I3(\right_border_buf_0_4_fu_196_reg[7] [4]),
        .I4(brmerge_i_reg_1361),
        .I5(\right_border_buf_0_3_fu_192_reg[7] [4]),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_3_fu_192[5]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [5]),
        .I3(\right_border_buf_0_4_fu_196_reg[7] [5]),
        .I4(brmerge_i_reg_1361),
        .I5(\right_border_buf_0_3_fu_192_reg[7] [5]),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_3_fu_192[6]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [6]),
        .I3(\right_border_buf_0_4_fu_196_reg[7] [6]),
        .I4(brmerge_i_reg_1361),
        .I5(\right_border_buf_0_3_fu_192_reg[7] [6]),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_3_fu_192[7]_i_2 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_3_fu_192_reg[7]_1 [7]),
        .I3(\right_border_buf_0_4_fu_196_reg[7] [7]),
        .I4(brmerge_i_reg_1361),
        .I5(\right_border_buf_0_3_fu_192_reg[7] [7]),
        .O(\right_border_buf_0_3_fu_192_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_2_fu_172[0]_i_3 
       (.I0(brmerge_i_reg_1361),
        .I1(\right_border_buf_0_3_fu_192_reg[7] [0]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_3_fu_192_reg[7]_1 [0]),
        .I4(\right_border_buf_0_4_fu_196_reg[7] [0]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[0] ));
  LUT6 #(
    .INIT(64'h7474777774777477)) 
    \src_kernel_win_0_va_2_fu_172[1]_i_4 
       (.I0(\right_border_buf_0_3_fu_192_reg[7] [1]),
        .I1(brmerge_i_reg_1361),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_3_fu_192_reg[7]_1 [1]),
        .I4(\right_border_buf_0_4_fu_196_reg[7] [1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_2_fu_172[2]_i_1 
       (.I0(\src_kernel_win_0_va_2_fu_172[2]_i_2_n_0 ),
        .O(\src_kernel_win_0_va_2_fu_172_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_2_fu_172[2]_i_2 
       (.I0(\src_kernel_win_0_va_fu_164[2]_i_2_n_0 ),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\brmerge_i_reg_1361_reg[0] ),
        .I3(tmp_115_i_reg_1332),
        .I4(row_assign_8_2_t_i_reg_1343[1]),
        .I5(\brmerge_i_reg_1361_reg[0]_0 ),
        .O(\src_kernel_win_0_va_2_fu_172[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_2_fu_172[3]_i_1 
       (.I0(\src_kernel_win_0_va_2_fu_172[3]_i_2_n_0 ),
        .O(\src_kernel_win_0_va_2_fu_172_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0000B800FFFFB8FF)) 
    \src_kernel_win_0_va_2_fu_172[3]_i_2 
       (.I0(\src_kernel_win_0_va_fu_164_reg[3] ),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\brmerge_i_reg_1361_reg[0]_1 ),
        .I3(tmp_115_i_reg_1332),
        .I4(row_assign_8_2_t_i_reg_1343[1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[0] [0]),
        .O(\src_kernel_win_0_va_2_fu_172[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_2_fu_172[4]_i_1 
       (.I0(\right_border_buf_0_3_fu_192_reg[7]_0 [4]),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\col_assign_1_t_i_reg_1374_reg[0]_0 [1]),
        .I3(tmp_115_i_reg_1332),
        .I4(row_assign_8_2_t_i_reg_1343[1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[0] [1]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_2_fu_172[5]_i_1 
       (.I0(\right_border_buf_0_3_fu_192_reg[7]_0 [5]),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\col_assign_1_t_i_reg_1374_reg[0]_0 [2]),
        .I3(tmp_115_i_reg_1332),
        .I4(row_assign_8_2_t_i_reg_1343[1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[0] [2]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_2_fu_172[6]_i_1 
       (.I0(\right_border_buf_0_3_fu_192_reg[7]_0 [6]),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\col_assign_1_t_i_reg_1374_reg[0]_0 [3]),
        .I3(tmp_115_i_reg_1332),
        .I4(row_assign_8_2_t_i_reg_1343[1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[0] [3]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_2_fu_172[7]_i_1 
       (.I0(\right_border_buf_0_3_fu_192_reg[7]_0 [7]),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\col_assign_1_t_i_reg_1374_reg[0]_0 [4]),
        .I3(tmp_115_i_reg_1332),
        .I4(row_assign_8_2_t_i_reg_1343[1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[0] [4]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_fu_164[0]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164_reg[0] ),
        .O(\src_kernel_win_0_va_fu_164_reg[2] [0]));
  LUT6 #(
    .INIT(64'hF8080000FB0BFFFF)) 
    \src_kernel_win_0_va_fu_164[0]_i_2 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[0] ),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(tmp_33_reg_1338),
        .I3(\brmerge_i_reg_1361_reg[0]_2 ),
        .I4(tmp_115_i_reg_1332),
        .I5(\col_assign_1_t_i_reg_1374_reg[0]_0 [0]),
        .O(\src_kernel_win_0_va_fu_164_reg[0] ));
  LUT6 #(
    .INIT(64'h0F0F00FF447700FF)) 
    \src_kernel_win_0_va_fu_164[2]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164[2]_i_2_n_0 ),
        .I1(row_assign_8_2_t_i_reg_1343[0]),
        .I2(\brmerge_i_reg_1361_reg[0]_0 ),
        .I3(\brmerge_i_reg_1361_reg[0] ),
        .I4(tmp_115_i_reg_1332),
        .I5(tmp_33_reg_1338),
        .O(\src_kernel_win_0_va_fu_164_reg[2] [1]));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_fu_164[2]_i_2 
       (.I0(brmerge_i_reg_1361),
        .I1(\right_border_buf_0_3_fu_192_reg[7] [2]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_3_fu_192_reg[7]_1 [2]),
        .I4(\right_border_buf_0_4_fu_196_reg[7] [2]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_fu_164[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_fu_164[3]_i_3 
       (.I0(brmerge_i_reg_1361),
        .I1(\right_border_buf_0_3_fu_192_reg[7] [3]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_3_fu_192_reg[7]_1 [3]),
        .I4(\right_border_buf_0_4_fu_196_reg[7] [3]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_fu_164_reg[3] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_bkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D_k_buf_0_bkb_ram_12
   (DOUTBDOUT,
    O,
    \right_border_buf_0_s_fu_180_reg[7] ,
    \p_Val2_s_reg_1397_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[5] ,
    \src_kernel_win_0_va_fu_164_reg[3] ,
    \src_kernel_win_0_va_fu_164_reg[1] ,
    \p_Val2_s_reg_1397_reg[3] ,
    tmp_140_2_2_cast_i_c_fu_1061_p1,
    \src_kernel_win_0_va_2_fu_172_reg[1] ,
    \p_Val2_s_reg_1397_reg[3]_0 ,
    \src_kernel_win_0_va_fu_164_reg[3]_0 ,
    \src_kernel_win_0_va_fu_164_reg[2] ,
    \p_Val2_s_reg_1397_reg[4] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    D,
    DINADIN,
    DI,
    S,
    \src_kernel_win_0_va_1_fu_168_reg[7] ,
    \src_kernel_win_0_va_fu_164_reg[7] ,
    \col_assign_1_t_i_reg_1374_reg[1] ,
    \right_border_buf_0_1_fu_184_reg[7] ,
    \right_border_buf_0_s_fu_180_reg[7]_0 ,
    brmerge_i_reg_1361,
    \src_kernel_win_0_va_fu_164_reg[7]_0 ,
    \row_assign_8_2_t_i_reg_1343_reg[0] ,
    \src_kernel_win_0_va_fu_164_reg[6] ,
    \src_kernel_win_0_va_1_fu_168_reg[7]_0 ,
    \src_kernel_win_0_va_fu_164_reg[1]_0 ,
    row_assign_8_2_t_i_reg_1343,
    ram_reg_bram_0_0,
    \brmerge_i_reg_1361_reg[0] ,
    tmp_33_reg_1338,
    tmp_115_i_reg_1332,
    \col_assign_1_t_i_reg_1374_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[0]_0 ,
    \brmerge_i_reg_1361_reg[0]_0 ,
    \right_border_buf_0_1_fu_184_reg[0] ,
    \col_assign_1_t_i_reg_1374_reg[1]_0 ,
    ram_reg_bram_0_1,
    \brmerge_i_reg_1361_reg[0]_1 ,
    \brmerge_i_reg_1361_reg[0]_2 ,
    ram_reg_bram_0_2);
  output [7:0]DOUTBDOUT;
  output [2:0]O;
  output [7:0]\right_border_buf_0_s_fu_180_reg[7] ;
  output [3:0]\p_Val2_s_reg_1397_reg[7] ;
  output \src_kernel_win_0_va_fu_164_reg[5] ;
  output \src_kernel_win_0_va_fu_164_reg[3] ;
  output \src_kernel_win_0_va_fu_164_reg[1] ;
  output \p_Val2_s_reg_1397_reg[3] ;
  output [3:0]tmp_140_2_2_cast_i_c_fu_1061_p1;
  output \src_kernel_win_0_va_2_fu_172_reg[1] ;
  output \p_Val2_s_reg_1397_reg[3]_0 ;
  output \src_kernel_win_0_va_fu_164_reg[3]_0 ;
  output \src_kernel_win_0_va_fu_164_reg[2] ;
  output \p_Val2_s_reg_1397_reg[4] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]D;
  input [7:0]DINADIN;
  input [3:0]DI;
  input [2:0]S;
  input [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  input [0:0]\src_kernel_win_0_va_fu_164_reg[7] ;
  input [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  input [7:0]\right_border_buf_0_1_fu_184_reg[7] ;
  input [7:0]\right_border_buf_0_s_fu_180_reg[7]_0 ;
  input brmerge_i_reg_1361;
  input [7:0]\src_kernel_win_0_va_fu_164_reg[7]_0 ;
  input \row_assign_8_2_t_i_reg_1343_reg[0] ;
  input \src_kernel_win_0_va_fu_164_reg[6] ;
  input [5:0]\src_kernel_win_0_va_1_fu_168_reg[7]_0 ;
  input \src_kernel_win_0_va_fu_164_reg[1]_0 ;
  input [0:0]row_assign_8_2_t_i_reg_1343;
  input ram_reg_bram_0_0;
  input \brmerge_i_reg_1361_reg[0] ;
  input [0:0]tmp_33_reg_1338;
  input tmp_115_i_reg_1332;
  input [3:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  input [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  input \brmerge_i_reg_1361_reg[0]_0 ;
  input \right_border_buf_0_1_fu_184_reg[0] ;
  input \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  input [0:0]ram_reg_bram_0_1;
  input \brmerge_i_reg_1361_reg[0]_1 ;
  input \brmerge_i_reg_1361_reg[0]_2 ;
  input ram_reg_bram_0_2;

  wire [10:0]D;
  wire [3:0]DI;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [2:0]O;
  wire [10:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_i_reg_1361;
  wire \brmerge_i_reg_1361_reg[0] ;
  wire \brmerge_i_reg_1361_reg[0]_0 ;
  wire \brmerge_i_reg_1361_reg[0]_1 ;
  wire \brmerge_i_reg_1361_reg[0]_2 ;
  wire [3:0]\col_assign_1_t_i_reg_1374_reg[0] ;
  wire [4:0]\col_assign_1_t_i_reg_1374_reg[0]_0 ;
  wire [1:0]\col_assign_1_t_i_reg_1374_reg[1] ;
  wire \col_assign_1_t_i_reg_1374_reg[1]_0 ;
  wire k_buf_0_val_3_ce0;
  wire \p_Val2_s_reg_1397[1]_i_2_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_2_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_3_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_4_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_6_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_7_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_8_n_0 ;
  wire \p_Val2_s_reg_1397[5]_i_9_n_0 ;
  wire \p_Val2_s_reg_1397[6]_i_2_n_0 ;
  wire \p_Val2_s_reg_1397[6]_i_3_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_10_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_12_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_13_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_14_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_15_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_16_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_19_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_20_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_21_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_22_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_25_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_3_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_4_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_6_n_0 ;
  wire \p_Val2_s_reg_1397[7]_i_7_n_0 ;
  wire \p_Val2_s_reg_1397_reg[3] ;
  wire \p_Val2_s_reg_1397_reg[3]_0 ;
  wire \p_Val2_s_reg_1397_reg[4] ;
  wire [3:0]\p_Val2_s_reg_1397_reg[7] ;
  wire \p_Val2_s_reg_1397_reg[7]_i_5_n_6 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_5_n_7 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_0 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_1 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_2 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_3 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_5 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_6 ;
  wire \p_Val2_s_reg_1397_reg[7]_i_8_n_7 ;
  wire ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire \right_border_buf_0_1_fu_184_reg[0] ;
  wire [7:0]\right_border_buf_0_1_fu_184_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_180_reg[7] ;
  wire [7:0]\right_border_buf_0_s_fu_180_reg[7]_0 ;
  wire [0:0]row_assign_8_2_t_i_reg_1343;
  wire \row_assign_8_2_t_i_reg_1343_reg[0] ;
  wire [2:0]\src_kernel_win_0_va_1_fu_168_reg[7] ;
  wire [5:0]\src_kernel_win_0_va_1_fu_168_reg[7]_0 ;
  wire \src_kernel_win_0_va_2_fu_172_reg[1] ;
  wire \src_kernel_win_0_va_fu_164_reg[1] ;
  wire \src_kernel_win_0_va_fu_164_reg[1]_0 ;
  wire \src_kernel_win_0_va_fu_164_reg[2] ;
  wire \src_kernel_win_0_va_fu_164_reg[3] ;
  wire \src_kernel_win_0_va_fu_164_reg[3]_0 ;
  wire \src_kernel_win_0_va_fu_164_reg[5] ;
  wire \src_kernel_win_0_va_fu_164_reg[6] ;
  wire [0:0]\src_kernel_win_0_va_fu_164_reg[7] ;
  wire [7:0]\src_kernel_win_0_va_fu_164_reg[7]_0 ;
  wire tmp_115_i_reg_1332;
  wire [3:0]tmp_140_2_2_cast_i_c_fu_1061_p1;
  wire [0:0]tmp_33_reg_1338;
  wire [7:2]\NLW_p_Val2_s_reg_1397_reg[7]_i_5_CO_UNCONNECTED ;
  wire [7:3]\NLW_p_Val2_s_reg_1397_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_s_reg_1397_reg[7]_i_8_CO_UNCONNECTED ;
  wire [7:0]\NLW_p_Val2_s_reg_1397_reg[7]_i_8_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h555555553CC33C3C)) 
    \p_Val2_s_reg_1397[1]_i_1 
       (.I0(O[2]),
        .I1(\src_kernel_win_0_va_fu_164_reg[7]_0 [0]),
        .I2(\p_Val2_s_reg_1397[1]_i_2_n_0 ),
        .I3(\row_assign_8_2_t_i_reg_1343_reg[0] ),
        .I4(DI[0]),
        .I5(\src_kernel_win_0_va_fu_164_reg[6] ),
        .O(\p_Val2_s_reg_1397_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_s_reg_1397[1]_i_2 
       (.I0(\src_kernel_win_0_va_fu_164_reg[1] ),
        .I1(DI[1]),
        .O(\p_Val2_s_reg_1397[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_Val2_s_reg_1397[3]_i_2 
       (.I0(\src_kernel_win_0_va_fu_164_reg[1] ),
        .I1(DI[1]),
        .O(\p_Val2_s_reg_1397_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Val2_s_reg_1397[4]_i_3 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [1]),
        .I1(\src_kernel_win_0_va_fu_164_reg[3] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [2]),
        .I3(\p_Val2_s_reg_1397[5]_i_6_n_0 ),
        .O(\p_Val2_s_reg_1397_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_s_reg_1397[4]_i_4 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [1]),
        .I1(\src_kernel_win_0_va_fu_164_reg[7]_0 [2]),
        .I2(\src_kernel_win_0_va_fu_164_reg[3] ),
        .O(\p_Val2_s_reg_1397_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00FF00F6)) 
    \p_Val2_s_reg_1397[5]_i_1 
       (.I0(\p_Val2_s_reg_1397[5]_i_2_n_0 ),
        .I1(\p_Val2_s_reg_1397[5]_i_3_n_0 ),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[1]),
        .O(\p_Val2_s_reg_1397_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFBFBB2B2202000)) 
    \p_Val2_s_reg_1397[5]_i_2 
       (.I0(\p_Val2_s_reg_1397[5]_i_4_n_0 ),
        .I1(\src_kernel_win_0_va_fu_164_reg[1]_0 ),
        .I2(\src_kernel_win_0_va_fu_164_reg[3] ),
        .I3(\src_kernel_win_0_va_fu_164_reg[7]_0 [2]),
        .I4(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [1]),
        .I5(\p_Val2_s_reg_1397[5]_i_6_n_0 ),
        .O(\p_Val2_s_reg_1397[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_s_reg_1397[5]_i_3 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .I3(\p_Val2_s_reg_1397[7]_i_6_n_0 ),
        .O(\p_Val2_s_reg_1397[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000FDD4FDD44000)) 
    \p_Val2_s_reg_1397[5]_i_4 
       (.I0(\src_kernel_win_0_va_fu_164_reg[1] ),
        .I1(DI[1]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [0]),
        .I3(\p_Val2_s_reg_1397[5]_i_7_n_0 ),
        .I4(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [0]),
        .I5(\p_Val2_s_reg_1397[5]_i_8_n_0 ),
        .O(\p_Val2_s_reg_1397[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_s_reg_1397[5]_i_6 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [2]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[1]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [3]),
        .O(\p_Val2_s_reg_1397[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h08A8080808A8A8A8)) 
    \p_Val2_s_reg_1397[5]_i_7 
       (.I0(DI[0]),
        .I1(\right_border_buf_0_s_fu_180_reg[7] [0]),
        .I2(tmp_115_i_reg_1332),
        .I3(\brmerge_i_reg_1361_reg[0]_0 ),
        .I4(tmp_33_reg_1338),
        .I5(\p_Val2_s_reg_1397[5]_i_9_n_0 ),
        .O(\p_Val2_s_reg_1397[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAA56A659A955A55)) 
    \p_Val2_s_reg_1397[5]_i_8 
       (.I0(\src_kernel_win_0_va_fu_164_reg[7]_0 [1]),
        .I1(tmp_33_reg_1338),
        .I2(tmp_115_i_reg_1332),
        .I3(\src_kernel_win_0_va_fu_164_reg[2] ),
        .I4(\brmerge_i_reg_1361_reg[0]_2 ),
        .I5(ram_reg_bram_0_2),
        .O(\p_Val2_s_reg_1397[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0101F1F1F505F505)) 
    \p_Val2_s_reg_1397[5]_i_9 
       (.I0(\right_border_buf_0_1_fu_184_reg[0] ),
        .I1(DOUTBDOUT[0]),
        .I2(row_assign_8_2_t_i_reg_1343),
        .I3(\col_assign_1_t_i_reg_1374_reg[1]_0 ),
        .I4(ram_reg_bram_0_1),
        .I5(brmerge_i_reg_1361),
        .O(\p_Val2_s_reg_1397[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00F6)) 
    \p_Val2_s_reg_1397[6]_i_1 
       (.I0(\p_Val2_s_reg_1397[6]_i_2_n_0 ),
        .I1(\p_Val2_s_reg_1397[6]_i_3_n_0 ),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[1]),
        .O(\p_Val2_s_reg_1397_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h9600FF96)) 
    \p_Val2_s_reg_1397[6]_i_2 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .I3(\p_Val2_s_reg_1397[5]_i_2_n_0 ),
        .I4(\p_Val2_s_reg_1397[7]_i_6_n_0 ),
        .O(\p_Val2_s_reg_1397[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Val2_s_reg_1397[6]_i_3 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .I3(\p_Val2_s_reg_1397[7]_i_7_n_0 ),
        .O(\p_Val2_s_reg_1397[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1397[7]_i_10 
       (.I0(\src_kernel_win_0_va_fu_164_reg[7]_0 [6]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[3]),
        .I2(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [5]),
        .O(\p_Val2_s_reg_1397[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_Val2_s_reg_1397[7]_i_12 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [5]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[3]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [6]),
        .I3(\src_kernel_win_0_va_1_fu_168_reg[7] [0]),
        .I4(\src_kernel_win_0_va_fu_164_reg[7]_0 [7]),
        .O(\p_Val2_s_reg_1397[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \p_Val2_s_reg_1397[7]_i_13 
       (.I0(\src_kernel_win_0_va_fu_164_reg[7]_0 [5]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[2]),
        .I2(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [4]),
        .O(\p_Val2_s_reg_1397[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_s_reg_1397[7]_i_14 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [4]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[2]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [5]),
        .O(\p_Val2_s_reg_1397[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_s_reg_1397[7]_i_15 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .O(\p_Val2_s_reg_1397[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_s_reg_1397[7]_i_16 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [2]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[1]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [3]),
        .O(\p_Val2_s_reg_1397[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_s_reg_1397[7]_i_19 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [4]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[2]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [5]),
        .I3(\src_kernel_win_0_va_fu_164_reg[7]_0 [6]),
        .I4(tmp_140_2_2_cast_i_c_fu_1061_p1[3]),
        .I5(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [5]),
        .O(\p_Val2_s_reg_1397[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00F6)) 
    \p_Val2_s_reg_1397[7]_i_2 
       (.I0(\p_Val2_s_reg_1397[7]_i_3_n_0 ),
        .I1(\p_Val2_s_reg_1397[7]_i_4_n_0 ),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[1]),
        .O(\p_Val2_s_reg_1397_reg[7] [3]));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Val2_s_reg_1397[7]_i_20 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .I3(\p_Val2_s_reg_1397[7]_i_7_n_0 ),
        .O(\p_Val2_s_reg_1397[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \p_Val2_s_reg_1397[7]_i_21 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I1(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .I3(\p_Val2_s_reg_1397[7]_i_6_n_0 ),
        .O(\p_Val2_s_reg_1397[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \p_Val2_s_reg_1397[7]_i_22 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [1]),
        .I1(\src_kernel_win_0_va_fu_164_reg[3] ),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [2]),
        .I3(\p_Val2_s_reg_1397[5]_i_6_n_0 ),
        .O(\p_Val2_s_reg_1397[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \p_Val2_s_reg_1397[7]_i_25 
       (.I0(\src_kernel_win_0_va_fu_164_reg[1] ),
        .I1(\src_kernel_win_0_va_fu_164_reg[7]_0 [0]),
        .I2(DI[1]),
        .O(\p_Val2_s_reg_1397[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFEE8FFFE8000E880)) 
    \p_Val2_s_reg_1397[7]_i_3 
       (.I0(\p_Val2_s_reg_1397[5]_i_2_n_0 ),
        .I1(\src_kernel_win_0_va_fu_164_reg[7]_0 [4]),
        .I2(\src_kernel_win_0_va_fu_164_reg[5] ),
        .I3(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [3]),
        .I4(\p_Val2_s_reg_1397[7]_i_6_n_0 ),
        .I5(\p_Val2_s_reg_1397[7]_i_7_n_0 ),
        .O(\p_Val2_s_reg_1397[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \p_Val2_s_reg_1397[7]_i_4 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [4]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[2]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [5]),
        .I3(\src_kernel_win_0_va_fu_164_reg[7]_0 [6]),
        .I4(tmp_140_2_2_cast_i_c_fu_1061_p1[3]),
        .I5(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [5]),
        .O(\p_Val2_s_reg_1397[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \p_Val2_s_reg_1397[7]_i_6 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [2]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[1]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [3]),
        .O(\p_Val2_s_reg_1397[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \p_Val2_s_reg_1397[7]_i_7 
       (.I0(\src_kernel_win_0_va_1_fu_168_reg[7]_0 [4]),
        .I1(tmp_140_2_2_cast_i_c_fu_1061_p1[2]),
        .I2(\src_kernel_win_0_va_fu_164_reg[7]_0 [5]),
        .O(\p_Val2_s_reg_1397[7]_i_7_n_0 ));
  CARRY8 \p_Val2_s_reg_1397_reg[7]_i_5 
       (.CI(\p_Val2_s_reg_1397_reg[7]_i_8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_Val2_s_reg_1397_reg[7]_i_5_CO_UNCONNECTED [7:2],\p_Val2_s_reg_1397_reg[7]_i_5_n_6 ,\p_Val2_s_reg_1397_reg[7]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\src_kernel_win_0_va_1_fu_168_reg[7] [1],\p_Val2_s_reg_1397[7]_i_10_n_0 }),
        .O({\NLW_p_Val2_s_reg_1397_reg[7]_i_5_O_UNCONNECTED [7:3],O}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\src_kernel_win_0_va_1_fu_168_reg[7] [2],\src_kernel_win_0_va_fu_164_reg[7] ,\p_Val2_s_reg_1397[7]_i_12_n_0 }));
  CARRY8 \p_Val2_s_reg_1397_reg[7]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_Val2_s_reg_1397_reg[7]_i_8_n_0 ,\p_Val2_s_reg_1397_reg[7]_i_8_n_1 ,\p_Val2_s_reg_1397_reg[7]_i_8_n_2 ,\p_Val2_s_reg_1397_reg[7]_i_8_n_3 ,\NLW_p_Val2_s_reg_1397_reg[7]_i_8_CO_UNCONNECTED [3],\p_Val2_s_reg_1397_reg[7]_i_8_n_5 ,\p_Val2_s_reg_1397_reg[7]_i_8_n_6 ,\p_Val2_s_reg_1397_reg[7]_i_8_n_7 }),
        .DI({\p_Val2_s_reg_1397[7]_i_13_n_0 ,\p_Val2_s_reg_1397[7]_i_14_n_0 ,\p_Val2_s_reg_1397[7]_i_15_n_0 ,\p_Val2_s_reg_1397[7]_i_16_n_0 ,DI}),
        .O(\NLW_p_Val2_s_reg_1397_reg[7]_i_8_O_UNCONNECTED [7:0]),
        .S({\p_Val2_s_reg_1397[7]_i_19_n_0 ,\p_Val2_s_reg_1397[7]_i_20_n_0 ,\p_Val2_s_reg_1397[7]_i_21_n_0 ,\p_Val2_s_reg_1397[7]_i_22_n_0 ,S[2:1],\p_Val2_s_reg_1397[7]_i_25_n_0 ,S[0]}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_s_fu_180[0]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [0]),
        .I3(\right_border_buf_0_1_fu_184_reg[7] [0]),
        .I4(brmerge_i_reg_1361),
        .I5(DOUTBDOUT[0]),
        .O(\right_border_buf_0_s_fu_180_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFF00D8000000D8)) 
    \right_border_buf_0_s_fu_180[1]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_1_fu_184_reg[7] [1]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [1]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(brmerge_i_reg_1361),
        .I5(DOUTBDOUT[1]),
        .O(\right_border_buf_0_s_fu_180_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_s_fu_180[2]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_1_fu_184_reg[7] [2]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [2]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(DOUTBDOUT[2]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_s_fu_180_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFF000000D800D8)) 
    \right_border_buf_0_s_fu_180[3]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\right_border_buf_0_1_fu_184_reg[7] [3]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [3]),
        .I3(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I4(DOUTBDOUT[3]),
        .I5(brmerge_i_reg_1361),
        .O(\right_border_buf_0_s_fu_180_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_s_fu_180[4]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [4]),
        .I3(\right_border_buf_0_1_fu_184_reg[7] [4]),
        .I4(brmerge_i_reg_1361),
        .I5(DOUTBDOUT[4]),
        .O(\right_border_buf_0_s_fu_180_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_s_fu_180[5]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [5]),
        .I3(\right_border_buf_0_1_fu_184_reg[7] [5]),
        .I4(brmerge_i_reg_1361),
        .I5(DOUTBDOUT[5]),
        .O(\right_border_buf_0_s_fu_180_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_s_fu_180[6]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [6]),
        .I3(\right_border_buf_0_1_fu_184_reg[7] [6]),
        .I4(brmerge_i_reg_1361),
        .I5(DOUTBDOUT[6]),
        .O(\right_border_buf_0_s_fu_180_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \right_border_buf_0_s_fu_180[7]_i_1 
       (.I0(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .I1(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I2(\right_border_buf_0_s_fu_180_reg[7]_0 [7]),
        .I3(\right_border_buf_0_1_fu_184_reg[7] [7]),
        .I4(brmerge_i_reg_1361),
        .I5(DOUTBDOUT[7]),
        .O(\right_border_buf_0_s_fu_180_reg[7] [7]));
  LUT6 #(
    .INIT(64'h7474777774777477)) 
    \src_kernel_win_0_va_2_fu_172[1]_i_3 
       (.I0(DOUTBDOUT[1]),
        .I1(brmerge_i_reg_1361),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_s_fu_180_reg[7]_0 [1]),
        .I4(\right_border_buf_0_1_fu_184_reg[7] [1]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_2_fu_172_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \src_kernel_win_0_va_fu_164[1]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164_reg[1] ),
        .O(tmp_140_2_2_cast_i_c_fu_1061_p1[0]));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \src_kernel_win_0_va_fu_164[1]_i_2 
       (.I0(\src_kernel_win_0_va_2_fu_172_reg[1] ),
        .I1(row_assign_8_2_t_i_reg_1343),
        .I2(ram_reg_bram_0_0),
        .I3(\brmerge_i_reg_1361_reg[0] ),
        .I4(tmp_33_reg_1338),
        .I5(tmp_115_i_reg_1332),
        .O(\src_kernel_win_0_va_fu_164_reg[1] ));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_fu_164[2]_i_4 
       (.I0(brmerge_i_reg_1361),
        .I1(DOUTBDOUT[2]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_s_fu_180_reg[7]_0 [2]),
        .I4(\right_border_buf_0_1_fu_184_reg[7] [2]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_fu_164_reg[2] ));
  LUT6 #(
    .INIT(64'hFF001D1D55555555)) 
    \src_kernel_win_0_va_fu_164[3]_i_1 
       (.I0(\src_kernel_win_0_va_fu_164_reg[3]_0 ),
        .I1(row_assign_8_2_t_i_reg_1343),
        .I2(\brmerge_i_reg_1361_reg[0]_1 ),
        .I3(\col_assign_1_t_i_reg_1374_reg[0]_0 [0]),
        .I4(tmp_33_reg_1338),
        .I5(tmp_115_i_reg_1332),
        .O(\src_kernel_win_0_va_fu_164_reg[3] ));
  LUT6 #(
    .INIT(64'h7272777772777277)) 
    \src_kernel_win_0_va_fu_164[3]_i_2 
       (.I0(brmerge_i_reg_1361),
        .I1(DOUTBDOUT[3]),
        .I2(\col_assign_1_t_i_reg_1374_reg[1] [1]),
        .I3(\right_border_buf_0_s_fu_180_reg[7]_0 [3]),
        .I4(\right_border_buf_0_1_fu_184_reg[7] [3]),
        .I5(\col_assign_1_t_i_reg_1374_reg[1] [0]),
        .O(\src_kernel_win_0_va_fu_164_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \src_kernel_win_0_va_fu_164[4]_i_1 
       (.I0(\right_border_buf_0_s_fu_180_reg[7] [4]),
        .I1(row_assign_8_2_t_i_reg_1343),
        .I2(\col_assign_1_t_i_reg_1374_reg[0] [0]),
        .I3(\col_assign_1_t_i_reg_1374_reg[0]_0 [1]),
        .I4(tmp_33_reg_1338),
        .I5(tmp_115_i_reg_1332),
        .O(tmp_140_2_2_cast_i_c_fu_1061_p1[1]));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \src_kernel_win_0_va_fu_164[5]_i_1 
       (.I0(\right_border_buf_0_s_fu_180_reg[7] [5]),
        .I1(row_assign_8_2_t_i_reg_1343),
        .I2(\col_assign_1_t_i_reg_1374_reg[0] [1]),
        .I3(\col_assign_1_t_i_reg_1374_reg[0]_0 [2]),
        .I4(tmp_33_reg_1338),
        .I5(tmp_115_i_reg_1332),
        .O(\src_kernel_win_0_va_fu_164_reg[5] ));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \src_kernel_win_0_va_fu_164[6]_i_1 
       (.I0(\right_border_buf_0_s_fu_180_reg[7] [6]),
        .I1(row_assign_8_2_t_i_reg_1343),
        .I2(\col_assign_1_t_i_reg_1374_reg[0] [2]),
        .I3(\col_assign_1_t_i_reg_1374_reg[0]_0 [3]),
        .I4(tmp_33_reg_1338),
        .I5(tmp_115_i_reg_1332),
        .O(tmp_140_2_2_cast_i_c_fu_1061_p1[2]));
  LUT6 #(
    .INIT(64'hFF00E2E2AAAAAAAA)) 
    \src_kernel_win_0_va_fu_164[7]_i_2 
       (.I0(\right_border_buf_0_s_fu_180_reg[7] [7]),
        .I1(row_assign_8_2_t_i_reg_1343),
        .I2(\col_assign_1_t_i_reg_1374_reg[0] [3]),
        .I3(\col_assign_1_t_i_reg_1374_reg[0]_0 [4]),
        .I4(tmp_33_reg_1338),
        .I5(tmp_115_i_reg_1332),
        .O(tmp_140_2_2_cast_i_c_fu_1061_p1[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIM
   (E,
    Q,
    mem_reg_bram_0,
    push,
    WEA,
    data_vld_reg,
    pop0,
    D,
    empty_n_reg,
    ap_done,
    Mat2AXIM_U0_m_axi_fb_AWVALID,
    \mOutPtr_reg[1] ,
    mOutPtr110_out,
    ap_idle,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \data_p2_reg[31] ,
    \q_tmp_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    CRTL_BUS_AWREADY,
    CRTL_BUS_WREADY,
    data_vld_reg_0,
    CRTL_BUS_BVALID,
    \state_reg[1] ,
    rs2f_wreq_ack,
    ap_rst_n,
    dst_data_stream_0_V_empty_n,
    Mat2AXIM_U0_ap_start,
    image_out_c_empty_n,
    \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    Filter2D_U0_ap_start,
    \ap_CS_fsm_reg[0]_1 ,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg,
    internal_empty_n_reg,
    out,
    \SRL_SIG_reg[1][7] );
  output [0:0]E;
  output [1:0]Q;
  output [1:0]mem_reg_bram_0;
  output push;
  output [0:0]WEA;
  output data_vld_reg;
  output pop0;
  output [0:0]D;
  output empty_n_reg;
  output ap_done;
  output Mat2AXIM_U0_m_axi_fb_AWVALID;
  output [0:0]\mOutPtr_reg[1] ;
  output mOutPtr110_out;
  output ap_idle;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output [31:0]\data_p2_reg[31] ;
  output [7:0]\q_tmp_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input CRTL_BUS_AWREADY;
  input CRTL_BUS_WREADY;
  input data_vld_reg_0;
  input CRTL_BUS_BVALID;
  input [1:0]\state_reg[1] ;
  input rs2f_wreq_ack;
  input ap_rst_n;
  input dst_data_stream_0_V_empty_n;
  input Mat2AXIM_U0_ap_start;
  input image_out_c_empty_n;
  input \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input Filter2D_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  input [0:0]internal_empty_n_reg;
  input [31:0]out;
  input [7:0]\SRL_SIG_reg[1][7] ;

  wire CRTL_BUS_AWREADY;
  wire CRTL_BUS_BVALID;
  wire CRTL_BUS_WREADY;
  wire [0:0]D;
  wire [0:0]E;
  wire Filter2D_U0_ap_start;
  wire Mat2AXIM_U0_ap_start;
  wire Mat2AXIM_U0_m_axi_fb_AWVALID;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  wire [31:0]\data_p2_reg[31] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire dst_data_stream_0_V_empty_n;
  wire empty_n_reg;
  wire [31:0]fb_offset_read_reg_70;
  wire grp_Mat2Array_fu_60_ap_start_reg;
  wire grp_Mat2Array_fu_60_n_16;
  wire image_out_c_empty_n;
  wire [0:0]internal_empty_n_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [1:0]mem_reg_bram_0;
  wire \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ;
  wire [31:0]out;
  wire pop0;
  wire push;
  wire [7:0]\q_tmp_reg[7] ;
  wire rs2f_wreq_ack;
  wire [1:0]\state_reg[1] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(mem_reg_bram_0[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(mem_reg_bram_0[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ap_idle_INST_0
       (.I0(mem_reg_bram_0[0]),
        .I1(Mat2AXIM_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Filter2D_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(ap_sync_reg_Block_proc9_U0_ap_ready_reg),
        .O(ap_idle));
  FDRE \fb_offset_read_reg_70_reg[0] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[0]),
        .Q(fb_offset_read_reg_70[0]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[10] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[10]),
        .Q(fb_offset_read_reg_70[10]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[11] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[11]),
        .Q(fb_offset_read_reg_70[11]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[12] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[12]),
        .Q(fb_offset_read_reg_70[12]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[13] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[13]),
        .Q(fb_offset_read_reg_70[13]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[14] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[14]),
        .Q(fb_offset_read_reg_70[14]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[15] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[15]),
        .Q(fb_offset_read_reg_70[15]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[16] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[16]),
        .Q(fb_offset_read_reg_70[16]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[17] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[17]),
        .Q(fb_offset_read_reg_70[17]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[18] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[18]),
        .Q(fb_offset_read_reg_70[18]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[19] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[19]),
        .Q(fb_offset_read_reg_70[19]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[1] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[1]),
        .Q(fb_offset_read_reg_70[1]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[20] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[20]),
        .Q(fb_offset_read_reg_70[20]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[21] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[21]),
        .Q(fb_offset_read_reg_70[21]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[22] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[22]),
        .Q(fb_offset_read_reg_70[22]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[23] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[23]),
        .Q(fb_offset_read_reg_70[23]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[24] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[24]),
        .Q(fb_offset_read_reg_70[24]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[25] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[25]),
        .Q(fb_offset_read_reg_70[25]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[26] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[26]),
        .Q(fb_offset_read_reg_70[26]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[27] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[27]),
        .Q(fb_offset_read_reg_70[27]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[28] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[28]),
        .Q(fb_offset_read_reg_70[28]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[29] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[29]),
        .Q(fb_offset_read_reg_70[29]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[2] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[2]),
        .Q(fb_offset_read_reg_70[2]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[30] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[30]),
        .Q(fb_offset_read_reg_70[30]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[31] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[31]),
        .Q(fb_offset_read_reg_70[31]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[3] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[3]),
        .Q(fb_offset_read_reg_70[3]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[4] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[4]),
        .Q(fb_offset_read_reg_70[4]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[5] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[5]),
        .Q(fb_offset_read_reg_70[5]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[6] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[6]),
        .Q(fb_offset_read_reg_70[6]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[7] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[7]),
        .Q(fb_offset_read_reg_70[7]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[8] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[8]),
        .Q(fb_offset_read_reg_70[8]),
        .R(1'b0));
  FDRE \fb_offset_read_reg_70_reg[9] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(out[9]),
        .Q(fb_offset_read_reg_70[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2Array grp_Mat2Array_fu_60
       (.CRTL_BUS_AWREADY(CRTL_BUS_AWREADY),
        .CRTL_BUS_BVALID(CRTL_BUS_BVALID),
        .CRTL_BUS_WREADY(CRTL_BUS_WREADY),
        .D(D),
        .E(E),
        .Mat2AXIM_U0_ap_start(Mat2AXIM_U0_ap_start),
        .Mat2AXIM_U0_m_axi_fb_AWVALID(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[1]_1 (mem_reg_bram_0),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[31] (\data_p2_reg[31] ),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .empty_n_reg(empty_n_reg),
        .\fb_offset_read_reg_70_reg[31] (fb_offset_read_reg_70),
        .grp_Mat2Array_fu_60_ap_start_reg(grp_Mat2Array_fu_60_ap_start_reg),
        .grp_Mat2Array_fu_60_ap_start_reg_reg(grp_Mat2Array_fu_60_n_16),
        .image_out_c_empty_n(image_out_c_empty_n),
        .internal_full_n_reg(internal_full_n_reg_0),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] (\or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ),
        .pop0(pop0),
        .push(push),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[1] (\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Mat2Array_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Array_fu_60_n_16),
        .Q(grp_Mat2Array_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_full_n_i_2
       (.I0(mem_reg_bram_0[0]),
        .I1(Mat2AXIM_U0_ap_start),
        .I2(image_out_c_empty_n),
        .O(internal_full_n_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2Array
   (E,
    Q,
    push,
    WEA,
    data_vld_reg,
    pop0,
    D,
    empty_n_reg,
    \ap_CS_fsm_reg[1]_0 ,
    ap_done,
    Mat2AXIM_U0_m_axi_fb_AWVALID,
    \mOutPtr_reg[1] ,
    mOutPtr110_out,
    internal_full_n_reg,
    grp_Mat2Array_fu_60_ap_start_reg_reg,
    \data_p2_reg[31] ,
    \q_tmp_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    CRTL_BUS_AWREADY,
    \ap_CS_fsm_reg[1]_1 ,
    CRTL_BUS_WREADY,
    data_vld_reg_0,
    CRTL_BUS_BVALID,
    \state_reg[1] ,
    rs2f_wreq_ack,
    ap_rst_n,
    grp_Mat2Array_fu_60_ap_start_reg,
    dst_data_stream_0_V_empty_n,
    Mat2AXIM_U0_ap_start,
    image_out_c_empty_n,
    \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ,
    \fb_offset_read_reg_70_reg[31] ,
    \SRL_SIG_reg[1][7] );
  output [0:0]E;
  output [1:0]Q;
  output push;
  output [0:0]WEA;
  output data_vld_reg;
  output pop0;
  output [0:0]D;
  output empty_n_reg;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output ap_done;
  output Mat2AXIM_U0_m_axi_fb_AWVALID;
  output [0:0]\mOutPtr_reg[1] ;
  output mOutPtr110_out;
  output internal_full_n_reg;
  output grp_Mat2Array_fu_60_ap_start_reg_reg;
  output [31:0]\data_p2_reg[31] ;
  output [7:0]\q_tmp_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input CRTL_BUS_AWREADY;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input CRTL_BUS_WREADY;
  input data_vld_reg_0;
  input CRTL_BUS_BVALID;
  input [1:0]\state_reg[1] ;
  input rs2f_wreq_ack;
  input ap_rst_n;
  input grp_Mat2Array_fu_60_ap_start_reg;
  input dst_data_stream_0_V_empty_n;
  input Mat2AXIM_U0_ap_start;
  input image_out_c_empty_n;
  input \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ;
  input [31:0]\fb_offset_read_reg_70_reg[31] ;
  input [7:0]\SRL_SIG_reg[1][7] ;

  wire CRTL_BUS_AWREADY;
  wire CRTL_BUS_BVALID;
  wire CRTL_BUS_WREADY;
  wire [0:0]D;
  wire [0:0]E;
  wire Mat2AXIM_U0_ap_start;
  wire Mat2AXIM_U0_m_axi_fb_AWVALID;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[5]_srl2___Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_0_n_0 ;
  wire \ap_CS_fsm_reg[6]_Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_1_n_0 ;
  wire ap_CS_fsm_reg_gate_n_0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire ap_CS_fsm_reg_r_0_n_0;
  wire ap_CS_fsm_reg_r_1_n_0;
  wire ap_CS_fsm_reg_r_n_0;
  wire ap_CS_fsm_state2;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm113_out;
  wire ap_block_pp0_stage0_01001__1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done;
  wire ap_done_INST_0_i_2_n_0;
  wire ap_done_INST_0_i_3_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_reg_ioackin_m_axi_fb_WREADY110_out__0;
  wire ap_reg_ioackin_m_axi_fb_WREADY_i_1_n_0;
  wire ap_reg_ioackin_m_axi_fb_WREADY_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]col_V_fu_211_p2;
  wire [31:0]\data_p2_reg[31] ;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire dst_data_stream_0_V_empty_n;
  wire empty_n_reg;
  wire exitcond1_fu_144_p2__12;
  wire exitcond_fu_205_p2;
  wire exitcond_reg_2360;
  wire \exitcond_reg_236[0]_i_4_n_0 ;
  wire \exitcond_reg_236[0]_i_5_n_0 ;
  wire exitcond_reg_236_pp0_iter1_reg;
  wire \exitcond_reg_236_reg_n_0_[0] ;
  wire fb_addr_reg_2300;
  wire [31:0]\fb_offset_read_reg_70_reg[31] ;
  wire grp_Mat2Array_fu_60_ap_start_reg;
  wire grp_Mat2Array_fu_60_ap_start_reg_reg;
  wire grp_Mat2Array_fu_60_m_axi_fb_BREADY;
  wire image_out_c_empty_n;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[1] ;
  wire \or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ;
  wire [9:8]p_0_in;
  wire pop0;
  wire push;
  wire [7:0]\q_tmp_reg[7] ;
  wire [21:7]r_V_fu_180_p2;
  wire r_V_fu_180_p2_carry__0_i_1_n_0;
  wire r_V_fu_180_p2_carry__0_i_2_n_0;
  wire r_V_fu_180_p2_carry__0_i_3_n_0;
  wire r_V_fu_180_p2_carry__0_i_4_n_0;
  wire r_V_fu_180_p2_carry__0_i_5_n_0;
  wire r_V_fu_180_p2_carry__0_i_6_n_0;
  wire r_V_fu_180_p2_carry__0_i_7_n_0;
  wire r_V_fu_180_p2_carry__0_i_8_n_0;
  wire r_V_fu_180_p2_carry__0_n_0;
  wire r_V_fu_180_p2_carry__0_n_1;
  wire r_V_fu_180_p2_carry__0_n_2;
  wire r_V_fu_180_p2_carry__0_n_3;
  wire r_V_fu_180_p2_carry__0_n_5;
  wire r_V_fu_180_p2_carry__0_n_6;
  wire r_V_fu_180_p2_carry__0_n_7;
  wire r_V_fu_180_p2_carry_i_1_n_0;
  wire r_V_fu_180_p2_carry_i_2_n_0;
  wire r_V_fu_180_p2_carry_i_3_n_0;
  wire r_V_fu_180_p2_carry_i_4_n_0;
  wire r_V_fu_180_p2_carry_i_5_n_0;
  wire r_V_fu_180_p2_carry_n_0;
  wire r_V_fu_180_p2_carry_n_1;
  wire r_V_fu_180_p2_carry_n_2;
  wire r_V_fu_180_p2_carry_n_3;
  wire r_V_fu_180_p2_carry_n_5;
  wire r_V_fu_180_p2_carry_n_6;
  wire r_V_fu_180_p2_carry_n_7;
  wire [10:0]row_V_fu_150_p2;
  wire [10:0]row_V_reg_225;
  wire \row_V_reg_225[10]_i_2_n_0 ;
  wire rs2f_wreq_ack;
  wire [31:0]sext_cast_reg_217;
  wire [1:0]\state_reg[1] ;
  wire [31:7]sum_fu_190_p2;
  wire sum_fu_190_p2_carry__0_i_1_n_7;
  wire sum_fu_190_p2_carry__0_i_2_n_0;
  wire sum_fu_190_p2_carry__0_i_3_n_0;
  wire sum_fu_190_p2_carry__0_i_4_n_0;
  wire sum_fu_190_p2_carry__0_i_5_n_0;
  wire sum_fu_190_p2_carry__0_i_6_n_0;
  wire sum_fu_190_p2_carry__0_i_7_n_0;
  wire sum_fu_190_p2_carry__0_i_8_n_0;
  wire sum_fu_190_p2_carry__0_i_9_n_0;
  wire sum_fu_190_p2_carry__0_n_0;
  wire sum_fu_190_p2_carry__0_n_1;
  wire sum_fu_190_p2_carry__0_n_2;
  wire sum_fu_190_p2_carry__0_n_3;
  wire sum_fu_190_p2_carry__0_n_5;
  wire sum_fu_190_p2_carry__0_n_6;
  wire sum_fu_190_p2_carry__0_n_7;
  wire sum_fu_190_p2_carry__1_i_1_n_0;
  wire sum_fu_190_p2_carry__1_i_2_n_0;
  wire sum_fu_190_p2_carry__1_i_3_n_0;
  wire sum_fu_190_p2_carry__1_i_4_n_0;
  wire sum_fu_190_p2_carry__1_i_5_n_0;
  wire sum_fu_190_p2_carry__1_i_6_n_0;
  wire sum_fu_190_p2_carry__1_i_7_n_0;
  wire sum_fu_190_p2_carry__1_i_8_n_0;
  wire sum_fu_190_p2_carry__1_n_0;
  wire sum_fu_190_p2_carry__1_n_1;
  wire sum_fu_190_p2_carry__1_n_2;
  wire sum_fu_190_p2_carry__1_n_3;
  wire sum_fu_190_p2_carry__1_n_5;
  wire sum_fu_190_p2_carry__1_n_6;
  wire sum_fu_190_p2_carry__1_n_7;
  wire sum_fu_190_p2_carry__2_i_1_n_0;
  wire sum_fu_190_p2_carry_i_1_n_0;
  wire sum_fu_190_p2_carry_i_2_n_0;
  wire sum_fu_190_p2_carry_i_3_n_0;
  wire sum_fu_190_p2_carry_i_4_n_0;
  wire sum_fu_190_p2_carry_i_5_n_0;
  wire sum_fu_190_p2_carry_i_6_n_0;
  wire sum_fu_190_p2_carry_i_7_n_0;
  wire sum_fu_190_p2_carry_i_8_n_0;
  wire sum_fu_190_p2_carry_n_0;
  wire sum_fu_190_p2_carry_n_1;
  wire sum_fu_190_p2_carry_n_2;
  wire sum_fu_190_p2_carry_n_3;
  wire sum_fu_190_p2_carry_n_5;
  wire sum_fu_190_p2_carry_n_6;
  wire sum_fu_190_p2_carry_n_7;
  wire t_V_1_reg_129;
  wire t_V_1_reg_1290;
  wire \t_V_1_reg_129[10]_i_4_n_0 ;
  wire [10:0]t_V_1_reg_129_reg__0;
  wire [10:0]t_V_reg_118;
  wire t_V_reg_118_0;
  wire tmp_4_reg_2450;
  wire [3:3]NLW_r_V_fu_180_p2_carry_CO_UNCONNECTED;
  wire [0:0]NLW_r_V_fu_180_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_r_V_fu_180_p2_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_sum_fu_190_p2_carry_CO_UNCONNECTED;
  wire [0:0]NLW_sum_fu_190_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_sum_fu_190_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_sum_fu_190_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_sum_fu_190_p2_carry__0_i_1_O_UNCONNECTED;
  wire [3:3]NLW_sum_fu_190_p2_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_sum_fu_190_p2_carry__2_CO_UNCONNECTED;
  wire [7:1]NLW_sum_fu_190_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(Q[0]),
        .O(Mat2AXIM_U0_m_axi_fb_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Mat2AXIM_U0_ap_start),
        .I1(image_out_c_empty_n),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(ap_done),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_144_p2__12),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_Mat2Array_fu_60_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[1]),
        .I1(CRTL_BUS_BVALID),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_Mat2Array_fu_60_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h808F)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(Mat2AXIM_U0_ap_start),
        .I1(image_out_c_empty_n),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(ap_done),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_144_p2__12),
        .I2(Q[0]),
        .I3(CRTL_BUS_AWREADY),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(CRTL_BUS_AWREADY),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'h00000E0A)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(exitcond_fu_205_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(CRTL_BUS_BVALID),
        .I2(\ap_CS_fsm_reg_n_0_[7] ),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\Mat2AXIM_U0/grp_Mat2Array_fu_60/ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\Mat2AXIM_U0/grp_Mat2Array_fu_60/ap_CS_fsm_reg[5]_srl2___Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[5]_srl2___Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[5]_srl2___Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_0_n_0 ));
  LUT6 #(
    .INIT(64'h0505040000000000)) 
    \ap_CS_fsm_reg[5]_srl2___Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_0_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond_fu_205_p2),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  FDRE \ap_CS_fsm_reg[6]_Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[5]_srl2___Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_0_n_0 ),
        .Q(\ap_CS_fsm_reg[6]_Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_0),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[6]_Mat2AXIM_U0_grp_Mat2Array_fu_60_ap_CS_fsm_reg_r_1_n_0 ),
        .I1(ap_CS_fsm_reg_r_1_n_0),
        .O(ap_CS_fsm_reg_gate_n_0));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_0),
        .Q(ap_CS_fsm_reg_r_0_n_0),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_0),
        .Q(ap_CS_fsm_reg_r_1_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h88F80000)) 
    ap_done_INST_0
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_144_p2__12),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_Mat2Array_fu_60_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    ap_done_INST_0_i_1
       (.I0(ap_done_INST_0_i_2_n_0),
        .I1(ap_done_INST_0_i_3_n_0),
        .I2(t_V_reg_118[0]),
        .I3(t_V_reg_118[1]),
        .I4(t_V_reg_118[2]),
        .O(exitcond1_fu_144_p2__12));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_done_INST_0_i_2
       (.I0(t_V_reg_118[6]),
        .I1(t_V_reg_118[5]),
        .I2(t_V_reg_118[4]),
        .I3(t_V_reg_118[3]),
        .O(ap_done_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    ap_done_INST_0_i_3
       (.I0(t_V_reg_118[9]),
        .I1(t_V_reg_118[10]),
        .I2(t_V_reg_118[8]),
        .I3(t_V_reg_118[7]),
        .O(ap_done_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(CRTL_BUS_AWREADY),
        .I3(ap_rst_n),
        .I4(exitcond_reg_2360),
        .I5(exitcond_fu_205_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(exitcond_fu_205_p2),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00C0C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(CRTL_BUS_AWREADY),
        .I4(Q[0]),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hA080A0A0)) 
    ap_reg_ioackin_m_axi_fb_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_block_pp0_stage0_01001__1),
        .I2(ap_reg_ioackin_m_axi_fb_WREADY_reg_n_0),
        .I3(exitcond_reg_236_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(ap_reg_ioackin_m_axi_fb_WREADY_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_axi_fb_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_m_axi_fb_WREADY_i_1_n_0),
        .Q(ap_reg_ioackin_m_axi_fb_WREADY_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \data_p2[31]_i_1 
       (.I0(CRTL_BUS_AWREADY),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_0),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .I4(CRTL_BUS_BVALID),
        .O(empty_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_reg_236[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_reg_2360));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \exitcond_reg_236[0]_i_2 
       (.I0(\exitcond_reg_236[0]_i_4_n_0 ),
        .I1(\exitcond_reg_236[0]_i_5_n_0 ),
        .I2(t_V_1_reg_129_reg__0[0]),
        .I3(t_V_1_reg_129_reg__0[1]),
        .I4(t_V_1_reg_129_reg__0[2]),
        .O(exitcond_fu_205_p2));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \exitcond_reg_236[0]_i_3 
       (.I0(ap_reg_ioackin_m_axi_fb_WREADY110_out__0),
        .I1(ap_reg_ioackin_m_axi_fb_WREADY_reg_n_0),
        .I2(CRTL_BUS_WREADY),
        .I3(dst_data_stream_0_V_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\exitcond_reg_236_reg_n_0_[0] ),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \exitcond_reg_236[0]_i_4 
       (.I0(t_V_1_reg_129_reg__0[6]),
        .I1(t_V_1_reg_129_reg__0[5]),
        .I2(t_V_1_reg_129_reg__0[4]),
        .I3(t_V_1_reg_129_reg__0[3]),
        .O(\exitcond_reg_236[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \exitcond_reg_236[0]_i_5 
       (.I0(t_V_1_reg_129_reg__0[10]),
        .I1(t_V_1_reg_129_reg__0[9]),
        .I2(t_V_1_reg_129_reg__0[8]),
        .I3(t_V_1_reg_129_reg__0[7]),
        .O(\exitcond_reg_236[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_reg_236[0]_i_6 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(exitcond_reg_236_pp0_iter1_reg),
        .O(ap_reg_ioackin_m_axi_fb_WREADY110_out__0));
  FDRE \exitcond_reg_236_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_reg_2360),
        .D(\exitcond_reg_236_reg_n_0_[0] ),
        .Q(exitcond_reg_236_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(exitcond_reg_2360),
        .D(exitcond_fu_205_p2),
        .Q(\exitcond_reg_236_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \fb_addr_reg_230[31]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_144_p2__12),
        .O(fb_addr_reg_2300));
  LUT2 #(
    .INIT(4'h6)) 
    \fb_addr_reg_230[7]_i_1 
       (.I0(r_V_fu_180_p2[7]),
        .I1(sext_cast_reg_217[7]),
        .O(sum_fu_190_p2[7]));
  FDRE \fb_addr_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[0]),
        .Q(\data_p2_reg[31] [0]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[10] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[10]),
        .Q(\data_p2_reg[31] [10]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[11] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[11]),
        .Q(\data_p2_reg[31] [11]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[12] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[12]),
        .Q(\data_p2_reg[31] [12]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[13] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[13]),
        .Q(\data_p2_reg[31] [13]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[14] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[14]),
        .Q(\data_p2_reg[31] [14]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[15] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[15]),
        .Q(\data_p2_reg[31] [15]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[16] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[16]),
        .Q(\data_p2_reg[31] [16]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[17] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[17]),
        .Q(\data_p2_reg[31] [17]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[18] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[18]),
        .Q(\data_p2_reg[31] [18]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[19] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[19]),
        .Q(\data_p2_reg[31] [19]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[1] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[1]),
        .Q(\data_p2_reg[31] [1]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[20] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[20]),
        .Q(\data_p2_reg[31] [20]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[21] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[21]),
        .Q(\data_p2_reg[31] [21]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[22] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[22]),
        .Q(\data_p2_reg[31] [22]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[23] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[23]),
        .Q(\data_p2_reg[31] [23]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[24] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[24]),
        .Q(\data_p2_reg[31] [24]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[25] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[25]),
        .Q(\data_p2_reg[31] [25]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[26] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[26]),
        .Q(\data_p2_reg[31] [26]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[27] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[27]),
        .Q(\data_p2_reg[31] [27]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[28] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[28]),
        .Q(\data_p2_reg[31] [28]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[29] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[29]),
        .Q(\data_p2_reg[31] [29]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[2] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[2]),
        .Q(\data_p2_reg[31] [2]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[30] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[30]),
        .Q(\data_p2_reg[31] [30]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[31] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[31]),
        .Q(\data_p2_reg[31] [31]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[3] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[3]),
        .Q(\data_p2_reg[31] [3]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[4] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[4]),
        .Q(\data_p2_reg[31] [4]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[5] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[5]),
        .Q(\data_p2_reg[31] [5]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[6] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sext_cast_reg_217[6]),
        .Q(\data_p2_reg[31] [6]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[7] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[7]),
        .Q(\data_p2_reg[31] [7]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[8] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[8]),
        .Q(\data_p2_reg[31] [8]),
        .R(1'b0));
  FDRE \fb_addr_reg_230_reg[9] 
       (.C(ap_clk),
        .CE(fb_addr_reg_2300),
        .D(sum_fu_190_p2[9]),
        .Q(\data_p2_reg[31] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hAAA22222)) 
    full_n_i_2
       (.I0(data_vld_reg_0),
        .I1(CRTL_BUS_BVALID),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(\ap_CS_fsm_reg[1]_1 [0]),
        .I4(Q[1]),
        .O(data_vld_reg));
  LUT6 #(
    .INIT(64'hF7777777F0000000)) 
    grp_Mat2Array_fu_60_ap_start_reg_i_1
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond1_fu_144_p2__12),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(image_out_c_empty_n),
        .I4(Mat2AXIM_U0_ap_start),
        .I5(grp_Mat2Array_fu_60_ap_start_reg),
        .O(grp_Mat2Array_fu_60_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h00000000FF7FFFFF)) 
    internal_full_n_i_2__8
       (.I0(dst_data_stream_0_V_empty_n),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond_reg_236_reg_n_0_[0] ),
        .I4(exitcond_reg_2360),
        .I5(\or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h5955555555555555)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ),
        .I1(exitcond_reg_2360),
        .I2(\exitcond_reg_236_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(dst_data_stream_0_V_empty_n),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mOutPtr[1]_i_4__0 
       (.I0(exitcond_reg_2360),
        .I1(\exitcond_reg_236_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .I4(dst_data_stream_0_V_empty_n),
        .I5(\or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] ),
        .O(mOutPtr110_out));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_bram_0_i_12
       (.I0(\exitcond_reg_236_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(dst_data_stream_0_V_empty_n),
        .O(ap_block_pp0_stage0_01001__1));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    mem_reg_bram_0_i_9
       (.I0(\ap_CS_fsm_reg[1]_1 [0]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(exitcond_reg_236_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_reg_ioackin_m_axi_fb_WREADY_reg_n_0),
        .I5(ap_block_pp0_stage0_01001__1),
        .O(WEA));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \pout[2]_i_4 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(CRTL_BUS_BVALID),
        .O(pop0));
  CARRY8 r_V_fu_180_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({r_V_fu_180_p2_carry_n_0,r_V_fu_180_p2_carry_n_1,r_V_fu_180_p2_carry_n_2,r_V_fu_180_p2_carry_n_3,NLW_r_V_fu_180_p2_carry_CO_UNCONNECTED[3],r_V_fu_180_p2_carry_n_5,r_V_fu_180_p2_carry_n_6,r_V_fu_180_p2_carry_n_7}),
        .DI({t_V_reg_118[2:0],1'b0,1'b0,1'b0,r_V_fu_180_p2_carry_i_1_n_0,1'b0}),
        .O({r_V_fu_180_p2[13:7],NLW_r_V_fu_180_p2_carry_O_UNCONNECTED[0]}),
        .S({r_V_fu_180_p2_carry_i_2_n_0,r_V_fu_180_p2_carry_i_3_n_0,r_V_fu_180_p2_carry_i_4_n_0,r_V_fu_180_p2_carry_i_5_n_0,p_0_in,t_V_reg_118[0],1'b0}));
  CARRY8 r_V_fu_180_p2_carry__0
       (.CI(r_V_fu_180_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({r_V_fu_180_p2_carry__0_n_0,r_V_fu_180_p2_carry__0_n_1,r_V_fu_180_p2_carry__0_n_2,r_V_fu_180_p2_carry__0_n_3,NLW_r_V_fu_180_p2_carry__0_CO_UNCONNECTED[3],r_V_fu_180_p2_carry__0_n_5,r_V_fu_180_p2_carry__0_n_6,r_V_fu_180_p2_carry__0_n_7}),
        .DI(t_V_reg_118[10:3]),
        .O(r_V_fu_180_p2[21:14]),
        .S({r_V_fu_180_p2_carry__0_i_1_n_0,r_V_fu_180_p2_carry__0_i_2_n_0,r_V_fu_180_p2_carry__0_i_3_n_0,r_V_fu_180_p2_carry__0_i_4_n_0,r_V_fu_180_p2_carry__0_i_5_n_0,r_V_fu_180_p2_carry__0_i_6_n_0,r_V_fu_180_p2_carry__0_i_7_n_0,r_V_fu_180_p2_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry__0_i_1
       (.I0(t_V_reg_118[10]),
        .O(r_V_fu_180_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry__0_i_2
       (.I0(t_V_reg_118[9]),
        .O(r_V_fu_180_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry__0_i_3
       (.I0(t_V_reg_118[8]),
        .O(r_V_fu_180_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry__0_i_4
       (.I0(t_V_reg_118[7]),
        .O(r_V_fu_180_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry__0_i_5
       (.I0(t_V_reg_118[6]),
        .I1(t_V_reg_118[10]),
        .O(r_V_fu_180_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry__0_i_6
       (.I0(t_V_reg_118[5]),
        .I1(t_V_reg_118[9]),
        .O(r_V_fu_180_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry__0_i_7
       (.I0(t_V_reg_118[4]),
        .I1(t_V_reg_118[8]),
        .O(r_V_fu_180_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry__0_i_8
       (.I0(t_V_reg_118[3]),
        .I1(t_V_reg_118[7]),
        .O(r_V_fu_180_p2_carry__0_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry_i_1
       (.I0(t_V_reg_118[0]),
        .O(r_V_fu_180_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry_i_2
       (.I0(t_V_reg_118[2]),
        .I1(t_V_reg_118[6]),
        .O(r_V_fu_180_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry_i_3
       (.I0(t_V_reg_118[1]),
        .I1(t_V_reg_118[5]),
        .O(r_V_fu_180_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_V_fu_180_p2_carry_i_4
       (.I0(t_V_reg_118[0]),
        .I1(t_V_reg_118[4]),
        .O(r_V_fu_180_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry_i_5
       (.I0(t_V_reg_118[3]),
        .O(r_V_fu_180_p2_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry_i_6
       (.I0(t_V_reg_118[2]),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    r_V_fu_180_p2_carry_i_7
       (.I0(t_V_reg_118[1]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_V_reg_225[0]_i_1 
       (.I0(t_V_reg_118[0]),
        .O(row_V_fu_150_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_reg_225[10]_i_1 
       (.I0(t_V_reg_118[8]),
        .I1(t_V_reg_118[6]),
        .I2(\row_V_reg_225[10]_i_2_n_0 ),
        .I3(t_V_reg_118[7]),
        .I4(t_V_reg_118[9]),
        .I5(t_V_reg_118[10]),
        .O(row_V_fu_150_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_V_reg_225[10]_i_2 
       (.I0(t_V_reg_118[5]),
        .I1(t_V_reg_118[3]),
        .I2(t_V_reg_118[1]),
        .I3(t_V_reg_118[0]),
        .I4(t_V_reg_118[2]),
        .I5(t_V_reg_118[4]),
        .O(\row_V_reg_225[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_225[1]_i_1 
       (.I0(t_V_reg_118[0]),
        .I1(t_V_reg_118[1]),
        .O(row_V_fu_150_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_reg_225[2]_i_1 
       (.I0(t_V_reg_118[0]),
        .I1(t_V_reg_118[1]),
        .I2(t_V_reg_118[2]),
        .O(row_V_fu_150_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_reg_225[3]_i_1 
       (.I0(t_V_reg_118[1]),
        .I1(t_V_reg_118[0]),
        .I2(t_V_reg_118[2]),
        .I3(t_V_reg_118[3]),
        .O(row_V_fu_150_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_reg_225[4]_i_1 
       (.I0(t_V_reg_118[2]),
        .I1(t_V_reg_118[0]),
        .I2(t_V_reg_118[1]),
        .I3(t_V_reg_118[3]),
        .I4(t_V_reg_118[4]),
        .O(row_V_fu_150_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \row_V_reg_225[5]_i_1 
       (.I0(t_V_reg_118[3]),
        .I1(t_V_reg_118[1]),
        .I2(t_V_reg_118[0]),
        .I3(t_V_reg_118[2]),
        .I4(t_V_reg_118[4]),
        .I5(t_V_reg_118[5]),
        .O(row_V_fu_150_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_V_reg_225[6]_i_1 
       (.I0(\row_V_reg_225[10]_i_2_n_0 ),
        .I1(t_V_reg_118[6]),
        .O(row_V_fu_150_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \row_V_reg_225[7]_i_1 
       (.I0(\row_V_reg_225[10]_i_2_n_0 ),
        .I1(t_V_reg_118[6]),
        .I2(t_V_reg_118[7]),
        .O(row_V_fu_150_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \row_V_reg_225[8]_i_1 
       (.I0(t_V_reg_118[6]),
        .I1(\row_V_reg_225[10]_i_2_n_0 ),
        .I2(t_V_reg_118[7]),
        .I3(t_V_reg_118[8]),
        .O(row_V_fu_150_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \row_V_reg_225[9]_i_1 
       (.I0(t_V_reg_118[7]),
        .I1(\row_V_reg_225[10]_i_2_n_0 ),
        .I2(t_V_reg_118[6]),
        .I3(t_V_reg_118[8]),
        .I4(t_V_reg_118[9]),
        .O(row_V_fu_150_p2[9]));
  FDRE \row_V_reg_225_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[0]),
        .Q(row_V_reg_225[0]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[10]),
        .Q(row_V_reg_225[10]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[1]),
        .Q(row_V_reg_225[1]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[2]),
        .Q(row_V_reg_225[2]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[3]),
        .Q(row_V_reg_225[3]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[4]),
        .Q(row_V_reg_225[4]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[5]),
        .Q(row_V_reg_225[5]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[6]),
        .Q(row_V_reg_225[6]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[7]),
        .Q(row_V_reg_225[7]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[8]),
        .Q(row_V_reg_225[8]),
        .R(1'b0));
  FDRE \row_V_reg_225_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_V_fu_150_p2[9]),
        .Q(row_V_reg_225[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \sext_cast_reg_217[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Mat2Array_fu_60_ap_start_reg),
        .O(ap_NS_fsm113_out));
  FDRE \sext_cast_reg_217_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [0]),
        .Q(sext_cast_reg_217[0]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [10]),
        .Q(sext_cast_reg_217[10]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [11]),
        .Q(sext_cast_reg_217[11]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [12]),
        .Q(sext_cast_reg_217[12]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [13]),
        .Q(sext_cast_reg_217[13]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [14]),
        .Q(sext_cast_reg_217[14]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [15]),
        .Q(sext_cast_reg_217[15]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [16]),
        .Q(sext_cast_reg_217[16]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [17]),
        .Q(sext_cast_reg_217[17]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [18]),
        .Q(sext_cast_reg_217[18]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [19]),
        .Q(sext_cast_reg_217[19]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [1]),
        .Q(sext_cast_reg_217[1]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [20]),
        .Q(sext_cast_reg_217[20]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [21]),
        .Q(sext_cast_reg_217[21]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [22]),
        .Q(sext_cast_reg_217[22]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [23]),
        .Q(sext_cast_reg_217[23]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [24]),
        .Q(sext_cast_reg_217[24]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [25]),
        .Q(sext_cast_reg_217[25]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [26]),
        .Q(sext_cast_reg_217[26]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [27]),
        .Q(sext_cast_reg_217[27]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [28]),
        .Q(sext_cast_reg_217[28]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [29]),
        .Q(sext_cast_reg_217[29]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [2]),
        .Q(sext_cast_reg_217[2]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [30]),
        .Q(sext_cast_reg_217[30]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [31]),
        .Q(sext_cast_reg_217[31]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [3]),
        .Q(sext_cast_reg_217[3]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [4]),
        .Q(sext_cast_reg_217[4]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [5]),
        .Q(sext_cast_reg_217[5]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [6]),
        .Q(sext_cast_reg_217[6]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [7]),
        .Q(sext_cast_reg_217[7]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [8]),
        .Q(sext_cast_reg_217[8]),
        .R(1'b0));
  FDRE \sext_cast_reg_217_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm113_out),
        .D(\fb_offset_read_reg_70_reg[31] [9]),
        .Q(sext_cast_reg_217[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF1F00FFFF)) 
    \state[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(Q[0]),
        .I3(\state_reg[1] [1]),
        .I4(\state_reg[1] [0]),
        .I5(rs2f_wreq_ack),
        .O(D));
  CARRY8 sum_fu_190_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({sum_fu_190_p2_carry_n_0,sum_fu_190_p2_carry_n_1,sum_fu_190_p2_carry_n_2,sum_fu_190_p2_carry_n_3,NLW_sum_fu_190_p2_carry_CO_UNCONNECTED[3],sum_fu_190_p2_carry_n_5,sum_fu_190_p2_carry_n_6,sum_fu_190_p2_carry_n_7}),
        .DI(r_V_fu_180_p2[14:7]),
        .O({sum_fu_190_p2[14:8],NLW_sum_fu_190_p2_carry_O_UNCONNECTED[0]}),
        .S({sum_fu_190_p2_carry_i_1_n_0,sum_fu_190_p2_carry_i_2_n_0,sum_fu_190_p2_carry_i_3_n_0,sum_fu_190_p2_carry_i_4_n_0,sum_fu_190_p2_carry_i_5_n_0,sum_fu_190_p2_carry_i_6_n_0,sum_fu_190_p2_carry_i_7_n_0,sum_fu_190_p2_carry_i_8_n_0}));
  CARRY8 sum_fu_190_p2_carry__0
       (.CI(sum_fu_190_p2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sum_fu_190_p2_carry__0_n_0,sum_fu_190_p2_carry__0_n_1,sum_fu_190_p2_carry__0_n_2,sum_fu_190_p2_carry__0_n_3,NLW_sum_fu_190_p2_carry__0_CO_UNCONNECTED[3],sum_fu_190_p2_carry__0_n_5,sum_fu_190_p2_carry__0_n_6,sum_fu_190_p2_carry__0_n_7}),
        .DI({sum_fu_190_p2_carry__0_i_1_n_7,r_V_fu_180_p2[21:15]}),
        .O(sum_fu_190_p2[22:15]),
        .S({sum_fu_190_p2_carry__0_i_2_n_0,sum_fu_190_p2_carry__0_i_3_n_0,sum_fu_190_p2_carry__0_i_4_n_0,sum_fu_190_p2_carry__0_i_5_n_0,sum_fu_190_p2_carry__0_i_6_n_0,sum_fu_190_p2_carry__0_i_7_n_0,sum_fu_190_p2_carry__0_i_8_n_0,sum_fu_190_p2_carry__0_i_9_n_0}));
  CARRY8 sum_fu_190_p2_carry__0_i_1
       (.CI(r_V_fu_180_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sum_fu_190_p2_carry__0_i_1_CO_UNCONNECTED[7:1],sum_fu_190_p2_carry__0_i_1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sum_fu_190_p2_carry__0_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__0_i_2
       (.I0(sext_cast_reg_217[22]),
        .I1(sum_fu_190_p2_carry__0_i_1_n_7),
        .O(sum_fu_190_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_3
       (.I0(r_V_fu_180_p2[21]),
        .I1(sext_cast_reg_217[21]),
        .O(sum_fu_190_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_4
       (.I0(r_V_fu_180_p2[20]),
        .I1(sext_cast_reg_217[20]),
        .O(sum_fu_190_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_5
       (.I0(r_V_fu_180_p2[19]),
        .I1(sext_cast_reg_217[19]),
        .O(sum_fu_190_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_6
       (.I0(r_V_fu_180_p2[18]),
        .I1(sext_cast_reg_217[18]),
        .O(sum_fu_190_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_7
       (.I0(r_V_fu_180_p2[17]),
        .I1(sext_cast_reg_217[17]),
        .O(sum_fu_190_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_8
       (.I0(r_V_fu_180_p2[16]),
        .I1(sext_cast_reg_217[16]),
        .O(sum_fu_190_p2_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry__0_i_9
       (.I0(r_V_fu_180_p2[15]),
        .I1(sext_cast_reg_217[15]),
        .O(sum_fu_190_p2_carry__0_i_9_n_0));
  CARRY8 sum_fu_190_p2_carry__1
       (.CI(sum_fu_190_p2_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({sum_fu_190_p2_carry__1_n_0,sum_fu_190_p2_carry__1_n_1,sum_fu_190_p2_carry__1_n_2,sum_fu_190_p2_carry__1_n_3,NLW_sum_fu_190_p2_carry__1_CO_UNCONNECTED[3],sum_fu_190_p2_carry__1_n_5,sum_fu_190_p2_carry__1_n_6,sum_fu_190_p2_carry__1_n_7}),
        .DI(sext_cast_reg_217[29:22]),
        .O(sum_fu_190_p2[30:23]),
        .S({sum_fu_190_p2_carry__1_i_1_n_0,sum_fu_190_p2_carry__1_i_2_n_0,sum_fu_190_p2_carry__1_i_3_n_0,sum_fu_190_p2_carry__1_i_4_n_0,sum_fu_190_p2_carry__1_i_5_n_0,sum_fu_190_p2_carry__1_i_6_n_0,sum_fu_190_p2_carry__1_i_7_n_0,sum_fu_190_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_1
       (.I0(sext_cast_reg_217[29]),
        .I1(sext_cast_reg_217[30]),
        .O(sum_fu_190_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_2
       (.I0(sext_cast_reg_217[28]),
        .I1(sext_cast_reg_217[29]),
        .O(sum_fu_190_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_3
       (.I0(sext_cast_reg_217[27]),
        .I1(sext_cast_reg_217[28]),
        .O(sum_fu_190_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_4
       (.I0(sext_cast_reg_217[26]),
        .I1(sext_cast_reg_217[27]),
        .O(sum_fu_190_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_5
       (.I0(sext_cast_reg_217[25]),
        .I1(sext_cast_reg_217[26]),
        .O(sum_fu_190_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_6
       (.I0(sext_cast_reg_217[24]),
        .I1(sext_cast_reg_217[25]),
        .O(sum_fu_190_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_7
       (.I0(sext_cast_reg_217[23]),
        .I1(sext_cast_reg_217[24]),
        .O(sum_fu_190_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__1_i_8
       (.I0(sext_cast_reg_217[22]),
        .I1(sext_cast_reg_217[23]),
        .O(sum_fu_190_p2_carry__1_i_8_n_0));
  CARRY8 sum_fu_190_p2_carry__2
       (.CI(sum_fu_190_p2_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_sum_fu_190_p2_carry__2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sum_fu_190_p2_carry__2_O_UNCONNECTED[7:1],sum_fu_190_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sum_fu_190_p2_carry__2_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sum_fu_190_p2_carry__2_i_1
       (.I0(sext_cast_reg_217[30]),
        .I1(sext_cast_reg_217[31]),
        .O(sum_fu_190_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_1
       (.I0(r_V_fu_180_p2[14]),
        .I1(sext_cast_reg_217[14]),
        .O(sum_fu_190_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_2
       (.I0(r_V_fu_180_p2[13]),
        .I1(sext_cast_reg_217[13]),
        .O(sum_fu_190_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_3
       (.I0(r_V_fu_180_p2[12]),
        .I1(sext_cast_reg_217[12]),
        .O(sum_fu_190_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_4
       (.I0(r_V_fu_180_p2[11]),
        .I1(sext_cast_reg_217[11]),
        .O(sum_fu_190_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_5
       (.I0(r_V_fu_180_p2[10]),
        .I1(sext_cast_reg_217[10]),
        .O(sum_fu_190_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_6
       (.I0(r_V_fu_180_p2[9]),
        .I1(sext_cast_reg_217[9]),
        .O(sum_fu_190_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_7
       (.I0(r_V_fu_180_p2[8]),
        .I1(sext_cast_reg_217[8]),
        .O(sum_fu_190_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sum_fu_190_p2_carry_i_8
       (.I0(r_V_fu_180_p2[7]),
        .I1(sext_cast_reg_217[7]),
        .O(sum_fu_190_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_129[0]_i_1 
       (.I0(t_V_1_reg_129_reg__0[0]),
        .O(col_V_fu_211_p2[0]));
  LUT6 #(
    .INIT(64'hFFF7000000000000)) 
    \t_V_1_reg_129[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_fu_205_p2),
        .I4(CRTL_BUS_AWREADY),
        .I5(Q[0]),
        .O(t_V_1_reg_129));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_1_reg_129[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_fu_205_p2),
        .O(t_V_1_reg_1290));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_129[10]_i_3 
       (.I0(t_V_1_reg_129_reg__0[8]),
        .I1(t_V_1_reg_129_reg__0[6]),
        .I2(\t_V_1_reg_129[10]_i_4_n_0 ),
        .I3(t_V_1_reg_129_reg__0[7]),
        .I4(t_V_1_reg_129_reg__0[9]),
        .I5(t_V_1_reg_129_reg__0[10]),
        .O(col_V_fu_211_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_1_reg_129[10]_i_4 
       (.I0(t_V_1_reg_129_reg__0[5]),
        .I1(t_V_1_reg_129_reg__0[3]),
        .I2(t_V_1_reg_129_reg__0[1]),
        .I3(t_V_1_reg_129_reg__0[0]),
        .I4(t_V_1_reg_129_reg__0[2]),
        .I5(t_V_1_reg_129_reg__0[4]),
        .O(\t_V_1_reg_129[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_129[1]_i_1 
       (.I0(t_V_1_reg_129_reg__0[0]),
        .I1(t_V_1_reg_129_reg__0[1]),
        .O(col_V_fu_211_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_1_reg_129[2]_i_1 
       (.I0(t_V_1_reg_129_reg__0[0]),
        .I1(t_V_1_reg_129_reg__0[1]),
        .I2(t_V_1_reg_129_reg__0[2]),
        .O(col_V_fu_211_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_1_reg_129[3]_i_1 
       (.I0(t_V_1_reg_129_reg__0[1]),
        .I1(t_V_1_reg_129_reg__0[0]),
        .I2(t_V_1_reg_129_reg__0[2]),
        .I3(t_V_1_reg_129_reg__0[3]),
        .O(col_V_fu_211_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_1_reg_129[4]_i_1 
       (.I0(t_V_1_reg_129_reg__0[2]),
        .I1(t_V_1_reg_129_reg__0[0]),
        .I2(t_V_1_reg_129_reg__0[1]),
        .I3(t_V_1_reg_129_reg__0[3]),
        .I4(t_V_1_reg_129_reg__0[4]),
        .O(col_V_fu_211_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_129[5]_i_1 
       (.I0(t_V_1_reg_129_reg__0[3]),
        .I1(t_V_1_reg_129_reg__0[1]),
        .I2(t_V_1_reg_129_reg__0[0]),
        .I3(t_V_1_reg_129_reg__0[2]),
        .I4(t_V_1_reg_129_reg__0[4]),
        .I5(t_V_1_reg_129_reg__0[5]),
        .O(col_V_fu_211_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_129[6]_i_1 
       (.I0(\t_V_1_reg_129[10]_i_4_n_0 ),
        .I1(t_V_1_reg_129_reg__0[6]),
        .O(col_V_fu_211_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_1_reg_129[7]_i_1 
       (.I0(\t_V_1_reg_129[10]_i_4_n_0 ),
        .I1(t_V_1_reg_129_reg__0[6]),
        .I2(t_V_1_reg_129_reg__0[7]),
        .O(col_V_fu_211_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_1_reg_129[8]_i_1 
       (.I0(t_V_1_reg_129_reg__0[6]),
        .I1(\t_V_1_reg_129[10]_i_4_n_0 ),
        .I2(t_V_1_reg_129_reg__0[7]),
        .I3(t_V_1_reg_129_reg__0[8]),
        .O(col_V_fu_211_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_1_reg_129[9]_i_1 
       (.I0(t_V_1_reg_129_reg__0[7]),
        .I1(\t_V_1_reg_129[10]_i_4_n_0 ),
        .I2(t_V_1_reg_129_reg__0[6]),
        .I3(t_V_1_reg_129_reg__0[8]),
        .I4(t_V_1_reg_129_reg__0[9]),
        .O(col_V_fu_211_p2[9]));
  FDRE \t_V_1_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[0]),
        .Q(t_V_1_reg_129_reg__0[0]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[10]),
        .Q(t_V_1_reg_129_reg__0[10]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[1]),
        .Q(t_V_1_reg_129_reg__0[1]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[2]),
        .Q(t_V_1_reg_129_reg__0[2]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[3]),
        .Q(t_V_1_reg_129_reg__0[3]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[4]),
        .Q(t_V_1_reg_129_reg__0[4]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[5]),
        .Q(t_V_1_reg_129_reg__0[5]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[6]),
        .Q(t_V_1_reg_129_reg__0[6]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[7]),
        .Q(t_V_1_reg_129_reg__0[7]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[8]),
        .Q(t_V_1_reg_129_reg__0[8]),
        .R(t_V_1_reg_129));
  FDRE \t_V_1_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1290),
        .D(col_V_fu_211_p2[9]),
        .Q(t_V_1_reg_129_reg__0[9]),
        .R(t_V_1_reg_129));
  LUT4 #(
    .INIT(16'h0888)) 
    \t_V_reg_118[10]_i_1 
       (.I0(grp_Mat2Array_fu_60_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(CRTL_BUS_BVALID),
        .I3(Q[1]),
        .O(t_V_reg_118_0));
  LUT2 #(
    .INIT(4'h8)) 
    \t_V_reg_118[10]_i_2 
       (.I0(Q[1]),
        .I1(CRTL_BUS_BVALID),
        .O(grp_Mat2Array_fu_60_m_axi_fb_BREADY));
  FDRE \t_V_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[0]),
        .Q(t_V_reg_118[0]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[10]),
        .Q(t_V_reg_118[10]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[1]),
        .Q(t_V_reg_118[1]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[2]),
        .Q(t_V_reg_118[2]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[3]),
        .Q(t_V_reg_118[3]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[4]),
        .Q(t_V_reg_118[4]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[5]),
        .Q(t_V_reg_118[5]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[6]),
        .Q(t_V_reg_118[6]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[7]),
        .Q(t_V_reg_118[7]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[8]),
        .Q(t_V_reg_118[8]),
        .R(t_V_reg_118_0));
  FDRE \t_V_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(grp_Mat2Array_fu_60_m_axi_fb_BREADY),
        .D(row_V_reg_225[9]),
        .Q(t_V_reg_118[9]),
        .R(t_V_reg_118_0));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_4_reg_245[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_reg_236_reg_n_0_[0] ),
        .O(tmp_4_reg_2450));
  FDRE \tmp_4_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [0]),
        .Q(\q_tmp_reg[7] [0]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [1]),
        .Q(\q_tmp_reg[7] [1]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [2]),
        .Q(\q_tmp_reg[7] [2]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [3]),
        .Q(\q_tmp_reg[7] [3]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [4]),
        .Q(\q_tmp_reg[7] [4]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [5]),
        .Q(\q_tmp_reg[7] [5]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [6]),
        .Q(\q_tmp_reg[7] [6]),
        .R(1'b0));
  FDRE \tmp_4_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_2450),
        .D(\SRL_SIG_reg[1][7] [7]),
        .Q(\q_tmp_reg[7] [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(WEA),
        .I1(CRTL_BUS_WREADY),
        .O(push));
endmodule

(* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_CRTL_BUS_ADDR_WIDTH = "32" *) (* C_M_AXI_CRTL_BUS_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_CRTL_BUS_AWUSER_WIDTH = "1" *) (* C_M_AXI_CRTL_BUS_BUSER_WIDTH = "1" *) (* C_M_AXI_CRTL_BUS_CACHE_VALUE = "3" *) 
(* C_M_AXI_CRTL_BUS_DATA_WIDTH = "32" *) (* C_M_AXI_CRTL_BUS_ID_WIDTH = "1" *) (* C_M_AXI_CRTL_BUS_PROT_VALUE = "0" *) 
(* C_M_AXI_CRTL_BUS_RUSER_WIDTH = "1" *) (* C_M_AXI_CRTL_BUS_USER_VALUE = "0" *) (* C_M_AXI_CRTL_BUS_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_CRTL_BUS_WUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    m_axi_CRTL_BUS_AWVALID,
    m_axi_CRTL_BUS_AWREADY,
    m_axi_CRTL_BUS_AWADDR,
    m_axi_CRTL_BUS_AWID,
    m_axi_CRTL_BUS_AWLEN,
    m_axi_CRTL_BUS_AWSIZE,
    m_axi_CRTL_BUS_AWBURST,
    m_axi_CRTL_BUS_AWLOCK,
    m_axi_CRTL_BUS_AWCACHE,
    m_axi_CRTL_BUS_AWPROT,
    m_axi_CRTL_BUS_AWQOS,
    m_axi_CRTL_BUS_AWREGION,
    m_axi_CRTL_BUS_AWUSER,
    m_axi_CRTL_BUS_WVALID,
    m_axi_CRTL_BUS_WREADY,
    m_axi_CRTL_BUS_WDATA,
    m_axi_CRTL_BUS_WSTRB,
    m_axi_CRTL_BUS_WLAST,
    m_axi_CRTL_BUS_WID,
    m_axi_CRTL_BUS_WUSER,
    m_axi_CRTL_BUS_ARVALID,
    m_axi_CRTL_BUS_ARREADY,
    m_axi_CRTL_BUS_ARADDR,
    m_axi_CRTL_BUS_ARID,
    m_axi_CRTL_BUS_ARLEN,
    m_axi_CRTL_BUS_ARSIZE,
    m_axi_CRTL_BUS_ARBURST,
    m_axi_CRTL_BUS_ARLOCK,
    m_axi_CRTL_BUS_ARCACHE,
    m_axi_CRTL_BUS_ARPROT,
    m_axi_CRTL_BUS_ARQOS,
    m_axi_CRTL_BUS_ARREGION,
    m_axi_CRTL_BUS_ARUSER,
    m_axi_CRTL_BUS_RVALID,
    m_axi_CRTL_BUS_RREADY,
    m_axi_CRTL_BUS_RDATA,
    m_axi_CRTL_BUS_RLAST,
    m_axi_CRTL_BUS_RID,
    m_axi_CRTL_BUS_RUSER,
    m_axi_CRTL_BUS_RRESP,
    m_axi_CRTL_BUS_BVALID,
    m_axi_CRTL_BUS_BREADY,
    m_axi_CRTL_BUS_BRESP,
    m_axi_CRTL_BUS_BID,
    m_axi_CRTL_BUS_BUSER,
    ap_done,
    ap_start,
    ap_ready,
    ap_idle);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output m_axi_CRTL_BUS_AWVALID;
  input m_axi_CRTL_BUS_AWREADY;
  output [31:0]m_axi_CRTL_BUS_AWADDR;
  output [0:0]m_axi_CRTL_BUS_AWID;
  output [7:0]m_axi_CRTL_BUS_AWLEN;
  output [2:0]m_axi_CRTL_BUS_AWSIZE;
  output [1:0]m_axi_CRTL_BUS_AWBURST;
  output [1:0]m_axi_CRTL_BUS_AWLOCK;
  output [3:0]m_axi_CRTL_BUS_AWCACHE;
  output [2:0]m_axi_CRTL_BUS_AWPROT;
  output [3:0]m_axi_CRTL_BUS_AWQOS;
  output [3:0]m_axi_CRTL_BUS_AWREGION;
  output [0:0]m_axi_CRTL_BUS_AWUSER;
  output m_axi_CRTL_BUS_WVALID;
  input m_axi_CRTL_BUS_WREADY;
  output [31:0]m_axi_CRTL_BUS_WDATA;
  output [3:0]m_axi_CRTL_BUS_WSTRB;
  output m_axi_CRTL_BUS_WLAST;
  output [0:0]m_axi_CRTL_BUS_WID;
  output [0:0]m_axi_CRTL_BUS_WUSER;
  output m_axi_CRTL_BUS_ARVALID;
  input m_axi_CRTL_BUS_ARREADY;
  output [31:0]m_axi_CRTL_BUS_ARADDR;
  output [0:0]m_axi_CRTL_BUS_ARID;
  output [7:0]m_axi_CRTL_BUS_ARLEN;
  output [2:0]m_axi_CRTL_BUS_ARSIZE;
  output [1:0]m_axi_CRTL_BUS_ARBURST;
  output [1:0]m_axi_CRTL_BUS_ARLOCK;
  output [3:0]m_axi_CRTL_BUS_ARCACHE;
  output [2:0]m_axi_CRTL_BUS_ARPROT;
  output [3:0]m_axi_CRTL_BUS_ARQOS;
  output [3:0]m_axi_CRTL_BUS_ARREGION;
  output [0:0]m_axi_CRTL_BUS_ARUSER;
  input m_axi_CRTL_BUS_RVALID;
  output m_axi_CRTL_BUS_RREADY;
  input [31:0]m_axi_CRTL_BUS_RDATA;
  input m_axi_CRTL_BUS_RLAST;
  input [0:0]m_axi_CRTL_BUS_RID;
  input [0:0]m_axi_CRTL_BUS_RUSER;
  input [1:0]m_axi_CRTL_BUS_RRESP;
  input m_axi_CRTL_BUS_BVALID;
  output m_axi_CRTL_BUS_BREADY;
  input [1:0]m_axi_CRTL_BUS_BRESP;
  input [0:0]m_axi_CRTL_BUS_BID;
  input [0:0]m_axi_CRTL_BUS_BUSER;
  output ap_done;
  input ap_start;
  output ap_ready;
  output ap_idle;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIM2Mat_U0_fb_offset_read;
  wire [7:0]AXIM2Mat_U0_img_data_stream_V_din;
  wire [31:0]AXIM2Mat_U0_m_axi_fb_ARADDR;
  wire AXIM2Mat_U0_m_axi_fb_ARVALID;
  wire AXIM2Mat_U0_m_axi_fb_RREADY;
  wire AXIM2Mat_U0_n_3;
  wire AXIM2Mat_U0_n_4;
  wire AXIM2Mat_U0_n_5;
  wire AXIM2Mat_U0_n_6;
  wire AXIM2Mat_U0_n_9;
  wire Block_proc9_U0_image_out_out_write;
  wire Block_proc9_U0_n_1;
  wire CRTL_BUS_ARREADY;
  wire CRTL_BUS_AWREADY;
  wire CRTL_BUS_BVALID;
  wire [7:0]CRTL_BUS_RDATA;
  wire CRTL_BUS_RVALID;
  wire CRTL_BUS_WREADY;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_n_16;
  wire Filter2D_U0_n_17;
  wire Filter2D_U0_n_20;
  wire Filter2D_U0_n_23;
  wire Filter2D_U0_n_24;
  wire Filter2D_U0_n_26;
  wire [7:0]Filter2D_U0_p_dst_data_stream_V_din;
  wire Filter2D_U0_p_src_cols_V_read;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire Mat2AXIM_U0_ap_start;
  wire Mat2AXIM_U0_fb_offset_read;
  wire [31:0]Mat2AXIM_U0_m_axi_fb_AWADDR;
  wire Mat2AXIM_U0_m_axi_fb_AWVALID;
  wire [7:0]Mat2AXIM_U0_m_axi_fb_WDATA;
  wire Mat2AXIM_U0_m_axi_fb_WVALID;
  wire Mat2AXIM_U0_n_10;
  wire Mat2AXIM_U0_n_13;
  wire Mat2AXIM_U0_n_16;
  wire Mat2AXIM_U0_n_17;
  wire Mat2AXIM_U0_n_4;
  wire Mat2AXIM_U0_n_7;
  wire Mat2AXIM_U0_n_9;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_3;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIM2Mat_U0_ap_ready;
  wire ap_sync_Block_proc9_U0_ap_ready;
  wire ap_sync_reg_AXIM2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_proc9_U0_ap_ready;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg_n_0;
  wire \bus_read/rs2f_rreq_ack ;
  wire \bus_read/rs2f_rreq_valid ;
  wire \bus_read/rs_rreq/load_p2 ;
  wire [1:1]\bus_read/rs_rreq/state ;
  wire \bus_write/buff_wdata/push ;
  wire \bus_write/fifo_resp_to_user/pop0 ;
  wire \bus_write/rs2f_wreq_ack ;
  wire \bus_write/rs2f_wreq_valid ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire [1:1]\bus_write/rs_wreq/state ;
  wire conv_CRTL_BUS_m_axi_U_n_6;
  wire [7:0]dst_data_stream_0_V_dout;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire \grp_Array2Mat_fu_148/ap_CS_fsm_state3 ;
  wire \grp_Mat2Array_fu_60/ap_CS_fsm_state11 ;
  wire \grp_Mat2Array_fu_60/ap_CS_fsm_state3 ;
  wire [31:0]image_in;
  wire image_in_c_U_n_0;
  wire image_in_c_U_n_1;
  wire image_in_c_U_n_5;
  wire image_in_c_U_n_6;
  wire [31:0]image_in_c_dout;
  wire image_in_c_empty_n;
  wire image_in_c_full_n;
  wire [31:0]image_out;
  wire [31:0]image_out_c_dout;
  wire image_out_c_empty_n;
  wire image_out_c_full_n;
  wire internal_empty_n4_out;
  wire [7:0]k_buf_0_val_3_q0;
  wire [7:0]k_buf_0_val_4_q0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_2;
  wire [31:2]\^m_axi_CRTL_BUS_ARADDR ;
  wire [3:0]\^m_axi_CRTL_BUS_ARLEN ;
  wire m_axi_CRTL_BUS_ARREADY;
  wire m_axi_CRTL_BUS_ARVALID;
  wire [31:2]\^m_axi_CRTL_BUS_AWADDR ;
  wire [3:0]\^m_axi_CRTL_BUS_AWLEN ;
  wire m_axi_CRTL_BUS_AWREADY;
  wire m_axi_CRTL_BUS_AWVALID;
  wire m_axi_CRTL_BUS_BREADY;
  wire m_axi_CRTL_BUS_BVALID;
  wire [31:0]m_axi_CRTL_BUS_RDATA;
  wire m_axi_CRTL_BUS_RLAST;
  wire m_axi_CRTL_BUS_RREADY;
  wire [1:0]m_axi_CRTL_BUS_RRESP;
  wire m_axi_CRTL_BUS_RVALID;
  wire [31:0]m_axi_CRTL_BUS_WDATA;
  wire m_axi_CRTL_BUS_WLAST;
  wire m_axi_CRTL_BUS_WREADY;
  wire [3:0]m_axi_CRTL_BUS_WSTRB;
  wire m_axi_CRTL_BUS_WVALID;
  wire \p_Val2_s_reg_1397[7]_i_28_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire src_cols_V_c25_U_n_1;
  wire src_cols_V_c25_empty_n;
  wire src_cols_V_c_U_n_1;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire src_data_stream_0_V_U_n_10;
  wire src_data_stream_0_V_U_n_11;
  wire src_data_stream_0_V_U_n_12;
  wire src_data_stream_0_V_U_n_13;
  wire src_data_stream_0_V_U_n_14;
  wire src_data_stream_0_V_U_n_15;
  wire src_data_stream_0_V_U_n_16;
  wire src_data_stream_0_V_U_n_17;
  wire src_data_stream_0_V_U_n_2;
  wire src_data_stream_0_V_U_n_3;
  wire src_data_stream_0_V_U_n_4;
  wire src_data_stream_0_V_U_n_5;
  wire src_data_stream_0_V_U_n_6;
  wire src_data_stream_0_V_U_n_7;
  wire src_data_stream_0_V_U_n_8;
  wire src_data_stream_0_V_U_n_9;
  wire [7:0]src_data_stream_0_V_dout;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire src_rows_V_c24_empty_n;
  wire src_rows_V_c24_full_n;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_for_Mat2AXIM_U0_full_n;
  wire start_for_Mat2AXIeOg_U_n_4;
  wire start_once_reg;
  wire start_once_reg_0;

  assign m_axi_CRTL_BUS_ARADDR[31:2] = \^m_axi_CRTL_BUS_ARADDR [31:2];
  assign m_axi_CRTL_BUS_ARADDR[1] = \<const0> ;
  assign m_axi_CRTL_BUS_ARADDR[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARBURST[1] = \<const0> ;
  assign m_axi_CRTL_BUS_ARBURST[0] = \<const1> ;
  assign m_axi_CRTL_BUS_ARCACHE[3] = \<const0> ;
  assign m_axi_CRTL_BUS_ARCACHE[2] = \<const0> ;
  assign m_axi_CRTL_BUS_ARCACHE[1] = \<const1> ;
  assign m_axi_CRTL_BUS_ARCACHE[0] = \<const1> ;
  assign m_axi_CRTL_BUS_ARID[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARLEN[7] = \<const0> ;
  assign m_axi_CRTL_BUS_ARLEN[6] = \<const0> ;
  assign m_axi_CRTL_BUS_ARLEN[5] = \<const0> ;
  assign m_axi_CRTL_BUS_ARLEN[4] = \<const0> ;
  assign m_axi_CRTL_BUS_ARLEN[3:0] = \^m_axi_CRTL_BUS_ARLEN [3:0];
  assign m_axi_CRTL_BUS_ARLOCK[1] = \<const0> ;
  assign m_axi_CRTL_BUS_ARLOCK[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARPROT[2] = \<const0> ;
  assign m_axi_CRTL_BUS_ARPROT[1] = \<const0> ;
  assign m_axi_CRTL_BUS_ARPROT[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARQOS[3] = \<const0> ;
  assign m_axi_CRTL_BUS_ARQOS[2] = \<const0> ;
  assign m_axi_CRTL_BUS_ARQOS[1] = \<const0> ;
  assign m_axi_CRTL_BUS_ARQOS[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARREGION[3] = \<const0> ;
  assign m_axi_CRTL_BUS_ARREGION[2] = \<const0> ;
  assign m_axi_CRTL_BUS_ARREGION[1] = \<const0> ;
  assign m_axi_CRTL_BUS_ARREGION[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARSIZE[2] = \<const0> ;
  assign m_axi_CRTL_BUS_ARSIZE[1] = \<const1> ;
  assign m_axi_CRTL_BUS_ARSIZE[0] = \<const0> ;
  assign m_axi_CRTL_BUS_ARUSER[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWADDR[31:2] = \^m_axi_CRTL_BUS_AWADDR [31:2];
  assign m_axi_CRTL_BUS_AWADDR[1] = \<const0> ;
  assign m_axi_CRTL_BUS_AWADDR[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWBURST[1] = \<const0> ;
  assign m_axi_CRTL_BUS_AWBURST[0] = \<const1> ;
  assign m_axi_CRTL_BUS_AWCACHE[3] = \<const0> ;
  assign m_axi_CRTL_BUS_AWCACHE[2] = \<const0> ;
  assign m_axi_CRTL_BUS_AWCACHE[1] = \<const1> ;
  assign m_axi_CRTL_BUS_AWCACHE[0] = \<const1> ;
  assign m_axi_CRTL_BUS_AWID[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWLEN[7] = \<const0> ;
  assign m_axi_CRTL_BUS_AWLEN[6] = \<const0> ;
  assign m_axi_CRTL_BUS_AWLEN[5] = \<const0> ;
  assign m_axi_CRTL_BUS_AWLEN[4] = \<const0> ;
  assign m_axi_CRTL_BUS_AWLEN[3:0] = \^m_axi_CRTL_BUS_AWLEN [3:0];
  assign m_axi_CRTL_BUS_AWLOCK[1] = \<const0> ;
  assign m_axi_CRTL_BUS_AWLOCK[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWPROT[2] = \<const0> ;
  assign m_axi_CRTL_BUS_AWPROT[1] = \<const0> ;
  assign m_axi_CRTL_BUS_AWPROT[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWQOS[3] = \<const0> ;
  assign m_axi_CRTL_BUS_AWQOS[2] = \<const0> ;
  assign m_axi_CRTL_BUS_AWQOS[1] = \<const0> ;
  assign m_axi_CRTL_BUS_AWQOS[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWREGION[3] = \<const0> ;
  assign m_axi_CRTL_BUS_AWREGION[2] = \<const0> ;
  assign m_axi_CRTL_BUS_AWREGION[1] = \<const0> ;
  assign m_axi_CRTL_BUS_AWREGION[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWSIZE[2] = \<const0> ;
  assign m_axi_CRTL_BUS_AWSIZE[1] = \<const1> ;
  assign m_axi_CRTL_BUS_AWSIZE[0] = \<const0> ;
  assign m_axi_CRTL_BUS_AWUSER[0] = \<const0> ;
  assign m_axi_CRTL_BUS_WID[0] = \<const0> ;
  assign m_axi_CRTL_BUS_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIM2Mat AXIM2Mat_U0
       (.AXIM2Mat_U0_fb_offset_read(AXIM2Mat_U0_fb_offset_read),
        .AXIM2Mat_U0_m_axi_fb_ARVALID(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .AXIM2Mat_U0_m_axi_fb_RREADY(AXIM2Mat_U0_m_axi_fb_RREADY),
        .CRTL_BUS_ARREADY(CRTL_BUS_ARREADY),
        .D(AXIM2Mat_U0_n_4),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .Q(\grp_Array2Mat_fu_148/ap_CS_fsm_state3 ),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state2,AXIM2Mat_U0_n_3}),
        .\SRL_SIG_reg[1][0]_0 (shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_idle(AXIM2Mat_U0_n_9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIM2Mat_U0_ap_ready(ap_sync_AXIM2Mat_U0_ap_ready),
        .ap_sync_reg_AXIM2Mat_U0_ap_ready(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .\data_p1_reg[7] (CRTL_BUS_RDATA),
        .fb_offset_dout(image_in_c_dout),
        .image_in_c_empty_n(image_in_c_empty_n),
        .img_data_stream_V_din(AXIM2Mat_U0_img_data_stream_V_din),
        .internal_full_n_reg(src_cols_V_c25_U_n_1),
        .\mOutPtr_reg[1] (AXIM2Mat_U0_n_5),
        .\mOutPtr_reg[1]_0 (AXIM2Mat_U0_n_6),
        .m_axi_fb_ARADDR(AXIM2Mat_U0_m_axi_fb_ARADDR),
        .rs2f_rreq_ack(\bus_read/rs2f_rreq_ack ),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .src_rows_V_c24_full_n(src_rows_V_c24_full_n),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\state_reg[0] (CRTL_BUS_RVALID),
        .\state_reg[1] ({\bus_read/rs_rreq/state ,\bus_read/rs2f_rreq_valid }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_proc9 Block_proc9_U0
       (.\SRL_SIG_reg[1][0] (Block_proc9_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg(ap_sync_reg_Block_proc9_U0_ap_ready_reg_n_0),
        .internal_full_n_reg(src_cols_V_c_U_n_1),
        .start_for_Mat2AXIM_U0_full_n(start_for_Mat2AXIM_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2D Filter2D_U0
       (.DINADIN(src_data_stream_0_V_dout),
        .DOUTBDOUT(k_buf_0_val_3_q0),
        .E(shiftReg_ce_1),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_src_cols_V_read(Filter2D_U0_p_src_cols_V_read),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .O(Filter2D_U0_n_16),
        .Q(Filter2D_U0_n_17),
        .S(\p_Val2_s_reg_1397[7]_i_28_n_0 ),
        .\SRL_SIG_reg[0][7] (Filter2D_U0_p_dst_data_stream_V_din),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(AXIM2Mat_U0_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIM2Mat_U0_ap_ready(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .internal_empty_n4_out(internal_empty_n4_out),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1] (Filter2D_U0_n_23),
        .\mOutPtr_reg[2] (Filter2D_U0_n_24),
        .\mOutPtr_reg[2]_0 (Filter2D_U0_n_26),
        .ram_reg_bram_0(Filter2D_U0_n_20),
        .ram_reg_bram_0_0({src_data_stream_0_V_U_n_2,src_data_stream_0_V_U_n_3,src_data_stream_0_V_U_n_4,src_data_stream_0_V_U_n_5,src_data_stream_0_V_U_n_6,src_data_stream_0_V_U_n_7,src_data_stream_0_V_U_n_8,src_data_stream_0_V_U_n_9}),
        .ram_reg_bram_0_1({src_data_stream_0_V_U_n_10,src_data_stream_0_V_U_n_11,src_data_stream_0_V_U_n_12,src_data_stream_0_V_U_n_13,src_data_stream_0_V_U_n_14,src_data_stream_0_V_U_n_15,src_data_stream_0_V_U_n_16,src_data_stream_0_V_U_n_17}),
        .\right_border_buf_0_3_fu_192_reg[7]_0 (k_buf_0_val_4_q0),
        .src_cols_V_c25_empty_n(src_cols_V_c25_empty_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_rows_V_c24_empty_n(src_rows_V_c24_empty_n),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_once_reg(start_once_reg_0));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIM Mat2AXIM_U0
       (.CRTL_BUS_AWREADY(CRTL_BUS_AWREADY),
        .CRTL_BUS_BVALID(CRTL_BUS_BVALID),
        .CRTL_BUS_WREADY(CRTL_BUS_WREADY),
        .D(Mat2AXIM_U0_n_9),
        .E(\bus_write/rs_wreq/load_p2 ),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Mat2AXIM_U0_ap_start(Mat2AXIM_U0_ap_start),
        .Mat2AXIM_U0_m_axi_fb_AWVALID(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .Q({\grp_Mat2Array_fu_60/ap_CS_fsm_state11 ,\grp_Mat2Array_fu_60/ap_CS_fsm_state3 }),
        .\SRL_SIG_reg[1][7] (dst_data_stream_0_V_dout),
        .WEA(Mat2AXIM_U0_m_axi_fb_WVALID),
        .\ap_CS_fsm_reg[0]_0 (AXIM2Mat_U0_n_9),
        .\ap_CS_fsm_reg[0]_1 (Filter2D_U0_n_17),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg(Block_proc9_U0_n_1),
        .\data_p2_reg[31] (Mat2AXIM_U0_m_axi_fb_AWADDR),
        .data_vld_reg(Mat2AXIM_U0_n_7),
        .data_vld_reg_0(conv_CRTL_BUS_m_axi_U_n_6),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .empty_n_reg(Mat2AXIM_U0_n_10),
        .image_out_c_empty_n(image_out_c_empty_n),
        .internal_empty_n_reg(Mat2AXIM_U0_fb_offset_read),
        .internal_full_n_reg(Mat2AXIM_U0_n_16),
        .internal_full_n_reg_0(Mat2AXIM_U0_n_17),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\mOutPtr_reg[1] (Mat2AXIM_U0_n_13),
        .mem_reg_bram_0({ap_CS_fsm_state2_3,Mat2AXIM_U0_n_4}),
        .\or_cond_i_i_reg_1393_pp0_iter1_reg_reg[0] (Filter2D_U0_n_23),
        .out(image_out_c_dout),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .push(\bus_write/buff_wdata/push ),
        .\q_tmp_reg[7] (Mat2AXIM_U0_m_axi_fb_WDATA),
        .rs2f_wreq_ack(\bus_write/rs2f_wreq_ack ),
        .\state_reg[1] ({\bus_write/rs_wreq/state ,\bus_write/rs2f_wreq_valid }));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIM2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIM2Mat_U0_ap_ready),
        .Q(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .R(ap_sync_reg_Block_proc9_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_proc9_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_proc9_U0_ap_ready),
        .Q(ap_sync_reg_Block_proc9_U0_ap_ready_reg_n_0),
        .R(ap_sync_reg_Block_proc9_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_AXILiteS_s_axi conv_AXILiteS_s_axi_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .image_in(image_in),
        .image_out(image_out),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi conv_CRTL_BUS_m_axi_U
       (.AXIM2Mat_U0_m_axi_fb_ARVALID(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .AXIM2Mat_U0_m_axi_fb_RREADY(AXIM2Mat_U0_m_axi_fb_RREADY),
        .CRTL_BUS_ARREADY(CRTL_BUS_ARREADY),
        .CRTL_BUS_AWREADY(CRTL_BUS_AWREADY),
        .CRTL_BUS_BVALID(CRTL_BUS_BVALID),
        .CRTL_BUS_WREADY(CRTL_BUS_WREADY),
        .D(Mat2AXIM_U0_m_axi_fb_WDATA),
        .E(\bus_write/rs_wreq/load_p2 ),
        .Mat2AXIM_U0_m_axi_fb_AWVALID(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .Q({\bus_write/rs_wreq/state ,\bus_write/rs2f_wreq_valid }),
        .WEA(Mat2AXIM_U0_m_axi_fb_WVALID),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state2_3,Mat2AXIM_U0_n_4}),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,AXIM2Mat_U0_n_3}),
        .\ap_CS_fsm_reg[1]_1 (Mat2AXIM_U0_n_9),
        .\ap_CS_fsm_reg[1]_2 (AXIM2Mat_U0_n_4),
        .\ap_CS_fsm_reg[2] (\grp_Array2Mat_fu_148/ap_CS_fsm_state3 ),
        .\ap_CS_fsm_reg[8] ({\grp_Mat2Array_fu_60/ap_CS_fsm_state11 ,\grp_Mat2Array_fu_60/ap_CS_fsm_state3 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg(conv_CRTL_BUS_m_axi_U_n_6),
        .data_vld_reg_0(Mat2AXIM_U0_n_10),
        .data_vld_reg_1(Mat2AXIM_U0_n_7),
        .\fb_addr_reg_230_reg[31] (Mat2AXIM_U0_m_axi_fb_AWADDR),
        .\fb_addr_reg_261_reg[31] (AXIM2Mat_U0_m_axi_fb_ARADDR),
        .\fb_pix_reg_276_reg[7] (CRTL_BUS_RDATA),
        .m_axi_CRTL_BUS_ARADDR(\^m_axi_CRTL_BUS_ARADDR ),
        .\m_axi_CRTL_BUS_ARLEN[3] (\^m_axi_CRTL_BUS_ARLEN ),
        .m_axi_CRTL_BUS_ARREADY(m_axi_CRTL_BUS_ARREADY),
        .m_axi_CRTL_BUS_ARVALID(m_axi_CRTL_BUS_ARVALID),
        .m_axi_CRTL_BUS_AWADDR(\^m_axi_CRTL_BUS_AWADDR ),
        .\m_axi_CRTL_BUS_AWLEN[3] (\^m_axi_CRTL_BUS_AWLEN ),
        .m_axi_CRTL_BUS_AWREADY(m_axi_CRTL_BUS_AWREADY),
        .m_axi_CRTL_BUS_AWVALID(m_axi_CRTL_BUS_AWVALID),
        .m_axi_CRTL_BUS_BREADY(m_axi_CRTL_BUS_BREADY),
        .m_axi_CRTL_BUS_BVALID(m_axi_CRTL_BUS_BVALID),
        .m_axi_CRTL_BUS_RLAST({m_axi_CRTL_BUS_RLAST,m_axi_CRTL_BUS_RDATA}),
        .m_axi_CRTL_BUS_RREADY(m_axi_CRTL_BUS_RREADY),
        .m_axi_CRTL_BUS_RRESP(m_axi_CRTL_BUS_RRESP),
        .m_axi_CRTL_BUS_RVALID(m_axi_CRTL_BUS_RVALID),
        .m_axi_CRTL_BUS_WDATA(m_axi_CRTL_BUS_WDATA),
        .m_axi_CRTL_BUS_WLAST(m_axi_CRTL_BUS_WLAST),
        .m_axi_CRTL_BUS_WREADY(m_axi_CRTL_BUS_WREADY),
        .m_axi_CRTL_BUS_WSTRB(m_axi_CRTL_BUS_WSTRB),
        .m_axi_CRTL_BUS_WVALID(m_axi_CRTL_BUS_WVALID),
        .pop0(\bus_write/fifo_resp_to_user/pop0 ),
        .push(\bus_write/buff_wdata/push ),
        .rs2f_rreq_ack(\bus_read/rs2f_rreq_ack ),
        .rs2f_wreq_ack(\bus_write/rs2f_wreq_ack ),
        .s_ready_t_reg(\bus_read/rs_rreq/load_p2 ),
        .\state_reg[0] ({\bus_read/rs_rreq/state ,\bus_read/rs2f_rreq_valid }),
        .\state_reg[0]_0 (CRTL_BUS_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A dst_data_stream_0_V_U
       (.D(Filter2D_U0_p_dst_data_stream_V_din),
        .E(Mat2AXIM_U0_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .internal_empty_n_reg_0(Mat2AXIM_U0_n_17),
        .internal_full_n_reg_0(shiftReg_ce_1),
        .mOutPtr110_out(mOutPtr110_out_2),
        .\tmp_4_reg_245_reg[7] (dst_data_stream_0_V_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A image_in_c_U
       (.AXIM2Mat_U0_fb_offset_read(AXIM2Mat_U0_fb_offset_read),
        .Block_proc9_U0_image_out_out_write(Block_proc9_U0_image_out_out_write),
        .E(image_in_c_U_n_0),
        .Mat2AXIM_U0_ap_start(Mat2AXIM_U0_ap_start),
        .\SRL_SIG_reg[1][0] (image_in_c_U_n_1),
        .\ap_CS_fsm_reg[0] (Mat2AXIM_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg(Block_proc9_U0_n_1),
        .fb_offset_dout(image_in_c_dout),
        .if_din(image_in),
        .image_in_c_empty_n(image_in_c_empty_n),
        .image_in_c_full_n(image_in_c_full_n),
        .image_out_c_empty_n(image_out_c_empty_n),
        .image_out_c_full_n(image_out_c_full_n),
        .internal_empty_n_reg_0(image_in_c_U_n_5),
        .internal_empty_n_reg_1(image_in_c_U_n_6),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A image_out_c_U
       (.Block_proc9_U0_image_out_out_write(Block_proc9_U0_image_out_out_write),
        .E(image_in_c_U_n_0),
        .Mat2AXIM_U0_ap_start(Mat2AXIM_U0_ap_start),
        .\ap_CS_fsm_reg[0] (Mat2AXIM_U0_n_16),
        .\ap_CS_fsm_reg[0]_0 (Mat2AXIM_U0_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .image_out_c_empty_n(image_out_c_empty_n),
        .image_out_c_full_n(image_out_c_full_n),
        .in(image_out),
        .internal_empty_n_reg_0(Mat2AXIM_U0_fb_offset_read),
        .internal_full_n_reg_0(image_in_c_U_n_1),
        .out(image_out_c_dout));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_s_reg_1397[7]_i_28 
       (.I0(Filter2D_U0_n_16),
        .O(\p_Val2_s_reg_1397[7]_i_28_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A src_cols_V_c25_U
       (.AXIM2Mat_U0_fb_offset_read(AXIM2Mat_U0_fb_offset_read),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_src_cols_V_read(Filter2D_U0_p_src_cols_V_read),
        .Q(Filter2D_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIM2Mat_U0_ap_ready(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .\fb_offset_read_reg_162_reg[0] (src_cols_V_c25_U_n_1),
        .src_cols_V_c25_empty_n(src_cols_V_c25_empty_n),
        .src_rows_V_c24_empty_n(src_rows_V_c24_empty_n),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A_0 src_cols_V_c_U
       (.AXIM2Mat_U0_fb_offset_read(AXIM2Mat_U0_fb_offset_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIM2Mat_U0_ap_ready(ap_sync_AXIM2Mat_U0_ap_ready),
        .ap_sync_Block_proc9_U0_ap_ready(ap_sync_Block_proc9_U0_ap_ready),
        .ap_sync_reg_Block_proc9_U0_ap_ready(ap_sync_reg_Block_proc9_U0_ap_ready),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg(src_cols_V_c_U_n_1),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg_0(ap_sync_reg_Block_proc9_U0_ap_ready_reg_n_0),
        .image_in_c_full_n(image_in_c_full_n),
        .image_out_c_full_n(image_out_c_full_n),
        .internal_full_n_reg_0(start_for_Mat2AXIeOg_U_n_4),
        .internal_full_n_reg_1(image_in_c_U_n_1),
        .internal_full_n_reg_2(image_in_c_U_n_6),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n),
        .start_for_Mat2AXIM_U0_full_n(start_for_Mat2AXIM_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1 src_data_stream_0_V_U
       (.D(AXIM2Mat_U0_img_data_stream_V_din),
        .DINADIN(src_data_stream_0_V_dout),
        .DOUTBDOUT(k_buf_0_val_3_q0),
        .E(AXIM2Mat_U0_n_5),
        .Filter2D_U0_p_src_data_stream_V_read(Filter2D_U0_p_src_data_stream_V_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg(AXIM2Mat_U0_n_6),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(shiftReg_ce),
        .mOutPtr110_out(mOutPtr110_out),
        .ram_reg_bram_0({src_data_stream_0_V_U_n_2,src_data_stream_0_V_U_n_3,src_data_stream_0_V_U_n_4,src_data_stream_0_V_U_n_5,src_data_stream_0_V_U_n_6,src_data_stream_0_V_U_n_7,src_data_stream_0_V_U_n_8,src_data_stream_0_V_U_n_9}),
        .ram_reg_bram_0_0({src_data_stream_0_V_U_n_10,src_data_stream_0_V_U_n_11,src_data_stream_0_V_U_n_12,src_data_stream_0_V_U_n_13,src_data_stream_0_V_U_n_14,src_data_stream_0_V_U_n_15,src_data_stream_0_V_U_n_16,src_data_stream_0_V_U_n_17}),
        .ram_reg_bram_0_1(k_buf_0_val_4_q0),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .\tmp_i_39_reg_1310_reg[0] (Filter2D_U0_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A_2 src_rows_V_c24_U
       (.AXIM2Mat_U0_fb_offset_read(AXIM2Mat_U0_fb_offset_read),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .Filter2D_U0_p_src_cols_V_read(Filter2D_U0_p_src_cols_V_read),
        .Q(Filter2D_U0_n_17),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .src_cols_V_c25_empty_n(src_cols_V_c25_empty_n),
        .src_rows_V_c24_empty_n(src_rows_V_c24_empty_n),
        .src_rows_V_c24_full_n(src_rows_V_c24_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A_3 src_rows_V_c_U
       (.AXIM2Mat_U0_fb_offset_read(AXIM2Mat_U0_fb_offset_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(image_in_c_U_n_1),
        .internal_full_n_reg_1(image_in_c_U_n_5),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2fYi start_for_Filter2fYi_U
       (.E(Filter2D_U0_n_24),
        .Filter2D_U0_ap_start(Filter2D_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(Filter2D_U0_n_26),
        .start_for_Filter2D_U0_full_n(start_for_Filter2D_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIeOg start_for_Mat2AXIeOg_U
       (.Mat2AXIM_U0_ap_start(Mat2AXIM_U0_ap_start),
        .\ap_CS_fsm_reg[0] (Mat2AXIM_U0_n_4),
        .\ap_CS_fsm_reg[1] (ap_done),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIM2Mat_U0_ap_ready(ap_sync_AXIM2Mat_U0_ap_ready),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg(start_for_Mat2AXIeOg_U_n_4),
        .ap_sync_reg_Block_proc9_U0_ap_ready_reg_0(ap_sync_reg_Block_proc9_U0_ap_ready_reg_n_0),
        .\fb_offset_read_reg_70_reg[0] (Mat2AXIM_U0_fb_offset_read),
        .image_out_c_empty_n(image_out_c_empty_n),
        .internal_full_n_reg_0(src_cols_V_c_U_n_1),
        .start_for_Mat2AXIM_U0_full_n(start_for_Mat2AXIM_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_AXILiteS_s_axi
   (out,
    s_axi_AXILiteS_BVALID,
    image_out,
    image_in,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB);
  output [1:0]out;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]image_out;
  output [31:0]image_in;
  output [31:0]s_axi_AXILiteS_RDATA;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_RREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [31:0]image_in;
  wire [31:0]image_out;
  wire [31:0]int_image_in0;
  wire [31:0]int_image_out0;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_0_in1_out;
  wire p_0_in3_out;
  wire p_2_in;
  wire rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;

  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(out[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[2]),
        .I2(s_axi_AXILiteS_BVALID[1]),
        .I3(s_axi_AXILiteS_BVALID[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[0]),
        .O(int_image_in0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[10]),
        .O(int_image_in0[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[11]),
        .O(int_image_in0[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[12]),
        .O(int_image_in0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[13]),
        .O(int_image_in0[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[14]),
        .O(int_image_in0[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[15]),
        .O(int_image_in0[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[16]),
        .O(int_image_in0[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[17]),
        .O(int_image_in0[17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[18]),
        .O(int_image_in0[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[19]),
        .O(int_image_in0[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[1]),
        .O(int_image_in0[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[20]),
        .O(int_image_in0[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[21]),
        .O(int_image_in0[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[22]),
        .O(int_image_in0[22]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_in[23]),
        .O(int_image_in0[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[24]),
        .O(int_image_in0[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[25]),
        .O(int_image_in0[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[26]),
        .O(int_image_in0[26]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[27]),
        .O(int_image_in0[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[28]),
        .O(int_image_in0[28]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[29]),
        .O(int_image_in0[29]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[2]),
        .O(int_image_in0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[30]),
        .O(int_image_in0[30]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \int_image_in[31]_i_1 
       (.I0(p_2_in),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(p_0_in3_out));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_in[31]),
        .O(int_image_in0[31]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[3]),
        .O(int_image_in0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[4]),
        .O(int_image_in0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[5]),
        .O(int_image_in0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[6]),
        .O(int_image_in0[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_in[7]),
        .O(int_image_in0[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[8]),
        .O(int_image_in0[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_in[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_in[9]),
        .O(int_image_in0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[0]),
        .Q(image_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[10]),
        .Q(image_in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[11]),
        .Q(image_in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[12]),
        .Q(image_in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[13]),
        .Q(image_in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[14]),
        .Q(image_in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[15]),
        .Q(image_in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[16]),
        .Q(image_in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[17]),
        .Q(image_in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[18]),
        .Q(image_in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[19]),
        .Q(image_in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[1]),
        .Q(image_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[20]),
        .Q(image_in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[21]),
        .Q(image_in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[22]),
        .Q(image_in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[23]),
        .Q(image_in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[24]),
        .Q(image_in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[25]),
        .Q(image_in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[26]),
        .Q(image_in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[27]),
        .Q(image_in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[28]),
        .Q(image_in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[29]),
        .Q(image_in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[2]),
        .Q(image_in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[30]),
        .Q(image_in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[31]),
        .Q(image_in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[3]),
        .Q(image_in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[4]),
        .Q(image_in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[5]),
        .Q(image_in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[6]),
        .Q(image_in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[7]),
        .Q(image_in[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[8]),
        .Q(image_in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_in_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in3_out),
        .D(int_image_in0[9]),
        .Q(image_in[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[0]),
        .O(int_image_out0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[10]),
        .O(int_image_out0[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[11]),
        .O(int_image_out0[11]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[12]),
        .O(int_image_out0[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[13]),
        .O(int_image_out0[13]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[14]),
        .O(int_image_out0[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[15]),
        .O(int_image_out0[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[16]),
        .O(int_image_out0[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[17]),
        .O(int_image_out0[17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[18]),
        .O(int_image_out0[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[19]),
        .O(int_image_out0[19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[1]),
        .O(int_image_out0[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[20]),
        .O(int_image_out0[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[21]),
        .O(int_image_out0[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[22]),
        .O(int_image_out0[22]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(image_out[23]),
        .O(int_image_out0[23]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[24]),
        .O(int_image_out0[24]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[25]),
        .O(int_image_out0[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[26]),
        .O(int_image_out0[26]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[27]),
        .O(int_image_out0[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[28]),
        .O(int_image_out0[28]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[29]),
        .O(int_image_out0[29]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[2]),
        .O(int_image_out0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[30]),
        .O(int_image_out0[30]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_image_out[31]_i_1 
       (.I0(p_2_in),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(p_0_in1_out));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(image_out[31]),
        .O(int_image_out0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_image_out[31]_i_3 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[3]),
        .O(int_image_out0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[4]),
        .O(int_image_out0[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[5]),
        .O(int_image_out0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[6]),
        .O(int_image_out0[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(image_out[7]),
        .O(int_image_out0[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[8]),
        .O(int_image_out0[8]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_image_out[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(image_out[9]),
        .O(int_image_out0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[0]),
        .Q(image_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[10]),
        .Q(image_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[11]),
        .Q(image_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[12]),
        .Q(image_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[13]),
        .Q(image_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[14]),
        .Q(image_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[15]),
        .Q(image_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[16]),
        .Q(image_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[17]),
        .Q(image_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[18]),
        .Q(image_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[19]),
        .Q(image_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[1]),
        .Q(image_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[20]),
        .Q(image_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[21]),
        .Q(image_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[22]),
        .Q(image_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[23]),
        .Q(image_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[24]),
        .Q(image_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[25]),
        .Q(image_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[26]),
        .Q(image_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[27]),
        .Q(image_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[28]),
        .Q(image_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[29]),
        .Q(image_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[2]),
        .Q(image_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[30]),
        .Q(image_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[31]),
        .Q(image_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[3]),
        .Q(image_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[4]),
        .Q(image_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[5]),
        .Q(image_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[6]),
        .Q(image_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[7]),
        .Q(image_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[8]),
        .Q(image_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_image_out_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in1_out),
        .D(int_image_out0[9]),
        .Q(image_out[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[0]_i_1 
       (.I0(image_in[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[10]_i_1 
       (.I0(image_in[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[10]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[11]_i_1 
       (.I0(image_in[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[11]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[12]_i_1 
       (.I0(image_in[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[12]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[13]_i_1 
       (.I0(image_in[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[13]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[14]_i_1 
       (.I0(image_in[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[14]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[15]_i_1 
       (.I0(image_in[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[15]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[16]_i_1 
       (.I0(image_in[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[16]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[17]_i_1 
       (.I0(image_in[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[17]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[18]_i_1 
       (.I0(image_in[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[18]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[19]_i_1 
       (.I0(image_in[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[19]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[1]_i_1 
       (.I0(image_in[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[1]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[20]_i_1 
       (.I0(image_in[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[20]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[21]_i_1 
       (.I0(image_in[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[21]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[22]_i_1 
       (.I0(image_in[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[22]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[23]_i_1 
       (.I0(image_in[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[23]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[24]_i_1 
       (.I0(image_in[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[24]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[25]_i_1 
       (.I0(image_in[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[25]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[26]_i_1 
       (.I0(image_in[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[26]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[27]_i_1 
       (.I0(image_in[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[27]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[28]_i_1 
       (.I0(image_in[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[28]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[29]_i_1 
       (.I0(image_in[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[29]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[2]_i_1 
       (.I0(image_in[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[2]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[30]_i_1 
       (.I0(image_in[30]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[30]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[31]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .O(rdata));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[31]_i_3 
       (.I0(image_in[31]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[31]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[3]_i_1 
       (.I0(image_in[3]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[3]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[4]_i_1 
       (.I0(image_in[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[4]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[5]_i_1 
       (.I0(image_in[5]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[5]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[6]_i_1 
       (.I0(image_in[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[6]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[7]_i_1 
       (.I0(image_in[7]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[7]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[8]_i_1 
       (.I0(image_in[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[8]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[9]_i_1 
       (.I0(image_in[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(image_out[9]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(rdata),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi
   (CRTL_BUS_WREADY,
    ap_rst_n_inv,
    m_axi_CRTL_BUS_RREADY,
    rs2f_wreq_ack,
    CRTL_BUS_AWREADY,
    m_axi_CRTL_BUS_BREADY,
    data_vld_reg,
    CRTL_BUS_BVALID,
    m_axi_CRTL_BUS_WVALID,
    m_axi_CRTL_BUS_WSTRB,
    m_axi_CRTL_BUS_WLAST,
    rs2f_rreq_ack,
    CRTL_BUS_ARREADY,
    m_axi_CRTL_BUS_ARVALID,
    Q,
    m_axi_CRTL_BUS_AWVALID,
    \m_axi_CRTL_BUS_AWLEN[3] ,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    m_axi_CRTL_BUS_AWADDR,
    m_axi_CRTL_BUS_ARADDR,
    \m_axi_CRTL_BUS_ARLEN[3] ,
    m_axi_CRTL_BUS_WDATA,
    \fb_pix_reg_276_reg[7] ,
    ap_clk,
    D,
    WEA,
    m_axi_CRTL_BUS_RLAST,
    m_axi_CRTL_BUS_RRESP,
    m_axi_CRTL_BUS_RVALID,
    data_vld_reg_0,
    ap_rst_n,
    push,
    m_axi_CRTL_BUS_ARREADY,
    m_axi_CRTL_BUS_WREADY,
    m_axi_CRTL_BUS_AWREADY,
    Mat2AXIM_U0_m_axi_fb_AWVALID,
    m_axi_CRTL_BUS_BVALID,
    data_vld_reg_1,
    pop0,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[1] ,
    AXIM2Mat_U0_m_axi_fb_ARVALID,
    AXIM2Mat_U0_m_axi_fb_RREADY,
    \fb_addr_reg_230_reg[31] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1]_0 ,
    \fb_addr_reg_261_reg[31] ,
    E,
    \ap_CS_fsm_reg[1]_1 ,
    s_ready_t_reg,
    \ap_CS_fsm_reg[1]_2 );
  output CRTL_BUS_WREADY;
  output ap_rst_n_inv;
  output m_axi_CRTL_BUS_RREADY;
  output rs2f_wreq_ack;
  output CRTL_BUS_AWREADY;
  output m_axi_CRTL_BUS_BREADY;
  output data_vld_reg;
  output CRTL_BUS_BVALID;
  output m_axi_CRTL_BUS_WVALID;
  output [3:0]m_axi_CRTL_BUS_WSTRB;
  output m_axi_CRTL_BUS_WLAST;
  output rs2f_rreq_ack;
  output CRTL_BUS_ARREADY;
  output m_axi_CRTL_BUS_ARVALID;
  output [1:0]Q;
  output m_axi_CRTL_BUS_AWVALID;
  output [3:0]\m_axi_CRTL_BUS_AWLEN[3] ;
  output [1:0]\state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]m_axi_CRTL_BUS_AWADDR;
  output [29:0]m_axi_CRTL_BUS_ARADDR;
  output [3:0]\m_axi_CRTL_BUS_ARLEN[3] ;
  output [31:0]m_axi_CRTL_BUS_WDATA;
  output [7:0]\fb_pix_reg_276_reg[7] ;
  input ap_clk;
  input [7:0]D;
  input [0:0]WEA;
  input [32:0]m_axi_CRTL_BUS_RLAST;
  input [1:0]m_axi_CRTL_BUS_RRESP;
  input m_axi_CRTL_BUS_RVALID;
  input data_vld_reg_0;
  input ap_rst_n;
  input push;
  input m_axi_CRTL_BUS_ARREADY;
  input m_axi_CRTL_BUS_WREADY;
  input m_axi_CRTL_BUS_AWREADY;
  input Mat2AXIM_U0_m_axi_fb_AWVALID;
  input m_axi_CRTL_BUS_BVALID;
  input data_vld_reg_1;
  input pop0;
  input [1:0]\ap_CS_fsm_reg[8] ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input AXIM2Mat_U0_m_axi_fb_ARVALID;
  input AXIM2Mat_U0_m_axi_fb_RREADY;
  input [31:0]\fb_addr_reg_230_reg[31] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input [31:0]\fb_addr_reg_261_reg[31] ;
  input [0:0]E;
  input [0:0]\ap_CS_fsm_reg[1]_1 ;
  input [0:0]s_ready_t_reg;
  input [0:0]\ap_CS_fsm_reg[1]_2 ;

  wire AWVALID_Dummy;
  wire AXIM2Mat_U0_m_axi_fb_ARVALID;
  wire AXIM2Mat_U0_m_axi_fb_RREADY;
  wire CRTL_BUS_ARREADY;
  wire CRTL_BUS_AWREADY;
  wire CRTL_BUS_BVALID;
  wire CRTL_BUS_WREADY;
  wire [7:0]D;
  wire [0:0]E;
  wire Mat2AXIM_U0_m_axi_fb_AWVALID;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_15;
  wire bus_write_n_16;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire [31:0]\fb_addr_reg_230_reg[31] ;
  wire [31:0]\fb_addr_reg_261_reg[31] ;
  wire [7:0]\fb_pix_reg_276_reg[7] ;
  wire [29:0]m_axi_CRTL_BUS_ARADDR;
  wire [3:0]\m_axi_CRTL_BUS_ARLEN[3] ;
  wire m_axi_CRTL_BUS_ARREADY;
  wire m_axi_CRTL_BUS_ARVALID;
  wire [29:0]m_axi_CRTL_BUS_AWADDR;
  wire [3:0]\m_axi_CRTL_BUS_AWLEN[3] ;
  wire m_axi_CRTL_BUS_AWREADY;
  wire m_axi_CRTL_BUS_AWVALID;
  wire m_axi_CRTL_BUS_BREADY;
  wire m_axi_CRTL_BUS_BVALID;
  wire [32:0]m_axi_CRTL_BUS_RLAST;
  wire m_axi_CRTL_BUS_RREADY;
  wire [1:0]m_axi_CRTL_BUS_RRESP;
  wire m_axi_CRTL_BUS_RVALID;
  wire [31:0]m_axi_CRTL_BUS_WDATA;
  wire m_axi_CRTL_BUS_WLAST;
  wire m_axi_CRTL_BUS_WREADY;
  wire [3:0]m_axi_CRTL_BUS_WSTRB;
  wire m_axi_CRTL_BUS_WVALID;
  wire [1:0]p_0_in;
  wire pop0;
  wire push;
  wire rs2f_rreq_ack;
  wire rs2f_wreq_ack;
  wire [0:0]s_ready_t_reg;
  wire [1:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [1:0]throttl_cnt_reg;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_read bus_read
       (.AXIM2Mat_U0_m_axi_fb_ARVALID(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .AXIM2Mat_U0_m_axi_fb_RREADY(AXIM2Mat_U0_m_axi_fb_RREADY),
        .Q(\m_axi_CRTL_BUS_ARLEN[3] ),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\fb_addr_reg_261_reg[31] (\fb_addr_reg_261_reg[31] ),
        .\fb_pix_reg_276_reg[7] (\fb_pix_reg_276_reg[7] ),
        .full_n_reg(rs2f_rreq_ack),
        .m_axi_CRTL_BUS_ARADDR(m_axi_CRTL_BUS_ARADDR),
        .m_axi_CRTL_BUS_ARREADY(m_axi_CRTL_BUS_ARREADY),
        .m_axi_CRTL_BUS_ARVALID(m_axi_CRTL_BUS_ARVALID),
        .m_axi_CRTL_BUS_RLAST(m_axi_CRTL_BUS_RLAST),
        .m_axi_CRTL_BUS_RREADY(m_axi_CRTL_BUS_RREADY),
        .m_axi_CRTL_BUS_RRESP(m_axi_CRTL_BUS_RRESP),
        .m_axi_CRTL_BUS_RVALID(m_axi_CRTL_BUS_RVALID),
        .s_ready_t_reg(CRTL_BUS_ARREADY),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CRTL_BUS_BVALID(CRTL_BUS_BVALID),
        .CRTL_BUS_WREADY(CRTL_BUS_WREADY),
        .D(D),
        .E(bus_write_n_15),
        .Mat2AXIM_U0_m_axi_fb_AWVALID(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg(data_vld_reg),
        .data_vld_reg_0(data_vld_reg_0),
        .data_vld_reg_1(data_vld_reg_1),
        .\fb_addr_reg_230_reg[31] (\fb_addr_reg_230_reg[31] ),
        .full_n_reg(rs2f_wreq_ack),
        .m_axi_CRTL_BUS_AWADDR(m_axi_CRTL_BUS_AWADDR),
        .\m_axi_CRTL_BUS_AWLEN[3] (\m_axi_CRTL_BUS_AWLEN[3] ),
        .m_axi_CRTL_BUS_BREADY(m_axi_CRTL_BUS_BREADY),
        .m_axi_CRTL_BUS_BVALID(m_axi_CRTL_BUS_BVALID),
        .m_axi_CRTL_BUS_WDATA(m_axi_CRTL_BUS_WDATA),
        .m_axi_CRTL_BUS_WLAST(m_axi_CRTL_BUS_WLAST),
        .m_axi_CRTL_BUS_WREADY(m_axi_CRTL_BUS_WREADY),
        .m_axi_CRTL_BUS_WSTRB(m_axi_CRTL_BUS_WSTRB),
        .m_axi_CRTL_BUS_WVALID(m_axi_CRTL_BUS_WVALID),
        .pop0(pop0),
        .push(push),
        .s_ready_t_reg(CRTL_BUS_AWREADY),
        .s_ready_t_reg_0(E),
        .\throttl_cnt_reg[1] (p_0_in),
        .\throttl_cnt_reg[1]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[5] (wreq_throttl_n_3),
        .\throttl_cnt_reg[6] (wreq_throttl_n_4),
        .\throttl_cnt_reg[7] (bus_write_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_throttl wreq_throttl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_15),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (bus_write_n_16),
        .\could_multi_bursts.awlen_buf_reg[3] (\m_axi_CRTL_BUS_AWLEN[3] [3:2]),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_3),
        .m_axi_CRTL_BUS_AWREADY(m_axi_CRTL_BUS_AWREADY),
        .m_axi_CRTL_BUS_AWVALID(m_axi_CRTL_BUS_AWVALID),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_buffer
   (CRTL_BUS_WREADY,
    data_valid,
    E,
    Q,
    DI,
    S,
    \bus_wide_gen.strb_buf_reg[0] ,
    ap_clk,
    D,
    WEA,
    SR,
    ap_rst_n,
    push,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_CRTL_BUS_WREADY,
    burst_valid,
    \usedw_reg[0]_0 );
  output CRTL_BUS_WREADY;
  output data_valid;
  output [0:0]E;
  output [5:0]Q;
  output [0:0]DI;
  output [6:0]S;
  output [8:0]\bus_wide_gen.strb_buf_reg[0] ;
  input ap_clk;
  input [7:0]D;
  input [0:0]WEA;
  input [0:0]SR;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input m_axi_CRTL_BUS_WREADY;
  input burst_valid;
  input [6:0]\usedw_reg[0]_0 ;

  wire CRTL_BUS_WREADY;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [8:0]\bus_wide_gen.strb_buf_reg[0] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__0_n_0;
  wire m_axi_CRTL_BUS_WREADY;
  wire mem_reg_bram_0_i_10_n_0;
  wire mem_reg_bram_0_i_11_n_0;
  wire p_1_in;
  wire pop;
  wire push;
  wire [8:0]q_buf;
  wire [8:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [6:0]\usedw_reg[0]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:9]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_CRTL_BUS_WREADY),
        .I3(burst_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[0] [8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_CRTL_BUS_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(CRTL_BUS_WREADY),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__4
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__0_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(CRTL_BUS_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:9],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(CRTL_BUS_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_bram_0_i_1
       (.I0(mem_reg_bram_0_i_10_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_bram_0_i_10
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_bram_0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_bram_0_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_bram_0_i_10_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_bram_0_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_bram_0_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_bram_0_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_bram_0_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_bram_0_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_bram_0_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h55959999AAAAAAAA)) 
    mem_reg_bram_0_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_CRTL_BUS_WREADY),
        .I4(burst_valid),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_8
       (.I0(Q[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(m_axi_CRTL_BUS_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_10_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(push),
        .I2(Q[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AAFFFFF7550000)) 
    \usedw[7]_i_1 
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_CRTL_BUS_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[0]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_buffer__parameterized0
   (m_axi_CRTL_BUS_RREADY,
    beat_valid,
    SR,
    Q,
    full_n_reg_0,
    empty_n_reg_0,
    DI,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[0] ,
    S,
    ap_clk,
    m_axi_CRTL_BUS_RLAST,
    m_axi_CRTL_BUS_RRESP,
    m_axi_CRTL_BUS_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    empty_n_reg_1,
    \q_reg[11] ,
    D);
  output m_axi_CRTL_BUS_RREADY;
  output beat_valid;
  output [0:0]SR;
  output [5:0]Q;
  output full_n_reg_0;
  output [32:0]empty_n_reg_0;
  output [0:0]DI;
  output \bus_wide_gen.data_buf_reg[23] ;
  output \bus_wide_gen.data_buf_reg[22] ;
  output \bus_wide_gen.data_buf_reg[21] ;
  output \bus_wide_gen.data_buf_reg[20] ;
  output \bus_wide_gen.data_buf_reg[19] ;
  output \bus_wide_gen.data_buf_reg[18] ;
  output \bus_wide_gen.data_buf_reg[17] ;
  output \bus_wide_gen.data_buf_reg[16] ;
  output \bus_wide_gen.data_buf_reg[15] ;
  output \bus_wide_gen.data_buf_reg[14] ;
  output \bus_wide_gen.data_buf_reg[13] ;
  output \bus_wide_gen.data_buf_reg[12] ;
  output \bus_wide_gen.data_buf_reg[11] ;
  output \bus_wide_gen.data_buf_reg[10] ;
  output \bus_wide_gen.data_buf_reg[9] ;
  output \bus_wide_gen.data_buf_reg[8] ;
  output \bus_wide_gen.data_buf_reg[7] ;
  output \bus_wide_gen.data_buf_reg[6] ;
  output \bus_wide_gen.data_buf_reg[5] ;
  output \bus_wide_gen.data_buf_reg[4] ;
  output \bus_wide_gen.data_buf_reg[3] ;
  output \bus_wide_gen.data_buf_reg[2] ;
  output \bus_wide_gen.data_buf_reg[1] ;
  output \bus_wide_gen.data_buf_reg[0] ;
  output [6:0]S;
  input ap_clk;
  input [32:0]m_axi_CRTL_BUS_RLAST;
  input [1:0]m_axi_CRTL_BUS_RRESP;
  input m_axi_CRTL_BUS_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input empty_n_reg_1;
  input [1:0]\q_reg[11] ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [6:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire [32:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire [32:0]m_axi_CRTL_BUS_RLAST;
  wire m_axi_CRTL_BUS_RREADY;
  wire [1:0]m_axi_CRTL_BUS_RRESP;
  wire m_axi_CRTL_BUS_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_68;
  wire mem_reg_n_69;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [1:0]\q_reg[11] ;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:1]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(empty_n_reg_0[24]),
        .I1(empty_n_reg_0[8]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[16]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[0]),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(empty_n_reg_0[18]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[26]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[10]),
        .O(\bus_wide_gen.data_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(empty_n_reg_0[19]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[27]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[11]),
        .O(\bus_wide_gen.data_buf_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(empty_n_reg_0[20]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[28]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[12]),
        .O(\bus_wide_gen.data_buf_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(empty_n_reg_0[21]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[29]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[13]),
        .O(\bus_wide_gen.data_buf_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(empty_n_reg_0[22]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[30]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[14]),
        .O(\bus_wide_gen.data_buf_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(empty_n_reg_0[23]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[31]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[15]),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(empty_n_reg_0[24]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[16]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(empty_n_reg_0[25]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[17]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(empty_n_reg_0[26]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[18]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(empty_n_reg_0[27]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[19]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(empty_n_reg_0[25]),
        .I1(empty_n_reg_0[9]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[17]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[1]),
        .O(\bus_wide_gen.data_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(empty_n_reg_0[28]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[20]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(empty_n_reg_0[29]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[21]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(empty_n_reg_0[30]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[22]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_3__0 
       (.I0(empty_n_reg_0[31]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[23]),
        .I3(\q_reg[11] [1]),
        .O(\bus_wide_gen.data_buf_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(empty_n_reg_0[26]),
        .I1(empty_n_reg_0[10]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[18]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[2]),
        .O(\bus_wide_gen.data_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(empty_n_reg_0[27]),
        .I1(empty_n_reg_0[11]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[19]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[3]),
        .O(\bus_wide_gen.data_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(empty_n_reg_0[28]),
        .I1(empty_n_reg_0[12]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[20]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[4]),
        .O(\bus_wide_gen.data_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(empty_n_reg_0[29]),
        .I1(empty_n_reg_0[13]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[21]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[5]),
        .O(\bus_wide_gen.data_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(empty_n_reg_0[30]),
        .I1(empty_n_reg_0[14]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[22]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[6]),
        .O(\bus_wide_gen.data_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(empty_n_reg_0[31]),
        .I1(empty_n_reg_0[15]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[23]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[7]),
        .O(\bus_wide_gen.data_buf_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(empty_n_reg_0[16]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[24]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[8]),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(empty_n_reg_0[17]),
        .I1(\q_reg[11] [0]),
        .I2(empty_n_reg_0[25]),
        .I3(\q_reg[11] [1]),
        .I4(empty_n_reg_0[9]),
        .O(\bus_wide_gen.data_buf_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(beat_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(empty_n_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(empty_n_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(empty_n_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(empty_n_reg_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(empty_n_reg_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(empty_n_reg_0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(empty_n_reg_0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(empty_n_reg_0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(empty_n_reg_0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(empty_n_reg_0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(empty_n_reg_0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(empty_n_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(empty_n_reg_0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(empty_n_reg_0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(empty_n_reg_0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(empty_n_reg_0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(empty_n_reg_0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(empty_n_reg_0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(empty_n_reg_0[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(empty_n_reg_0[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(empty_n_reg_0[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(empty_n_reg_0[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(empty_n_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(empty_n_reg_0[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(empty_n_reg_0[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(empty_n_reg_0[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(empty_n_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(empty_n_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(empty_n_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(empty_n_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(empty_n_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(empty_n_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(empty_n_reg_0[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__1_n_0),
        .I2(pop),
        .I3(m_axi_CRTL_BUS_RVALID),
        .I4(m_axi_CRTL_BUS_RREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__1_n_0),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_CRTL_BUS_RREADY),
        .I3(m_axi_CRTL_BUS_RVALID),
        .I4(pop),
        .O(full_n_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__7
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__2_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_CRTL_BUS_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(m_axi_CRTL_BUS_RLAST[15:0]),
        .DINBDIN(m_axi_CRTL_BUS_RLAST[31:16]),
        .DINPADINP(m_axi_CRTL_BUS_RRESP),
        .DINPBDINP({1'b1,m_axi_CRTL_BUS_RLAST[32]}),
        .DOUTADOUT(q_buf[15:0]),
        .DOUTBDOUT(q_buf[31:16]),
        .DOUTPADOUTP({mem_reg_n_68,mem_reg_n_69}),
        .DOUTPBDOUTP({NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_CRTL_BUS_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_CRTL_BUS_RVALID,m_axi_CRTL_BUS_RVALID,m_axi_CRTL_BUS_RVALID,m_axi_CRTL_BUS_RVALID}));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(pop),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_10
       (.I0(pop),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(mem_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_2
       (.I0(mem_reg_i_9_n_0),
        .I1(pop),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(mem_reg_i_10_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_8__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_CRTL_BUS_RVALID),
        .I3(m_axi_CRTL_BUS_RREADY),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \pout[3]_i_4__0 
       (.I0(empty_n_reg_1),
        .I1(beat_valid),
        .I2(empty_n_reg_0[32]),
        .I3(\bus_wide_gen.last_split ),
        .O(full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_CRTL_BUS_RLAST[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00009000)) 
    show_ahead_i_1__0
       (.I0(pop),
        .I1(Q[0]),
        .I2(m_axi_CRTL_BUS_RVALID),
        .I3(m_axi_CRTL_BUS_RREADY),
        .I4(empty_n_i_2__1_n_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(m_axi_CRTL_BUS_RREADY),
        .I2(m_axi_CRTL_BUS_RVALID),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_CRTL_BUS_RVALID),
        .I1(m_axi_CRTL_BUS_RREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_wide_gen.strb_buf_reg[0] ,
    E,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[8]_0 ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[24] ,
    \bus_wide_gen.first_pad ,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[7] ,
    in,
    SR,
    ap_clk,
    ap_rst_n,
    \dout_buf_reg[8] ,
    m_axi_CRTL_BUS_WSTRB,
    m_axi_CRTL_BUS_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    push,
    Q,
    data_valid,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    invalid_len_event_reg2,
    \could_multi_bursts.next_loop ,
    m_axi_CRTL_BUS_WLAST,
    \sect_end_buf_reg[1] );
  output burst_valid;
  output fifo_burst_ready;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output [0:0]\bus_wide_gen.data_buf_reg[8] ;
  output [0:0]\bus_wide_gen.data_buf_reg[8]_0 ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output [0:0]\bus_wide_gen.data_buf_reg[31] ;
  output [0:0]\bus_wide_gen.data_buf_reg[24] ;
  output \bus_wide_gen.first_pad ;
  output [2:0]D;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output [3:0]in;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\dout_buf_reg[8] ;
  input [3:0]m_axi_CRTL_BUS_WSTRB;
  input m_axi_CRTL_BUS_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input push;
  input [7:0]Q;
  input data_valid;
  input \bus_wide_gen.first_pad_reg_0 ;
  input [2:0]\bus_wide_gen.pad_oh_reg_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [1:0]\sect_addr_buf_reg[1] ;
  input invalid_len_event_reg2;
  input \could_multi_bursts.next_loop ;
  input m_axi_CRTL_BUS_WLAST;
  input [1:0]\sect_end_buf_reg[1] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [11:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_6_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[24] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[8] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[8]_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire [0:0]\bus_wide_gen.head_pads ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_3_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ;
  wire [2:0]\bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]\dout_buf_reg[8] ;
  wire empty_n_i_1__5_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire fifo_burst_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire m_axi_CRTL_BUS_WLAST;
  wire m_axi_CRTL_BUS_WREADY;
  wire [3:0]m_axi_CRTL_BUS_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1__2_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__1_n_0 ;
  wire \pout[2]_i_3__2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire [1:0]\sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_CRTL_BUS_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_CRTL_BUS_WREADY),
        .I3(\bus_wide_gen.first_pad ),
        .I4(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_CRTL_BUS_WREADY),
        .I2(\bus_wide_gen.first_pad ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hBBBBBBBB0000000B)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(m_axi_CRTL_BUS_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I3(\bus_wide_gen.burst_pack [8]),
        .I4(\bus_wide_gen.burst_pack [9]),
        .I5(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(D[1]),
        .I1(m_axi_CRTL_BUS_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.burst_pack [11]),
        .I1(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000BBBBB)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(m_axi_CRTL_BUS_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(D[2]),
        .I1(m_axi_CRTL_BUS_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.head_pads ),
        .I1(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I2(\bus_wide_gen.burst_pack [11]),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000B00BB)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(m_axi_CRTL_BUS_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I4(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.data_buf_reg[24] ));
  LUT3 #(
    .INIT(8'h0B)) 
    \bus_wide_gen.data_buf[31]_i_2__0 
       (.I0(m_axi_CRTL_BUS_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(Q[2]),
        .I1(\q_reg_n_0_[2] ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I5(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDF00DFFFFFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.head_pads ),
        .I1(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I2(\bus_wide_gen.burst_pack [11]),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[3] [2]),
        .I5(data_valid),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h6F6FFF6F)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\q_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(burst_valid),
        .I3(\q_reg_n_0_[3] ),
        .I4(Q[3]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2FF2)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[3]),
        .I1(\q_reg_n_0_[3] ),
        .I2(\q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h54005454)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I1(\bus_wide_gen.head_pads ),
        .I2(\bus_wide_gen.burst_pack [11]),
        .I3(m_axi_CRTL_BUS_WREADY),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \bus_wide_gen.data_buf[7]_i_2__0 
       (.I0(m_axi_CRTL_BUS_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[7]_i_4_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(\bus_wide_gen.data_buf[7]_i_5_n_0 ),
        .I1(\bus_wide_gen.data_buf[7]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_wide_gen.data_buf[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h54FFFFFF)) 
    \bus_wide_gen.data_buf[7]_i_4 
       (.I0(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I1(\bus_wide_gen.head_pads ),
        .I2(\bus_wide_gen.burst_pack [11]),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(data_valid),
        .O(\bus_wide_gen.data_buf[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \bus_wide_gen.data_buf[7]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(burst_valid),
        .O(\bus_wide_gen.data_buf[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[7]_i_6 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\bus_wide_gen.data_buf[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF88080000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.first_pad ),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_CRTL_BUS_WREADY),
        .I4(burst_valid),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.first_pad ),
        .I1(burst_valid),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(empty_n_i_2_n_0),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h332A33AA00000000)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I4(\bus_wide_gen.burst_pack [9]),
        .I5(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .O(\bus_wide_gen.first_pad ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hFF8BCC8B)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(D[1]),
        .I1(\bus_wide_gen.burst_pack [8]),
        .I2(\bus_wide_gen.data_buf[7]_i_4_n_0 ),
        .I3(\bus_wide_gen.burst_pack [9]),
        .I4(D[2]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(burst_valid),
        .I1(m_axi_CRTL_BUS_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_4_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_3_n_0 ),
        .I2(\bus_wide_gen.head_pads ),
        .I3(\bus_wide_gen.burst_pack [11]),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0080AAAA00800080)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_3_n_0 ),
        .I2(\bus_wide_gen.burst_pack [11]),
        .I3(\bus_wide_gen.head_pads ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \bus_wide_gen.pad_oh_reg[3]_i_3 
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \bus_wide_gen.pad_oh_reg[3]_i_4 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(burst_valid),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\dout_buf_reg[8] ),
        .I2(E),
        .I3(m_axi_CRTL_BUS_WSTRB[0]),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(ap_rst_n),
        .I1(\dout_buf_reg[8] ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(m_axi_CRTL_BUS_WSTRB[1]),
        .I4(\bus_wide_gen.data_buf_reg[8]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(ap_rst_n),
        .I1(\dout_buf_reg[8] ),
        .I2(\bus_wide_gen.data_buf_reg[16] ),
        .I3(m_axi_CRTL_BUS_WSTRB[2]),
        .I4(\bus_wide_gen.data_buf_reg[16]_0 ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(ap_rst_n),
        .I1(\dout_buf_reg[8] ),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(m_axi_CRTL_BUS_WSTRB[3]),
        .I4(\bus_wide_gen.data_buf_reg[24] ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFFEAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_3__2_n_0 ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h3333333B)) 
    empty_n_i_1__5
       (.I0(\bus_wide_gen.first_pad ),
        .I1(burst_valid),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(empty_n_i_2_n_0),
        .O(empty_n_i_1__5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    empty_n_i_2
       (.I0(Q[3]),
        .I1(\q_reg_n_0_[3] ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_3
       (.I0(\q_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q_reg_n_0_[1] ),
        .I4(Q[2]),
        .I5(\q_reg_n_0_[2] ),
        .O(empty_n_i_3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFDDFFDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(\pout[2]_i_3__2_n_0 ),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [0]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(\sect_end_buf_reg[1] [0]),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.awlen_buf_reg[3] ),
        .I2(\sect_end_buf_reg[1] [1]),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFB0404FB)) 
    \pout[1]_i_1__2 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .I2(empty_n_i_1__5_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000055540000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_3__2_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hB4F0F04B)) 
    \pout[2]_i_2__1 
       (.I0(empty_n_i_1__5_n_0),
        .I1(push),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .O(\pout[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hCCCCCCC4)) 
    \pout[2]_i_3__2 
       (.I0(\bus_wide_gen.first_pad ),
        .I1(burst_valid),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(empty_n_i_2_n_0),
        .O(\pout[2]_i_3__2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1_n_0 ),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1_n_0 ),
        .D(\pout[1]_i_1__2_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1_n_0 ),
        .D(\pout[2]_i_2__1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\bus_wide_gen.head_pads ),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [11]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo_5
   (\could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    \bus_wide_gen.data_buf_reg[24] ,
    D,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \pout_reg[1]_0 ,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    E,
    rreq_handling_reg,
    \sect_addr_buf_reg[31] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[0] ,
    \sect_end_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    in,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk,
    invalid_len_event_reg2,
    m_axi_CRTL_BUS_ARREADY,
    m_axi_CRTL_BUS_ARVALID,
    ap_rst_n,
    Q,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \dout_buf_reg[34] ,
    beat_valid,
    empty_n_reg_0,
    data_vld_reg_0,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \bus_wide_gen.len_cnt_reg[1] ,
    CO,
    rreq_handling_reg_1,
    fifo_rreq_valid,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_rctl_ready,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \sect_addr_buf_reg[1] ,
    fifo_rreq_valid_buf_reg,
    invalid_len_event,
    \start_addr_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[31] ,
    \dout_buf_reg[24] ,
    \dout_buf_reg[25] ,
    \dout_buf_reg[26] ,
    \dout_buf_reg[27] ,
    \dout_buf_reg[28] ,
    \dout_buf_reg[29] ,
    \dout_buf_reg[30] ,
    \dout_buf_reg[31] ,
    \dout_buf_reg[16] ,
    \dout_buf_reg[17] ,
    \dout_buf_reg[18] ,
    \dout_buf_reg[19] ,
    \dout_buf_reg[20] ,
    \dout_buf_reg[21] ,
    \dout_buf_reg[22] ,
    \dout_buf_reg[23] ,
    \dout_buf_reg[24]_0 ,
    \dout_buf_reg[25]_0 ,
    \dout_buf_reg[26]_0 ,
    \dout_buf_reg[27]_0 ,
    \dout_buf_reg[28]_0 ,
    \dout_buf_reg[29]_0 ,
    \dout_buf_reg[30]_0 ,
    \dout_buf_reg[31]_0 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    \start_addr_buf_reg[11] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \sect_end_buf_reg[1] );
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output [1:0]\bus_wide_gen.data_buf_reg[24] ;
  output [31:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \pout_reg[1]_0 ;
  output \bus_wide_gen.last_split ;
  output [0:0]\bus_wide_gen.split_cnt_buf_reg[1] ;
  output [0:0]E;
  output rreq_handling_reg;
  output [0:0]\sect_addr_buf_reg[31] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output [0:0]\sect_cnt_reg[0] ;
  output rreq_handling_reg_0;
  output [0:0]\bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output [0:0]\sect_addr_buf_reg[0] ;
  output \sect_end_buf_reg[0] ;
  output [0:0]\bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output [3:0]in;
  output \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;
  input invalid_len_event_reg2;
  input m_axi_CRTL_BUS_ARREADY;
  input m_axi_CRTL_BUS_ARVALID;
  input ap_rst_n;
  input [1:0]Q;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input [32:0]\dout_buf_reg[34] ;
  input beat_valid;
  input empty_n_reg_0;
  input data_vld_reg_0;
  input [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input [0:0]CO;
  input rreq_handling_reg_1;
  input fifo_rreq_valid;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_rctl_ready;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [1:0]\sect_addr_buf_reg[1] ;
  input fifo_rreq_valid_buf_reg;
  input invalid_len_event;
  input [0:0]\start_addr_buf_reg[31] ;
  input [23:0]\bus_wide_gen.data_buf_reg[31] ;
  input \dout_buf_reg[24] ;
  input \dout_buf_reg[25] ;
  input \dout_buf_reg[26] ;
  input \dout_buf_reg[27] ;
  input \dout_buf_reg[28] ;
  input \dout_buf_reg[29] ;
  input \dout_buf_reg[30] ;
  input \dout_buf_reg[31] ;
  input \dout_buf_reg[16] ;
  input \dout_buf_reg[17] ;
  input \dout_buf_reg[18] ;
  input \dout_buf_reg[19] ;
  input \dout_buf_reg[20] ;
  input \dout_buf_reg[21] ;
  input \dout_buf_reg[22] ;
  input \dout_buf_reg[23] ;
  input \dout_buf_reg[24]_0 ;
  input \dout_buf_reg[25]_0 ;
  input \dout_buf_reg[26]_0 ;
  input \dout_buf_reg[27]_0 ;
  input \dout_buf_reg[28]_0 ;
  input \dout_buf_reg[29]_0 ;
  input \dout_buf_reg[30]_0 ;
  input \dout_buf_reg[31]_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input [9:0]\start_addr_buf_reg[11] ;
  input [9:0]\end_addr_buf_reg[11] ;
  input [6:0]\beat_len_buf_reg[9] ;
  input [1:0]\sect_end_buf_reg[1] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [6:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[23]_i_2__0_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3__0_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4__0_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5__0_n_0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[24] ;
  wire [23:0]\bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_10_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_11_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_12_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_13_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6__0_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_7_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_9_n_0 ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire [0:0]\bus_wide_gen.split_cnt_buf_reg[1] ;
  wire [0:0]\bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__5_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire \dout_buf_reg[16] ;
  wire \dout_buf_reg[17] ;
  wire \dout_buf_reg[18] ;
  wire \dout_buf_reg[19] ;
  wire \dout_buf_reg[20] ;
  wire \dout_buf_reg[21] ;
  wire \dout_buf_reg[22] ;
  wire \dout_buf_reg[23] ;
  wire \dout_buf_reg[24] ;
  wire \dout_buf_reg[24]_0 ;
  wire \dout_buf_reg[25] ;
  wire \dout_buf_reg[25]_0 ;
  wire \dout_buf_reg[26] ;
  wire \dout_buf_reg[26]_0 ;
  wire \dout_buf_reg[27] ;
  wire \dout_buf_reg[27]_0 ;
  wire \dout_buf_reg[28] ;
  wire \dout_buf_reg[28]_0 ;
  wire \dout_buf_reg[29] ;
  wire \dout_buf_reg[29]_0 ;
  wire \dout_buf_reg[30] ;
  wire \dout_buf_reg[30]_0 ;
  wire \dout_buf_reg[31] ;
  wire \dout_buf_reg[31]_0 ;
  wire [32:0]\dout_buf_reg[34] ;
  wire empty_n_reg_0;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__5_n_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_CRTL_BUS_ARREADY;
  wire m_axi_CRTL_BUS_ARVALID;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire pop0;
  wire \pout[0]_i_1__4_n_0 ;
  wire \pout[1]_i_1__5_n_0 ;
  wire \pout[2]_i_1__5_n_0 ;
  wire \pout[2]_i_2__3_n_0 ;
  wire \pout[2]_i_3__0_n_0 ;
  wire \pout_reg[1]_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire [0:0]\sect_addr_buf_reg[31] ;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire [1:0]\sect_end_buf_reg[1] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_buf_reg[31] ;

  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [0]),
        .I3(\bus_wide_gen.data_buf_reg[31] [0]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[24] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [10]),
        .I3(\bus_wide_gen.data_buf_reg[31] [10]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[18] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [11]),
        .I3(\bus_wide_gen.data_buf_reg[31] [11]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[19] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [12]),
        .I3(\bus_wide_gen.data_buf_reg[31] [12]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[20] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [13]),
        .I3(\bus_wide_gen.data_buf_reg[31] [13]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[21] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [14]),
        .I3(\bus_wide_gen.data_buf_reg[31] [14]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[22] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [15]),
        .I3(\bus_wide_gen.data_buf_reg[31] [15]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[23] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [16]),
        .I3(\bus_wide_gen.data_buf_reg[31] [16]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[24]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [17]),
        .I3(\bus_wide_gen.data_buf_reg[31] [17]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[25]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [18]),
        .I3(\bus_wide_gen.data_buf_reg[31] [18]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[26]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [19]),
        .I3(\bus_wide_gen.data_buf_reg[31] [19]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[27]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [1]),
        .I3(\bus_wide_gen.data_buf_reg[31] [1]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[25] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [20]),
        .I3(\bus_wide_gen.data_buf_reg[31] [20]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[28]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [21]),
        .I3(\bus_wide_gen.data_buf_reg[31] [21]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[29]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [22]),
        .I3(\bus_wide_gen.data_buf_reg[31] [22]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[30]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[23]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [23]),
        .I3(\bus_wide_gen.data_buf_reg[31] [23]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[31]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBEBEFF)) 
    \bus_wide_gen.data_buf[23]_i_2__0 
       (.I0(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I1(\bus_wide_gen.len_cnt[7]_i_7_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I4(\bus_wide_gen.data_buf_reg[24] [0]),
        .I5(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\bus_wide_gen.len_cnt[7]_i_9_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I5(\bus_wide_gen.len_cnt_reg[1] ),
        .O(\bus_wide_gen.data_buf[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [24]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [25]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [26]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [27]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [28]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [29]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [2]),
        .I3(\bus_wide_gen.data_buf_reg[31] [2]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[26] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [30]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_5__0_n_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[24] [0]),
        .I2(\bus_wide_gen.data_buf_reg[24] [1]),
        .I3(\dout_buf_reg[34] [31]),
        .I4(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0101000100000000)) 
    \bus_wide_gen.data_buf[31]_i_3__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(rdata_ack_t),
        .I5(beat_valid),
        .O(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4010005010100010)) 
    \bus_wide_gen.data_buf[31]_i_4__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I3(Q[0]),
        .I4(\bus_wide_gen.data_buf_reg[24] [0]),
        .I5(\bus_wide_gen.data_buf_reg[24] [1]),
        .O(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AEECEEE)) 
    \bus_wide_gen.data_buf[31]_i_5__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[24] [0]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[24] [1]),
        .I5(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [3]),
        .I3(\bus_wide_gen.data_buf_reg[31] [3]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[27] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [4]),
        .I3(\bus_wide_gen.data_buf_reg[31] [4]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[28] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [5]),
        .I3(\bus_wide_gen.data_buf_reg[31] [5]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[29] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [6]),
        .I3(\bus_wide_gen.data_buf_reg[31] [6]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[30] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [7]),
        .I3(\bus_wide_gen.data_buf_reg[31] [7]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[31] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [8]),
        .I3(\bus_wide_gen.data_buf_reg[31] [8]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[16] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF1E0FFFFF1E00000)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(\dout_buf_reg[34] [9]),
        .I3(\bus_wide_gen.data_buf_reg[31] [9]),
        .I4(\bus_wide_gen.data_buf[23]_i_2__0_n_0 ),
        .I5(\dout_buf_reg[17] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \bus_wide_gen.len_cnt[7]_i_10 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I3(\q_reg_n_0_[3] ),
        .I4(\bus_wide_gen.len_cnt[7]_i_13_n_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF66F)) 
    \bus_wide_gen.len_cnt[7]_i_11 
       (.I0(\bus_wide_gen.len_cnt[7]_i_7_n_0 ),
        .I1(\bus_wide_gen.tail_split [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.tail_split [0]),
        .O(\bus_wide_gen.len_cnt[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.len_cnt[7]_i_12 
       (.I0(\q_reg_n_0_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I2(\q_reg_n_0_[3] ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .O(\bus_wide_gen.len_cnt[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_wide_gen.len_cnt[7]_i_13 
       (.I0(\q_reg_n_0_[0] ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I3(\q_reg_n_0_[2] ),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .I5(\q_reg_n_0_[1] ),
        .O(\bus_wide_gen.len_cnt[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000504110014040)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(\bus_wide_gen.len_cnt[7]_i_6__0_n_0 ),
        .I2(\bus_wide_gen.len_cnt[7]_i_7_n_0 ),
        .I3(\bus_wide_gen.tail_split [1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I5(\bus_wide_gen.tail_split [0]),
        .O(\bus_wide_gen.last_split ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_9_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I3(\bus_wide_gen.len_cnt[7]_i_10_n_0 ),
        .I4(\bus_wide_gen.len_cnt[7]_i_11_n_0 ),
        .I5(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \bus_wide_gen.len_cnt[7]_i_6__0 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ),
        .I1(\bus_wide_gen.len_cnt[7]_i_12_n_0 ),
        .I2(\q_reg_n_0_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I4(\q_reg_n_0_[1] ),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .O(\bus_wide_gen.len_cnt[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hCECC)) 
    \bus_wide_gen.len_cnt[7]_i_7 
       (.I0(\bus_wide_gen.data_buf_reg[24] [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(\bus_wide_gen.len_cnt[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.len_cnt[7]_i_9 
       (.I0(burst_valid),
        .I1(beat_valid),
        .O(\bus_wide_gen.len_cnt[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFF00EFEE)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_4__0_n_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(\bus_wide_gen.data_buf[31]_i_5__0_n_0 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[24] [0]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.last_split ),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h67667666)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\bus_wide_gen.data_buf_reg[24] [0]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[24] [1]),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I2(burst_valid),
        .I3(beat_valid),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(m_axi_CRTL_BUS_ARREADY),
        .I2(\could_multi_bursts.next_loop ),
        .I3(m_axi_CRTL_BUS_ARVALID),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(m_axi_CRTL_BUS_ARREADY),
        .I1(m_axi_CRTL_BUS_ARVALID),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[9]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[9]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n),
        .I1(rreq_handling_reg),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(rreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFAF8)) 
    data_vld_i_1__5
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_3__0_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1__5_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1__0
       (.I0(\pout[2]_i_3__0_n_0 ),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1__1
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__3
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h7F2FFF2FFF2FFF2F)) 
    full_n_i_1__7
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_3__0_n_0 ),
        .I2(ap_rst_n),
        .I3(fifo_burst_ready),
        .I4(\could_multi_bursts.next_loop ),
        .I5(full_n_i_2__5_n_0),
        .O(full_n_i_1__7_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__5_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(rreq_handling_reg),
        .O(\sect_addr_buf_reg[31] ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\sect_addr_buf_reg[1] [0]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_end_buf_reg[1] [0]),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .I2(\sect_end_buf_reg[1] [1]),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__4 
       (.I0(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h7F80807F)) 
    \pout[1]_i_1__5 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_3__0_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8282828282828280)) 
    \pout[2]_i_1__5 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_3__0_n_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F087F0F0F00F)) 
    \pout[2]_i_2__3 
       (.I0(data_vld_reg_n_0),
        .I1(\pout[2]_i_3__0_n_0 ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pout[2]_i_3__0 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.len_cnt[7]_i_4__0_n_0 ),
        .O(\pout[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    \pout[3]_i_5 
       (.I0(\bus_wide_gen.last_split ),
        .I1(\dout_buf_reg[34] [32]),
        .I2(beat_valid),
        .I3(empty_n_reg_0),
        .I4(\could_multi_bursts.next_loop ),
        .I5(data_vld_reg_0),
        .O(\pout_reg[1]_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__5_n_0 ),
        .D(\pout[0]_i_1__4_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__5_n_0 ),
        .D(\pout[1]_i_1__5_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__5_n_0 ),
        .D(\pout[2]_i_2__3_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[24] [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\bus_wide_gen.data_buf_reg[24] [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(rreq_handling_reg),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7775)) 
    \sect_cnt[19]_i_1 
       (.I0(rreq_handling_reg),
        .I1(rreq_handling_reg_1),
        .I2(fifo_rreq_valid),
        .I3(fifo_rreq_valid_buf_reg),
        .O(\sect_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [0]),
        .I4(\end_addr_buf_reg[11] [0]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC1FFF10F013F31)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [1]),
        .I4(\start_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [3]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [5]),
        .I4(\end_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [6]),
        .I4(\end_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [3]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [7]),
        .I4(\end_addr_buf_reg[11] [7]),
        .I5(\beat_len_buf_reg[9] [4]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(rreq_handling_reg),
        .O(\sect_end_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC1FFF10F013F31)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(rreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [9]),
        .I4(\start_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [6]),
        .O(\sect_len_buf_reg[9] ));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    full_n_reg_0,
    invalid_len_event_reg,
    invalid_len_event_reg_0,
    S,
    D,
    \align_len_reg[31] ,
    \align_len_reg[31]_0 ,
    E,
    SR,
    wreq_handling_reg,
    ap_clk,
    ap_rst_n,
    Q,
    \end_addr_buf_reg[31] ,
    \sect_cnt_reg[19] ,
    \could_multi_bursts.sect_handling_reg ,
    CO,
    wreq_handling_reg_0,
    fifo_wreq_valid_buf_reg,
    \data_p1_reg[31] );
  output fifo_wreq_valid;
  output full_n_reg_0;
  output invalid_len_event_reg;
  output [35:0]invalid_len_event_reg_0;
  output [2:0]S;
  output [0:0]D;
  output [6:0]\align_len_reg[31] ;
  output [0:0]\align_len_reg[31]_0 ;
  output [0:0]E;
  input [0:0]SR;
  input wreq_handling_reg;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [19:0]\end_addr_buf_reg[31] ;
  input [19:0]\sect_cnt_reg[19] ;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]CO;
  input wreq_handling_reg_0;
  input fifo_wreq_valid_buf_reg;
  input [31:0]\data_p1_reg[31] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [6:0]\align_len_reg[31] ;
  wire [0:0]\align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_reg_0;
  wire invalid_len_event_reg;
  wire [35:0]invalid_len_event_reg_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1__2_n_0 ;
  wire \pout[1]_i_1__3_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[2]_i_2__2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [19:0]\sect_cnt_reg[19] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h20AAFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(invalid_len_event_reg),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(CO),
        .I3(wreq_handling_reg_0),
        .I4(ap_rst_n),
        .O(\align_len_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[7]_i_1 
       (.I0(invalid_len_event_reg_0[32]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(wreq_handling_reg),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(wreq_handling_reg),
        .I3(full_n_reg_0),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(invalid_len_event_reg_0[35]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(invalid_len_event_reg_0[34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(invalid_len_event_reg_0[33]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_reg_0[35]),
        .I1(fifo_wreq_valid),
        .I2(invalid_len_event_reg_0[33]),
        .I3(invalid_len_event_reg_0[32]),
        .I4(invalid_len_event_reg_0[34]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31] [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31] [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\align_len_reg[31] [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31] [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(\sect_cnt_reg[19] [16]),
        .I5(\end_addr_buf_reg[31] [16]),
        .O(\align_len_reg[31] [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31] [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31] [13]),
        .O(\align_len_reg[31] [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(\end_addr_buf_reg[31] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(\end_addr_buf_reg[31] [10]),
        .I5(\sect_cnt_reg[19] [10]),
        .O(\align_len_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(\end_addr_buf_reg[31] [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\align_len_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(\end_addr_buf_reg[31] [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31] [4]),
        .O(\align_len_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(\end_addr_buf_reg[31] [2]),
        .I1(\sect_cnt_reg[19] [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(\sect_cnt_reg[19] [1]),
        .I5(\end_addr_buf_reg[31] [1]),
        .O(\align_len_reg[31] [0]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(full_n_reg_0),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \pout[1]_i_1__3 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(wreq_handling_reg),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h55540000AAAA0000)) 
    \pout[2]_i_1__0 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(wreq_handling_reg),
        .O(\pout[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \pout[2]_i_2__2 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(push),
        .I4(wreq_handling_reg),
        .O(\pout[2]_i_2__2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__2_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__3_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__0_n_0 ),
        .D(\pout[2]_i_2__2_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[31]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[32]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[33]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[34]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[35]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(invalid_len_event_reg_0[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(wreq_handling_reg_0),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized0_7
   (fifo_rreq_valid,
    full_n_reg_0,
    D,
    \end_addr_buf_reg[31] ,
    \start_addr_reg[0] ,
    S,
    invalid_len_event_reg,
    \align_len_reg[7] ,
    \start_addr_reg[0]_0 ,
    invalid_len_event_reg_0,
    SR,
    E,
    ap_clk,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg ,
    CO,
    rreq_handling_reg,
    Q,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    fifo_rreq_valid_buf_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_0 ,
    \data_p1_reg[31] );
  output fifo_rreq_valid;
  output full_n_reg_0;
  output [19:0]D;
  output [0:0]\end_addr_buf_reg[31] ;
  output [0:0]\start_addr_reg[0] ;
  output [2:0]S;
  output [35:0]invalid_len_event_reg;
  output [0:0]\align_len_reg[7] ;
  output [6:0]\start_addr_reg[0]_0 ;
  output invalid_len_event_reg_0;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]CO;
  input rreq_handling_reg;
  input [19:0]Q;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input fifo_rreq_valid_buf_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input [31:0]\data_p1_reg[31] ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_i_2_n_0;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire [35:0]invalid_len_event_reg;
  wire invalid_len_event_reg_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1__5_n_0 ;
  wire \pout[1]_i_1__1_n_0 ;
  wire \pout[2]_i_1__3_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout[2]_i_3__1_n_0 ;
  wire \pout[2]_i_4__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire [18:0]sect_cnt0;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\start_addr_reg[0] ;
  wire [6:0]\start_addr_reg[0]_0 ;
  wire [0:0]\state_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[35]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(invalid_len_event_reg[34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(invalid_len_event_reg[33]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg),
        .I2(CO),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\start_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[7]_i_1__0 
       (.I0(invalid_len_event_reg[32]),
        .O(\align_len_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid_buf_i_2_n_0),
        .O(\end_addr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF1F111F1)) 
    fifo_rreq_valid_buf_i_2
       (.I0(fifo_rreq_valid_buf_reg),
        .I1(fifo_rreq_valid),
        .I2(rreq_handling_reg),
        .I3(CO),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(fifo_rreq_valid_buf_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__6
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(\pout[2]_i_4__0_n_0 ),
        .O(full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(CO),
        .I3(rreq_handling_reg),
        .I4(fifo_rreq_valid),
        .O(full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_reg[34]),
        .I1(fifo_rreq_valid),
        .I2(invalid_len_event_reg[33]),
        .I3(invalid_len_event_reg[32]),
        .I4(invalid_len_event_reg[35]),
        .O(invalid_len_event_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\start_addr_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [16]),
        .I3(\end_addr_buf_reg[31]_0 [16]),
        .I4(\sect_cnt_reg[19] [15]),
        .I5(\end_addr_buf_reg[31]_0 [15]),
        .O(\start_addr_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\start_addr_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg[31]_0 [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31]_0 [10]),
        .O(\start_addr_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__0
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31]_0 [6]),
        .I2(\sect_cnt_reg[19] [7]),
        .I3(\end_addr_buf_reg[31]_0 [7]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\start_addr_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__0
       (.I0(\end_addr_buf_reg[31]_0 [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31]_0 [4]),
        .O(\start_addr_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__0
       (.I0(\end_addr_buf_reg[31]_0 [2]),
        .I1(\sect_cnt_reg[19] [2]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\sect_cnt_reg[19] [1]),
        .I5(\end_addr_buf_reg[31]_0 [1]),
        .O(\start_addr_reg[0]_0 [0]));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(full_n_reg_0),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__5 
       (.I0(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1__1 
       (.I0(\pout[2]_i_4__0_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA000055540000)) 
    \pout[2]_i_1__3 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_3__1_n_0 ),
        .O(\pout[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_2__0 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout[2]_i_4__0_n_0 ),
        .O(\pout[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_3__1 
       (.I0(fifo_rreq_valid),
        .I1(rreq_handling_reg),
        .I2(CO),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\pout[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    \pout[2]_i_4__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg),
        .I3(fifo_rreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__3_n_0 ),
        .D(\pout[0]_i_1__5_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__3_n_0 ),
        .D(\pout[1]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__3_n_0 ),
        .D(\pout[2]_i_2__0_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(invalid_len_event_reg[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(invalid_len_event_reg[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(invalid_len_event_reg[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(invalid_len_event_reg[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(invalid_len_event_reg[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(invalid_len_event_reg[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(invalid_len_event_reg[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(invalid_len_event_reg[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(invalid_len_event_reg[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(invalid_len_event_reg[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(invalid_len_event_reg[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(invalid_len_event_reg[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(invalid_len_event_reg[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(invalid_len_event_reg[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(invalid_len_event_reg[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(invalid_len_event_reg[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(invalid_len_event_reg[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(invalid_len_event_reg[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(invalid_len_event_reg[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(invalid_len_event_reg[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(invalid_len_event_reg[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(invalid_len_event_reg[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(invalid_len_event_reg[2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(invalid_len_event_reg[30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(invalid_len_event_reg[31]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(invalid_len_event_reg[32]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(invalid_len_event_reg[3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(invalid_len_event_reg[33]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(invalid_len_event_reg[34]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(invalid_len_event_reg[35]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(invalid_len_event_reg[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(invalid_len_event_reg[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(invalid_len_event_reg[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(invalid_len_event_reg[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(invalid_len_event_reg[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(invalid_len_event_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h3A)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\sect_cnt_reg[19] [0]),
        .I2(fifo_rreq_valid_buf_i_2_n_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(sect_cnt0[9]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(sect_cnt0[10]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(sect_cnt0[11]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(sect_cnt0[12]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(sect_cnt0[13]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(sect_cnt0[14]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(sect_cnt0[15]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(sect_cnt0[16]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(sect_cnt0[17]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(sect_cnt0[18]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(sect_cnt0[0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(sect_cnt0[1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(sect_cnt0[2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(sect_cnt0[3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(sect_cnt0[4]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(sect_cnt0[5]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(sect_cnt0[6]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(sect_cnt0[7]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(sect_cnt0[8]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized1
   (\could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    push,
    D,
    next_wreq,
    wreq_handling_reg,
    E,
    next_resp0,
    push_0,
    wreq_handling_reg_0,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \q_reg[0]_0 ,
    \start_addr_reg[0] ,
    \sect_addr_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk,
    invalid_len_event_reg2,
    \throttl_cnt_reg[5] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_1,
    CO,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    next_resp,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    m_axi_CRTL_BUS_BVALID,
    full_n_reg_0,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \start_addr_buf_reg[31] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[4]_0 );
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output push;
  output [19:0]D;
  output next_wreq;
  output wreq_handling_reg;
  output [0:0]E;
  output next_resp0;
  output push_0;
  output wreq_handling_reg_0;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output \q_reg[0]_0 ;
  output [0:0]\start_addr_reg[0] ;
  output [0:0]\sect_addr_buf_reg[1] ;
  output \sect_end_buf_reg[0] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[5] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_1;
  input [0:0]CO;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input next_resp;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input m_axi_CRTL_BUS_BVALID;
  input full_n_reg_0;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\start_addr_buf_reg[31] ;
  input [9:0]\end_addr_buf_reg[11] ;
  input [5:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input \sect_len_buf_reg[7]_0 ;
  input \sect_len_buf_reg[4]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire [5:0]\beat_len_buf_reg[9] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_reg_0;
  wire invalid_len_event_reg2;
  wire m_axi_CRTL_BUS_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__4_n_0 ;
  wire \pout[2]_i_1__4_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \q_reg[0]_0 ;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[4]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire [0:0]\start_addr_reg[0] ;
  wire \throttl_cnt_reg[5] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h5D00)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .O(\start_addr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\throttl_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(wreq_handling_reg),
        .I2(CO),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(wreq_handling_reg),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .O(\q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__2
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_1),
        .O(wreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(need_wrsp),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_1),
        .I1(CO),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__3_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(wreq_handling_reg),
        .O(E));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(invalid_len_event_reg2),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\conv_CRTL_BUS_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\sect_len_buf_reg[4]_0 ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_CRTL_BUS_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__4 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1__4 
       (.I0(pout_reg__0[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(\pout[2]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_3 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(full_n_reg_0),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__4_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1__4_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(wreq_handling_reg),
        .I1(\start_addr_buf_reg[31] ),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[0]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [0]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[1]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [1]),
        .I4(\end_addr_buf_reg[11] [1]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[2]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [2]),
        .I4(\end_addr_buf_reg[11] [2]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[3]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [3]),
        .I4(\end_addr_buf_reg[11] [3]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[4]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [4]),
        .I4(\end_addr_buf_reg[11] [4]),
        .I5(\beat_len_buf_reg[9] [0]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[5]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [5]),
        .I4(\end_addr_buf_reg[11] [5]),
        .I5(\beat_len_buf_reg[9] [1]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFC1FFF10F013F31)) 
    \sect_len_buf[6]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[11] [6]),
        .I4(\start_addr_buf_reg[11] [6]),
        .I5(\beat_len_buf_reg[9] [2]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCF0FC101FF3FF131)) 
    \sect_len_buf[7]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\beat_len_buf_reg[9] [3]),
        .I4(\end_addr_buf_reg[11] [7]),
        .I5(\start_addr_buf_reg[11] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[8]_i_1 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [8]),
        .I4(\end_addr_buf_reg[11] [8]),
        .I5(\beat_len_buf_reg[9] [4]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg),
        .O(\sect_end_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFFFC1F10F3F0131)) 
    \sect_len_buf[9]_i_2 
       (.I0(wreq_handling_reg),
        .I1(CO),
        .I2(\start_addr_buf_reg[31] ),
        .I3(\start_addr_buf_reg[11] [9]),
        .I4(\end_addr_buf_reg[11] [9]),
        .I5(\beat_len_buf_reg[9] [5]),
        .O(\sect_len_buf_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(wreq_handling_reg),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized1_6
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    ap_clk,
    SR,
    ap_rst_n,
    empty_n_reg_1,
    \could_multi_bursts.next_loop ,
    \dout_buf_reg[34] ,
    \bus_wide_gen.last_split ,
    \dout_buf_reg[34]_0 ,
    beat_valid);
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input empty_n_reg_1;
  input \could_multi_bursts.next_loop ;
  input \dout_buf_reg[34] ;
  input \bus_wide_gen.last_split ;
  input [0:0]\dout_buf_reg[34]_0 ;
  input beat_valid;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__4_n_0;
  wire data_vld_i_2_n_0;
  wire data_vld_reg_0;
  wire \dout_buf_reg[34] ;
  wire [0:0]\dout_buf_reg[34]_0 ;
  wire empty_n_i_1__3_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__6_n_0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__2_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire [3:0]pout_reg__0;

  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__4
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_i_2_n_0),
        .I3(data_vld_reg_0),
        .O(data_vld_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    data_vld_i_2
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34]_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(data_vld_i_2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    empty_n_i_1__3
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(\dout_buf_reg[34]_0 ),
        .I3(\bus_wide_gen.last_split ),
        .I4(data_vld_reg_0),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hD5FFDDFFDDDDDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(full_n_i_2__6_n_0),
        .I3(empty_n_reg_1),
        .I4(\could_multi_bursts.next_loop ),
        .I5(data_vld_reg_0),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__6
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(full_n_i_2__6_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1__0 
       (.I0(\dout_buf_reg[34] ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1__2 
       (.I0(pout_reg__0[0]),
        .I1(\dout_buf_reg[34] ),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .O(\pout[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hA010)) 
    \pout[3]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_0),
        .I3(empty_n_reg_1),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(\dout_buf_reg[34] ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__2_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized2
   (m_axi_CRTL_BUS_BREADY,
    data_vld_reg_0,
    CRTL_BUS_BVALID,
    ap_clk,
    SR,
    data_vld_reg_1,
    data_vld_reg_2,
    ap_rst_n,
    push,
    pop0,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[1] );
  output m_axi_CRTL_BUS_BREADY;
  output data_vld_reg_0;
  output CRTL_BUS_BVALID;
  input ap_clk;
  input [0:0]SR;
  input data_vld_reg_1;
  input data_vld_reg_2;
  input ap_rst_n;
  input push;
  input pop0;
  input [0:0]\ap_CS_fsm_reg[8] ;
  input [1:0]\ap_CS_fsm_reg[1] ;

  wire CRTL_BUS_BVALID;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_2;
  wire full_n_i_1__4_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire m_axi_CRTL_BUS_BREADY;
  wire pop0;
  wire \pout[0]_i_1__3_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_2),
        .I5(data_vld_reg_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_reg_1),
        .Q(CRTL_BUS_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(data_vld_reg_2),
        .I1(ap_rst_n),
        .I2(m_axi_CRTL_BUS_BREADY),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h222A000000000000)) 
    full_n_i_4
       (.I0(push),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(\ap_CS_fsm_reg[1] [1]),
        .I4(CRTL_BUS_BVALID),
        .I5(data_vld_reg_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_CRTL_BUS_BREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__3 
       (.I0(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1 
       (.I0(full_n_i_4_n_0),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6060606060606020)) 
    \pout[2]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_2 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(full_n_i_4_n_0),
        .O(\pout[2]_i_2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__1_n_0 ),
        .D(\pout[0]_i_1__3_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[2]_i_1__1_n_0 ),
        .D(\pout[2]_i_2_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_read
   (m_axi_CRTL_BUS_RREADY,
    SR,
    full_n_reg,
    s_ready_t_reg,
    m_axi_CRTL_BUS_ARVALID,
    \state_reg[0] ,
    \state_reg[0]_0 ,
    m_axi_CRTL_BUS_ARADDR,
    Q,
    \fb_pix_reg_276_reg[7] ,
    ap_clk,
    m_axi_CRTL_BUS_RLAST,
    m_axi_CRTL_BUS_RRESP,
    m_axi_CRTL_BUS_RVALID,
    ap_rst_n,
    m_axi_CRTL_BUS_ARREADY,
    AXIM2Mat_U0_m_axi_fb_ARVALID,
    AXIM2Mat_U0_m_axi_fb_RREADY,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \fb_addr_reg_261_reg[31] ,
    s_ready_t_reg_0,
    \ap_CS_fsm_reg[1]_0 );
  output m_axi_CRTL_BUS_RREADY;
  output [0:0]SR;
  output full_n_reg;
  output s_ready_t_reg;
  output m_axi_CRTL_BUS_ARVALID;
  output [1:0]\state_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]m_axi_CRTL_BUS_ARADDR;
  output [3:0]Q;
  output [7:0]\fb_pix_reg_276_reg[7] ;
  input ap_clk;
  input [32:0]m_axi_CRTL_BUS_RLAST;
  input [1:0]m_axi_CRTL_BUS_RRESP;
  input m_axi_CRTL_BUS_RVALID;
  input ap_rst_n;
  input m_axi_CRTL_BUS_ARREADY;
  input AXIM2Mat_U0_m_axi_fb_ARVALID;
  input AXIM2Mat_U0_m_axi_fb_RREADY;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [31:0]\fb_addr_reg_261_reg[31] ;
  input [0:0]s_ready_t_reg_0;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;

  wire AXIM2Mat_U0_m_axi_fb_ARVALID;
  wire AXIM2Mat_U0_m_axi_fb_RREADY;
  wire [3:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:7]align_len0;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:2]beat_len_buf;
  wire [11:4]beat_len_buf1;
  wire \beat_len_buf[8]_i_2_n_0 ;
  wire \beat_len_buf[9]_i_2__0_n_0 ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_70;
  wire buff_rdata_n_71;
  wire buff_rdata_n_72;
  wire buff_rdata_n_73;
  wire buff_rdata_n_74;
  wire buff_rdata_n_9;
  wire [11:10]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_0 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_54 ;
  wire \bus_wide_gen.fifo_burst_n_55 ;
  wire \bus_wide_gen.fifo_burst_n_56 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_59 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_62 ;
  wire \bus_wide_gen.fifo_burst_n_67 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_8_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [34:34]data_pack;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_0_[0] ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_i_5__0_n_0;
  wire end_addr_carry__0_i_6__0_n_0;
  wire end_addr_carry__0_i_7__0_n_0;
  wire end_addr_carry__0_i_8__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_i_5__0_n_0;
  wire end_addr_carry__1_i_6__0_n_0;
  wire end_addr_carry__1_i_7__0_n_0;
  wire end_addr_carry__1_i_8__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_i_5__0_n_0;
  wire end_addr_carry__2_i_6__0_n_0;
  wire end_addr_carry__2_i_7__0_n_0;
  wire end_addr_carry__2_i_8__0_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_i_5__0_n_0;
  wire end_addr_carry_i_6__0_n_0;
  wire end_addr_carry_i_7__0_n_0;
  wire end_addr_carry_i_8__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire [31:0]\fb_addr_reg_261_reg[31] ;
  wire [7:0]\fb_pix_reg_276_reg[7] ;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_2;
  wire fifo_rctl_ready;
  wire [42:39]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_i_5__0_n_0;
  wire first_sect_carry_i_6__0_n_0;
  wire first_sect_carry_i_7__0_n_0;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_CRTL_BUS_ARADDR;
  wire m_axi_CRTL_BUS_ARREADY;
  wire m_axi_CRTL_BUS_ARVALID;
  wire [32:0]m_axi_CRTL_BUS_RLAST;
  wire m_axi_CRTL_BUS_RREADY;
  wire [1:0]m_axi_CRTL_BUS_RRESP;
  wire m_axi_CRTL_BUS_RVALID;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire pop0;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire [31:0]rs2f_rreq_data;
  wire rs_rdata_n_1;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_0_[0] ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf[0]_i_1__0_n_0 ;
  wire \sect_end_buf[1]_i_1__0_n_0 ;
  wire \sect_end_buf_reg_n_0_[0] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[0] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[0] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [1:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [5:0]usedw_reg;
  wire [7:3]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [7:4]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[24]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_end_addr_carry__2_CO_UNCONNECTED;
  wire [7:3]NLW_first_sect_carry_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:3]NLW_last_sect_carry_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:3]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:7]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__1_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry
       (.CI(fifo_rreq_data[39]),
        .CI_TOP(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[7:3],align_len0_carry_n_5,align_len0_carry_n_6,align_len0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,fifo_rreq_data[42:40]}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[7:4],align_len0[31],align_len0[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(1'b1),
        .Q(\align_len_reg_n_0_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h10)) 
    \beat_len_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .I2(\align_len_reg_n_0_[6] ),
        .O(beat_len_buf1[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \beat_len_buf[3]_i_1 
       (.I0(\align_len_reg_n_0_[6] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .I2(\start_addr_reg_n_0_[1] ),
        .O(beat_len_buf1[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    \beat_len_buf[5]_i_1__0 
       (.I0(\align_len_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[6] ),
        .I2(\start_addr_reg_n_0_[0] ),
        .I3(\start_addr_reg_n_0_[1] ),
        .O(beat_len_buf1[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h56AAAAAA)) 
    \beat_len_buf[6]_i_1__0 
       (.I0(\align_len_reg_n_0_[8] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .I2(\start_addr_reg_n_0_[0] ),
        .I3(\align_len_reg_n_0_[6] ),
        .I4(\align_len_reg_n_0_[7] ),
        .O(beat_len_buf1[8]));
  LUT6 #(
    .INIT(64'h6A6A6AAAAAAAAAAA)) 
    \beat_len_buf[7]_i_1__0 
       (.I0(\align_len_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[7] ),
        .I2(\align_len_reg_n_0_[6] ),
        .I3(\start_addr_reg_n_0_[0] ),
        .I4(\start_addr_reg_n_0_[1] ),
        .I5(\align_len_reg_n_0_[8] ),
        .O(beat_len_buf1[9]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \beat_len_buf[8]_i_1__0 
       (.I0(\align_len_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[8] ),
        .I2(\beat_len_buf[8]_i_2_n_0 ),
        .I3(\align_len_reg_n_0_[6] ),
        .I4(\align_len_reg_n_0_[7] ),
        .I5(\align_len_reg_n_0_[9] ),
        .O(beat_len_buf1[10]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \beat_len_buf[8]_i_2 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .I2(\align_len_reg_n_0_[6] ),
        .O(\beat_len_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \beat_len_buf[9]_i_1__0 
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\beat_len_buf[9]_i_2__0_n_0 ),
        .I2(\align_len_reg_n_0_[10] ),
        .O(beat_len_buf1[11]));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \beat_len_buf[9]_i_2__0 
       (.I0(\align_len_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[7] ),
        .I2(\align_len_reg_n_0_[6] ),
        .I3(\start_addr_reg_n_0_[0] ),
        .I4(\start_addr_reg_n_0_[1] ),
        .I5(\align_len_reg_n_0_[8] ),
        .O(\beat_len_buf[9]_i_2__0_n_0 ));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .DI(buff_rdata_n_43),
        .Q(usedw_reg),
        .S({buff_rdata_n_68,buff_rdata_n_69,buff_rdata_n_70,buff_rdata_n_71,buff_rdata_n_72,buff_rdata_n_73,buff_rdata_n_74}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (buff_rdata_n_67),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_56),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_55),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_54),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_53),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_52),
        .\bus_wide_gen.data_buf_reg[16] (buff_rdata_n_51),
        .\bus_wide_gen.data_buf_reg[17] (buff_rdata_n_50),
        .\bus_wide_gen.data_buf_reg[18] (buff_rdata_n_49),
        .\bus_wide_gen.data_buf_reg[19] (buff_rdata_n_48),
        .\bus_wide_gen.data_buf_reg[1] (buff_rdata_n_66),
        .\bus_wide_gen.data_buf_reg[20] (buff_rdata_n_47),
        .\bus_wide_gen.data_buf_reg[21] (buff_rdata_n_46),
        .\bus_wide_gen.data_buf_reg[22] (buff_rdata_n_45),
        .\bus_wide_gen.data_buf_reg[23] (buff_rdata_n_44),
        .\bus_wide_gen.data_buf_reg[2] (buff_rdata_n_65),
        .\bus_wide_gen.data_buf_reg[3] (buff_rdata_n_64),
        .\bus_wide_gen.data_buf_reg[4] (buff_rdata_n_63),
        .\bus_wide_gen.data_buf_reg[5] (buff_rdata_n_62),
        .\bus_wide_gen.data_buf_reg[6] (buff_rdata_n_61),
        .\bus_wide_gen.data_buf_reg[7] (buff_rdata_n_60),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_59),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_58),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .empty_n_reg_0({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .empty_n_reg_1(fifo_rctl_n_2),
        .full_n_reg_0(buff_rdata_n_9),
        .m_axi_CRTL_BUS_RLAST(m_axi_CRTL_BUS_RLAST),
        .m_axi_CRTL_BUS_RREADY(m_axi_CRTL_BUS_RREADY),
        .m_axi_CRTL_BUS_RRESP(m_axi_CRTL_BUS_RRESP),
        .m_axi_CRTL_BUS_RVALID(m_axi_CRTL_BUS_RVALID),
        .\q_reg[11] (\bus_wide_gen.burst_pack ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [3]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_0 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo_5 \bus_wide_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_wide_gen.fifo_burst_n_4 ,\bus_wide_gen.fifo_burst_n_5 ,\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 }),
        .E(pop0),
        .Q({\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ,\bus_wide_gen.split_cnt_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] ({beat_len_buf[9:5],beat_len_buf[3:2]}),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.burst_pack ),
        .\bus_wide_gen.data_buf_reg[31] ({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_52 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (rs_rdata_n_1),
        .\bus_wide_gen.rdata_valid_t_reg_1 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.fifo_burst_n_51 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_39 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.fifo_burst_n_46 ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_0 ),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_43 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_48 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_67 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_vld_reg_0(fifo_rctl_n_1),
        .\dout_buf_reg[16] (buff_rdata_n_59),
        .\dout_buf_reg[17] (buff_rdata_n_58),
        .\dout_buf_reg[18] (buff_rdata_n_57),
        .\dout_buf_reg[19] (buff_rdata_n_56),
        .\dout_buf_reg[20] (buff_rdata_n_55),
        .\dout_buf_reg[21] (buff_rdata_n_54),
        .\dout_buf_reg[22] (buff_rdata_n_53),
        .\dout_buf_reg[23] (buff_rdata_n_52),
        .\dout_buf_reg[24] (buff_rdata_n_67),
        .\dout_buf_reg[24]_0 (buff_rdata_n_51),
        .\dout_buf_reg[25] (buff_rdata_n_66),
        .\dout_buf_reg[25]_0 (buff_rdata_n_50),
        .\dout_buf_reg[26] (buff_rdata_n_65),
        .\dout_buf_reg[26]_0 (buff_rdata_n_49),
        .\dout_buf_reg[27] (buff_rdata_n_64),
        .\dout_buf_reg[27]_0 (buff_rdata_n_48),
        .\dout_buf_reg[28] (buff_rdata_n_63),
        .\dout_buf_reg[28]_0 (buff_rdata_n_47),
        .\dout_buf_reg[29] (buff_rdata_n_62),
        .\dout_buf_reg[29]_0 (buff_rdata_n_46),
        .\dout_buf_reg[30] (buff_rdata_n_61),
        .\dout_buf_reg[30]_0 (buff_rdata_n_45),
        .\dout_buf_reg[31] (buff_rdata_n_60),
        .\dout_buf_reg[31]_0 (buff_rdata_n_44),
        .\dout_buf_reg[34] ({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .empty_n_reg_0(fifo_rctl_n_2),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_CRTL_BUS_ARREADY(m_axi_CRTL_BUS_ARREADY),
        .m_axi_CRTL_BUS_ARVALID(m_axi_CRTL_BUS_ARVALID),
        .\pout_reg[1]_0 (\bus_wide_gen.fifo_burst_n_37 ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_41 ),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_45 ),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .\sect_addr_buf_reg[0] (\bus_wide_gen.fifo_burst_n_49 ),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_0_[1] ,\sect_addr_buf_reg_n_0_[0] }),
        .\sect_addr_buf_reg[31] (p_20_in),
        .\sect_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_44 ),
        .\sect_end_buf_reg[0] (\bus_wide_gen.fifo_burst_n_50 ),
        .\sect_end_buf_reg[1] ({\sect_end_buf_reg_n_0_[1] ,\sect_end_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_53 ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_54 ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_55 ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_56 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_57 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_58 ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_59 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_60 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_61 ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_62 ),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[31] (first_sect));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [4]),
        .I1(\bus_wide_gen.len_cnt_reg [2]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_8_n_0 ),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt_reg [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_8_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [1]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_8_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_47 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_46 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_51 ),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_46 ));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_0 ),
        .Q(m_axi_CRTL_BUS_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_CRTL_BUS_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_CRTL_BUS_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_CRTL_BUS_ARADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_CRTL_BUS_ARADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[8]_i_7 
       (.I0(m_axi_CRTL_BUS_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_43 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_CRTL_BUS_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_CRTL_BUS_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_CRTL_BUS_ARADDR[10]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_CRTL_BUS_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_CRTL_BUS_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_CRTL_BUS_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_CRTL_BUS_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\NLW_could_multi_bursts.araddr_buf_reg[16]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_CRTL_BUS_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_CRTL_BUS_ARADDR[14:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_CRTL_BUS_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_CRTL_BUS_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_CRTL_BUS_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_CRTL_BUS_ARADDR[18]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_CRTL_BUS_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_CRTL_BUS_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_CRTL_BUS_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_CRTL_BUS_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\NLW_could_multi_bursts.araddr_buf_reg[24]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_CRTL_BUS_ARADDR[22:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_CRTL_BUS_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_CRTL_BUS_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_CRTL_BUS_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_CRTL_BUS_ARADDR[26]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_CRTL_BUS_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_CRTL_BUS_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_CRTL_BUS_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_CRTL_BUS_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [7:6],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ,\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [7],data1[31:25]}),
        .S({1'b0,m_axi_CRTL_BUS_ARADDR[29:23]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_CRTL_BUS_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_CRTL_BUS_ARADDR[2]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_CRTL_BUS_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_CRTL_BUS_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_CRTL_BUS_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_CRTL_BUS_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .DI({m_axi_CRTL_BUS_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({m_axi_CRTL_BUS_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 ,\could_multi_bursts.araddr_buf[8]_i_5_n_0 ,\could_multi_bursts.araddr_buf[8]_i_6_n_0 ,\could_multi_bursts.araddr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_CRTL_BUS_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_48 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_48 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_48 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_48 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_48 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_48 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_67 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,NLW_end_addr_carry_CO_UNCONNECTED[3],end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .DI({\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] ,\start_addr_reg_n_0_[0] }),
        .O(end_addr[7:0]),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0,end_addr_carry_i_5__0_n_0,end_addr_carry_i_6__0_n_0,end_addr_carry_i_7__0_n_0,end_addr_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CI_TOP(1'b0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,NLW_end_addr_carry__0_CO_UNCONNECTED[3],end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .DI({\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] }),
        .O(end_addr[15:8]),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0,end_addr_carry__0_i_5__0_n_0,end_addr_carry__0_i_6__0_n_0,end_addr_carry__0_i_7__0_n_0,end_addr_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_5__0
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_6__0
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_7__0
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_8__0
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,NLW_end_addr_carry__1_CO_UNCONNECTED[3],end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .DI({\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] }),
        .O(end_addr[23:16]),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0,end_addr_carry__1_i_5__0_n_0,end_addr_carry__1_i_6__0_n_0,end_addr_carry__1_i_7__0_n_0,end_addr_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_5__0
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_6__0
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_7__0
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_8__0
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_end_addr_carry__2_CO_UNCONNECTED[7],end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,NLW_end_addr_carry__2_CO_UNCONNECTED[3],end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .DI({1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] }),
        .O(end_addr[31:24]),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0,end_addr_carry__2_i_5__0_n_0,end_addr_carry__2_i_6__0_n_0,end_addr_carry__2_i_7__0_n_0,end_addr_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_5__0
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_6__0
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_7__0
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_8__0
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_5__0
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_6__0
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_7__0
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_8__0
       (.I0(\start_addr_reg_n_0_[0] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_8__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized1_6 fifo_rctl
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(fifo_rctl_n_1),
        .\dout_buf_reg[34] (\bus_wide_gen.fifo_burst_n_37 ),
        .\dout_buf_reg[34]_0 (data_pack),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(buff_rdata_n_9),
        .fifo_rctl_ready(fifo_rctl_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized0_7 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_2,fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21}),
        .E(pop0),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26}),
        .SR(SR),
        .\align_len_reg[7] (align_len0[7]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_41 ),
        .\data_p1_reg[31] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] (next_rreq),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .full_n_reg_0(full_n_reg),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62}),
        .invalid_len_event_reg_0(fifo_rreq_n_71),
        .rreq_handling_reg(rreq_handling_reg_n_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .\start_addr_reg[0] (align_len),
        .\start_addr_reg[0]_0 ({fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70}),
        .\state_reg[0] (\state_reg[0] [0]));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry_CO_UNCONNECTED[7],first_sect,first_sect_carry_n_2,first_sect_carry_n_3,NLW_first_sect_carry_CO_UNCONNECTED[3],first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0,first_sect_carry_i_5__0_n_0,first_sect_carry_i_6__0_n_0,first_sect_carry_i_7__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in[19]),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(p_0_in[18]),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(p_0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in[16]),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in[13]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[11]),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in[10]),
        .I4(\sect_cnt_reg_n_0_[9] ),
        .I5(p_0_in[9]),
        .O(first_sect_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__0
       (.I0(p_0_in[5]),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in[4]),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(p_0_in[3]),
        .O(first_sect_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_7__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry_CO_UNCONNECTED[7],last_sect,last_sect_carry_n_2,last_sect_carry_n_3,NLW_last_sect_carry_CO_UNCONNECTED[3],last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:6],p_0_out_carry_n_2,p_0_out_carry_n_3,NLW_p_0_out_carry_CO_UNCONNECTED[3],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,usedw_reg[5:1],buff_rdata_n_43}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7],p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,buff_rdata_n_68,buff_rdata_n_69,buff_rdata_n_70,buff_rdata_n_71,buff_rdata_n_72,buff_rdata_n_73,buff_rdata_n_74}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_reg_slice__parameterized0 rs_rdata
       (.AXIM2Mat_U0_m_axi_fb_RREADY(AXIM2Mat_U0_m_axi_fb_RREADY),
        .Q({\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.len_cnt_reg[0] (rs_rdata_n_1),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\fb_pix_reg_276_reg[7] (\fb_pix_reg_276_reg[7] ),
        .rdata_ack_t(rdata_ack_t),
        .\state_reg[0]_0 (\state_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_reg_slice_8 rs_rreq
       (.AXIM2Mat_U0_m_axi_fb_ARVALID(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .Q(rs2f_rreq_data),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .\fb_addr_reg_261_reg[31] (\fb_addr_reg_261_reg[31] ),
        .full_n_reg(full_n_reg),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\state_reg[0]_0 (\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_0_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_49 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,NLW_sect_cnt0_carry_CO_UNCONNECTED[3],sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,NLW_sect_cnt0_carry__0_CO_UNCONNECTED[3],sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__1_CO_UNCONNECTED[7:2],sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__1_O_UNCONNECTED[7:3],sect_cnt0[19:17]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_end_buf[0]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[0] ),
        .I1(last_sect),
        .O(\sect_end_buf[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\end_addr_buf_reg_n_0_[1] ),
        .I1(last_sect),
        .O(\sect_end_buf[1]_i_1__0_n_0 ));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\sect_end_buf[0]_i_1__0_n_0 ),
        .Q(\sect_end_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\sect_end_buf[1]_i_1__0_n_0 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_54 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_55 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_56 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_57 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_58 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_59 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_60 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_50 ),
        .D(\bus_wide_gen.fifo_burst_n_62 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[0] ),
        .Q(\start_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    \q_reg[31] ,
    SR,
    ap_clk,
    Mat2AXIM_U0_m_axi_fb_AWVALID,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \fb_addr_reg_230_reg[31] ,
    s_ready_t_reg_1,
    \ap_CS_fsm_reg[1]_0 );
  output s_ready_t_reg_0;
  output [1:0]Q;
  output [31:0]\q_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input Mat2AXIM_U0_m_axi_fb_AWVALID;
  input full_n_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [31:0]\fb_addr_reg_230_reg[31] ;
  input [0:0]s_ready_t_reg_1;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;

  wire Mat2AXIM_U0_m_axi_fb_AWVALID;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [31:0]data_p2;
  wire [31:0]\fb_addr_reg_230_reg[31] ;
  wire full_n_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire [31:0]\q_reg[31] ;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire \state[0]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(full_n_reg),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(full_n_reg),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4D404D404D404040)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(full_n_reg),
        .I2(state__0[0]),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\ap_CS_fsm_reg[1] [0]),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(\fb_addr_reg_230_reg[31] [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\fb_addr_reg_230_reg[31] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\q_reg[31] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\q_reg[31] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\q_reg[31] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\q_reg[31] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\q_reg[31] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\q_reg[31] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\q_reg[31] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\q_reg[31] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\q_reg[31] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\q_reg[31] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\q_reg[31] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\q_reg[31] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\q_reg[31] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\q_reg[31] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\q_reg[31] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\q_reg[31] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\q_reg[31] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\q_reg[31] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\q_reg[31] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\q_reg[31] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\q_reg[31] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\q_reg[31] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\q_reg[31] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\q_reg[31] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\q_reg[31] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\q_reg[31] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\q_reg[31] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\q_reg[31] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\q_reg[31] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\q_reg[31] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\q_reg[31] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\q_reg[31] [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_230_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .I1(state__0[1]),
        .I2(full_n_reg),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(full_n_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(Q[1]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_reg_slice_8
   (s_ready_t_reg_0,
    \state_reg[0]_0 ,
    Q,
    SR,
    ap_clk,
    AXIM2Mat_U0_m_axi_fb_ARVALID,
    full_n_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[1] ,
    \fb_addr_reg_261_reg[31] ,
    s_ready_t_reg_1,
    \ap_CS_fsm_reg[1]_0 );
  output s_ready_t_reg_0;
  output [1:0]\state_reg[0]_0 ;
  output [31:0]Q;
  input [0:0]SR;
  input ap_clk;
  input AXIM2Mat_U0_m_axi_fb_ARVALID;
  input full_n_reg;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [31:0]\fb_addr_reg_261_reg[31] ;
  input [0:0]s_ready_t_reg_1;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;

  wire AXIM2Mat_U0_m_axi_fb_ARVALID;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [31:0]data_p2;
  wire [31:0]\fb_addr_reg_261_reg[31] ;
  wire full_n_reg;
  wire load_p1;
  wire [1:0]next__0;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire \state[0]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [1:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(full_n_reg),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(full_n_reg),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4D404D404D404040)) 
    \data_p1[31]_i_1__0 
       (.I0(state__0[1]),
        .I1(full_n_reg),
        .I2(state__0[0]),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\ap_CS_fsm_reg[1] [0]),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__0 
       (.I0(\fb_addr_reg_261_reg[31] [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\fb_addr_reg_261_reg[31] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\fb_addr_reg_261_reg[31] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(s_ready_t_reg_1),
        .D(\fb_addr_reg_261_reg[31] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .I1(state__0[1]),
        .I2(full_n_reg),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(full_n_reg),
        .I1(\state_reg[0]_0 [0]),
        .I2(\state_reg[0]_0 [1]),
        .I3(AXIM2Mat_U0_m_axi_fb_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[0]_0 [0]),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(\state_reg[0]_0 [1]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "conv_CRTL_BUS_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.len_cnt_reg[0] ,
    \state_reg[0]_0 ,
    \fb_pix_reg_276_reg[7] ,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg ,
    AXIM2Mat_U0_m_axi_fb_RREADY,
    Q);
  output rdata_ack_t;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [7:0]\fb_pix_reg_276_reg[7] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input AXIM2Mat_U0_m_axi_fb_RREADY;
  input [7:0]Q;

  wire AXIM2Mat_U0_m_axi_fb_RREADY;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_2_n_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire [7:0]\fb_pix_reg_276_reg[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(AXIM2Mat_U0_m_axi_fb_RREADY),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(AXIM2Mat_U0_m_axi_fb_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.len_cnt[7]_i_5__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[7]_i_1__0 
       (.I0(state__0[1]),
        .I1(AXIM2Mat_U0_m_axi_fb_RREADY),
        .I2(state__0[0]),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_2 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_0 ),
        .Q(\fb_pix_reg_276_reg[7] [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state__0[1]),
        .I2(AXIM2Mat_U0_m_axi_fb_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(AXIM2Mat_U0_m_axi_fb_RREADY),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(AXIM2Mat_U0_m_axi_fb_RREADY),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_throttl
   (m_axi_CRTL_BUS_AWVALID,
    Q,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \throttl_cnt_reg[7]_0 ,
    AWVALID_Dummy,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    m_axi_CRTL_BUS_AWREADY,
    SR,
    E,
    ap_clk);
  output m_axi_CRTL_BUS_AWVALID;
  output [1:0]Q;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output \throttl_cnt_reg[7]_0 ;
  input AWVALID_Dummy;
  input [1:0]D;
  input [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input m_axi_CRTL_BUS_AWREADY;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire [1:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire m_axi_CRTL_BUS_AWREADY;
  wire m_axi_CRTL_BUS_AWVALID;
  wire m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0;
  wire [7:2]p_0_in;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(m_axi_CRTL_BUS_AWREADY),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[6]),
        .I5(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_CRTL_BUS_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[6]),
        .I5(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_CRTL_BUS_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_CRTL_BUS_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(throttl_cnt_reg[2]),
        .O(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I2(throttl_cnt_reg[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I1(throttl_cnt_reg[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[5]),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_CRTL_BUS_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[5]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_write
   (CRTL_BUS_WREADY,
    full_n_reg,
    s_ready_t_reg,
    m_axi_CRTL_BUS_BREADY,
    data_vld_reg,
    CRTL_BUS_BVALID,
    AWVALID_Dummy,
    m_axi_CRTL_BUS_WVALID,
    m_axi_CRTL_BUS_WSTRB,
    m_axi_CRTL_BUS_WLAST,
    Q,
    E,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    \m_axi_CRTL_BUS_AWLEN[3] ,
    m_axi_CRTL_BUS_AWADDR,
    m_axi_CRTL_BUS_WDATA,
    ap_clk,
    D,
    WEA,
    SR,
    data_vld_reg_0,
    ap_rst_n,
    push,
    \throttl_cnt_reg[5] ,
    m_axi_CRTL_BUS_WREADY,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1]_0 ,
    Mat2AXIM_U0_m_axi_fb_AWVALID,
    m_axi_CRTL_BUS_BVALID,
    data_vld_reg_1,
    pop0,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[1] ,
    \fb_addr_reg_230_reg[31] ,
    s_ready_t_reg_0,
    \ap_CS_fsm_reg[1]_0 );
  output CRTL_BUS_WREADY;
  output full_n_reg;
  output s_ready_t_reg;
  output m_axi_CRTL_BUS_BREADY;
  output data_vld_reg;
  output CRTL_BUS_BVALID;
  output AWVALID_Dummy;
  output m_axi_CRTL_BUS_WVALID;
  output [3:0]m_axi_CRTL_BUS_WSTRB;
  output m_axi_CRTL_BUS_WLAST;
  output [1:0]Q;
  output [0:0]E;
  output \throttl_cnt_reg[7] ;
  output [1:0]\throttl_cnt_reg[1] ;
  output [3:0]\m_axi_CRTL_BUS_AWLEN[3] ;
  output [29:0]m_axi_CRTL_BUS_AWADDR;
  output [31:0]m_axi_CRTL_BUS_WDATA;
  input ap_clk;
  input [7:0]D;
  input [0:0]WEA;
  input [0:0]SR;
  input data_vld_reg_0;
  input ap_rst_n;
  input push;
  input \throttl_cnt_reg[5] ;
  input m_axi_CRTL_BUS_WREADY;
  input \throttl_cnt_reg[6] ;
  input [1:0]\throttl_cnt_reg[1]_0 ;
  input Mat2AXIM_U0_m_axi_fb_AWVALID;
  input m_axi_CRTL_BUS_BVALID;
  input data_vld_reg_1;
  input pop0;
  input [1:0]\ap_CS_fsm_reg[8] ;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [31:0]\fb_addr_reg_230_reg[31] ;
  input [0:0]s_ready_t_reg_0;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;

  wire AWVALID_Dummy;
  wire CRTL_BUS_BVALID;
  wire CRTL_BUS_WREADY;
  wire [7:0]D;
  wire [0:0]E;
  wire Mat2AXIM_U0_m_axi_fb_AWVALID;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [31:7]align_len0;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:4]beat_len_buf;
  wire [11:6]beat_len_buf1;
  wire \beat_len_buf[9]_i_2_n_0 ;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad21_in ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_6_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire data_valid;
  wire data_vld_reg;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_0_[0] ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_i_5_n_0;
  wire end_addr_carry__0_i_6_n_0;
  wire end_addr_carry__0_i_7_n_0;
  wire end_addr_carry__0_i_8_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_i_5_n_0;
  wire end_addr_carry__1_i_6_n_0;
  wire end_addr_carry__1_i_7_n_0;
  wire end_addr_carry__1_i_8_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_i_5_n_0;
  wire end_addr_carry__2_i_6_n_0;
  wire end_addr_carry__2_i_7_n_0;
  wire end_addr_carry__2_i_8_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_i_5_n_0;
  wire end_addr_carry_i_6_n_0;
  wire end_addr_carry_i_7_n_0;
  wire end_addr_carry_i_8_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire end_addr_carry_n_7;
  wire [31:0]\fb_addr_reg_230_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_0;
  wire fifo_resp_n_10;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_24;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_3;
  wire fifo_resp_n_30;
  wire fifo_resp_n_31;
  wire fifo_resp_n_32;
  wire fifo_resp_n_33;
  wire fifo_resp_n_34;
  wire fifo_resp_n_35;
  wire fifo_resp_n_36;
  wire fifo_resp_n_37;
  wire fifo_resp_n_38;
  wire fifo_resp_n_39;
  wire fifo_resp_n_4;
  wire fifo_resp_n_40;
  wire fifo_resp_n_41;
  wire fifo_resp_n_42;
  wire fifo_resp_n_43;
  wire fifo_resp_n_44;
  wire fifo_resp_n_45;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire [42:39]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_i_5_n_0;
  wire first_sect_carry_i_6_n_0;
  wire first_sect_carry_i_7_n_0;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire [29:0]m_axi_CRTL_BUS_AWADDR;
  wire [3:0]\m_axi_CRTL_BUS_AWLEN[3] ;
  wire m_axi_CRTL_BUS_BREADY;
  wire m_axi_CRTL_BUS_BVALID;
  wire [31:0]m_axi_CRTL_BUS_WDATA;
  wire m_axi_CRTL_BUS_WLAST;
  wire m_axi_CRTL_BUS_WREADY;
  wire [3:0]m_axi_CRTL_BUS_WSTRB;
  wire m_axi_CRTL_BUS_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire p_0_in45_in;
  wire p_0_in53_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_9;
  wire p_36_out;
  wire p_44_out;
  wire p_46_out;
  wire p_52_out;
  wire p_54_out;
  wire p_60_out;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire [31:0]rs2f_wreq_data;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_0_[0] ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf[0]_i_1_n_0 ;
  wire \sect_end_buf[1]_i_1_n_0 ;
  wire \sect_end_buf_reg_n_0_[0] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[0] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[12] ;
  wire \start_addr_buf_reg_n_0_[13] ;
  wire \start_addr_buf_reg_n_0_[14] ;
  wire \start_addr_buf_reg_n_0_[15] ;
  wire \start_addr_buf_reg_n_0_[16] ;
  wire \start_addr_buf_reg_n_0_[17] ;
  wire \start_addr_buf_reg_n_0_[18] ;
  wire \start_addr_buf_reg_n_0_[19] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[20] ;
  wire \start_addr_buf_reg_n_0_[21] ;
  wire \start_addr_buf_reg_n_0_[22] ;
  wire \start_addr_buf_reg_n_0_[23] ;
  wire \start_addr_buf_reg_n_0_[24] ;
  wire \start_addr_buf_reg_n_0_[25] ;
  wire \start_addr_buf_reg_n_0_[26] ;
  wire \start_addr_buf_reg_n_0_[27] ;
  wire \start_addr_buf_reg_n_0_[28] ;
  wire \start_addr_buf_reg_n_0_[29] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[30] ;
  wire \start_addr_buf_reg_n_0_[31] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[0] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire [1:0]\throttl_cnt_reg[1]_0 ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire \throttl_cnt_reg[7] ;
  wire tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire [7:3]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [7:4]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[24]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_end_addr_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_end_addr_carry__2_CO_UNCONNECTED;
  wire [7:3]NLW_first_sect_carry_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:3]NLW_last_sect_carry_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:3]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:7]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__1_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry 
       (.CI(fifo_wreq_data[39]),
        .CI_TOP(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [7:3],\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,fifo_wreq_data[42:40]}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [7:4],align_len0[31],align_len0[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_50));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_50));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(1'b1),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_50));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_50));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_50));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_50));
  LUT3 #(
    .INIT(8'h02)) 
    \beat_len_buf[4]_i_1 
       (.I0(\align_len_reg_n_0_[6] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .I2(\start_addr_reg_n_0_[0] ),
        .O(beat_len_buf1[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \beat_len_buf[5]_i_1 
       (.I0(\align_len_reg_n_0_[7] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .I2(\start_addr_reg_n_0_[1] ),
        .I3(\align_len_reg_n_0_[6] ),
        .O(beat_len_buf1[7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \beat_len_buf[6]_i_1 
       (.I0(\align_len_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[6] ),
        .I2(\start_addr_reg_n_0_[1] ),
        .I3(\start_addr_reg_n_0_[0] ),
        .I4(\align_len_reg_n_0_[7] ),
        .O(beat_len_buf1[8]));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \beat_len_buf[7]_i_1 
       (.I0(\align_len_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[7] ),
        .I2(\start_addr_reg_n_0_[0] ),
        .I3(\start_addr_reg_n_0_[1] ),
        .I4(\align_len_reg_n_0_[6] ),
        .I5(\align_len_reg_n_0_[8] ),
        .O(beat_len_buf1[9]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[8]_i_1 
       (.I0(\align_len_reg_n_0_[10] ),
        .I1(\beat_len_buf[9]_i_2_n_0 ),
        .O(beat_len_buf1[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \beat_len_buf[9]_i_1 
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\beat_len_buf[9]_i_2_n_0 ),
        .I2(\align_len_reg_n_0_[10] ),
        .O(beat_len_buf1[11]));
  LUT6 #(
    .INIT(64'h8880000000000000)) 
    \beat_len_buf[9]_i_2 
       (.I0(\align_len_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[7] ),
        .I2(\start_addr_reg_n_0_[0] ),
        .I3(\start_addr_reg_n_0_[1] ),
        .I4(\align_len_reg_n_0_[6] ),
        .I5(\align_len_reg_n_0_[8] ),
        .O(\beat_len_buf[9]_i_2_n_0 ));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_buffer buff_wdata
       (.CRTL_BUS_WREADY(CRTL_BUS_WREADY),
        .D(D),
        .DI(buff_wdata_n_9),
        .E(\bus_wide_gen.first_pad21_in ),
        .Q(usedw_reg),
        .S({buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16}),
        .SR(SR),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_CRTL_BUS_WVALID),
        .\bus_wide_gen.strb_buf_reg[0] ({tmp_strb,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25}),
        .data_valid(data_valid),
        .m_axi_CRTL_BUS_WREADY(m_axi_CRTL_BUS_WREADY),
        .push(push),
        .\usedw_reg[0]_0 ({p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(m_axi_CRTL_BUS_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(m_axi_CRTL_BUS_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_25),
        .Q(m_axi_CRTL_BUS_WDATA[0]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_CRTL_BUS_WDATA[10]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_22),
        .Q(m_axi_CRTL_BUS_WDATA[11]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_21),
        .Q(m_axi_CRTL_BUS_WDATA[12]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_20),
        .Q(m_axi_CRTL_BUS_WDATA[13]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_19),
        .Q(m_axi_CRTL_BUS_WDATA[14]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_18),
        .Q(m_axi_CRTL_BUS_WDATA[15]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_CRTL_BUS_WDATA[16]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_CRTL_BUS_WDATA[17]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_CRTL_BUS_WDATA[18]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_22),
        .Q(m_axi_CRTL_BUS_WDATA[19]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_24),
        .Q(m_axi_CRTL_BUS_WDATA[1]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_21),
        .Q(m_axi_CRTL_BUS_WDATA[20]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_20),
        .Q(m_axi_CRTL_BUS_WDATA[21]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_19),
        .Q(m_axi_CRTL_BUS_WDATA[22]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_18),
        .Q(m_axi_CRTL_BUS_WDATA[23]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_25),
        .Q(m_axi_CRTL_BUS_WDATA[24]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_24),
        .Q(m_axi_CRTL_BUS_WDATA[25]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_23),
        .Q(m_axi_CRTL_BUS_WDATA[26]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_22),
        .Q(m_axi_CRTL_BUS_WDATA[27]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_21),
        .Q(m_axi_CRTL_BUS_WDATA[28]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_20),
        .Q(m_axi_CRTL_BUS_WDATA[29]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_23),
        .Q(m_axi_CRTL_BUS_WDATA[2]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_19),
        .Q(m_axi_CRTL_BUS_WDATA[30]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(buff_wdata_n_18),
        .Q(m_axi_CRTL_BUS_WDATA[31]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_22),
        .Q(m_axi_CRTL_BUS_WDATA[3]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_21),
        .Q(m_axi_CRTL_BUS_WDATA[4]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_20),
        .Q(m_axi_CRTL_BUS_WDATA[5]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_19),
        .Q(m_axi_CRTL_BUS_WDATA[6]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_3 ),
        .D(buff_wdata_n_18),
        .Q(m_axi_CRTL_BUS_WDATA[7]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_CRTL_BUS_WDATA[8]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_CRTL_BUS_WDATA[9]),
        .R(p_52_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({p_0_in45_in,p_0_in53_in,\bus_wide_gen.fifo_burst_n_17 }),
        .E(\bus_wide_gen.fifo_burst_n_3 ),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_23 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_21 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_CRTL_BUS_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (p_60_out),
        .\bus_wide_gen.data_buf_reg[16] (p_46_out),
        .\bus_wide_gen.data_buf_reg[16]_0 (p_44_out),
        .\bus_wide_gen.data_buf_reg[24] (p_36_out),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.fifo_burst_n_12 ),
        .\bus_wide_gen.data_buf_reg[8] (p_54_out),
        .\bus_wide_gen.data_buf_reg[8]_0 (p_52_out),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_22 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_24 ),
        .\bus_wide_gen.pad_oh_reg_reg[3] ({\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[1] }),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_2 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_5 ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_8 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_11 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_20 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_18 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_19 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .\dout_buf_reg[8] (tmp_strb),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_CRTL_BUS_WLAST(m_axi_CRTL_BUS_WLAST),
        .m_axi_CRTL_BUS_WREADY(m_axi_CRTL_BUS_WREADY),
        .m_axi_CRTL_BUS_WSTRB(m_axi_CRTL_BUS_WSTRB),
        .push(push_1),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_0_[1] ,\sect_addr_buf_reg_n_0_[0] }),
        .\sect_end_buf_reg[1] ({\sect_end_buf_reg_n_0_[1] ,\sect_end_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_6_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_6_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(p_0_in__1[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad21_in ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad21_in ),
        .D(p_0_in53_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad21_in ),
        .D(p_0_in45_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_2 ),
        .Q(m_axi_CRTL_BUS_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(m_axi_CRTL_BUS_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(m_axi_CRTL_BUS_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(m_axi_CRTL_BUS_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_0),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_CRTL_BUS_AWADDR[4]),
        .I1(\m_axi_CRTL_BUS_AWLEN[3] [2]),
        .I2(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .I3(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .I4(\m_axi_CRTL_BUS_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_CRTL_BUS_AWADDR[3]),
        .I1(\m_axi_CRTL_BUS_AWLEN[3] [2]),
        .I2(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .I3(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .I4(\m_axi_CRTL_BUS_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(m_axi_CRTL_BUS_AWADDR[2]),
        .I1(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .I2(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .I3(\m_axi_CRTL_BUS_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(m_axi_CRTL_BUS_AWADDR[1]),
        .I1(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .I2(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(m_axi_CRTL_BUS_AWADDR[0]),
        .I1(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_20 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_CRTL_BUS_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_CRTL_BUS_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_CRTL_BUS_AWADDR[10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_CRTL_BUS_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_CRTL_BUS_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_CRTL_BUS_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_CRTL_BUS_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\NLW_could_multi_bursts.awaddr_buf_reg[16]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_CRTL_BUS_AWADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_CRTL_BUS_AWADDR[14:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_CRTL_BUS_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_CRTL_BUS_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_CRTL_BUS_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_CRTL_BUS_AWADDR[18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_CRTL_BUS_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_CRTL_BUS_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_CRTL_BUS_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_CRTL_BUS_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\NLW_could_multi_bursts.awaddr_buf_reg[24]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_CRTL_BUS_AWADDR[22:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_CRTL_BUS_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_CRTL_BUS_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_CRTL_BUS_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_CRTL_BUS_AWADDR[26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_CRTL_BUS_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_CRTL_BUS_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_CRTL_BUS_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_CRTL_BUS_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [7:6],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ,\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_5 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_6 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [7],data1[31:25]}),
        .S({1'b0,m_axi_CRTL_BUS_AWADDR[29:23]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_CRTL_BUS_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_CRTL_BUS_AWADDR[2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_CRTL_BUS_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_CRTL_BUS_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_CRTL_BUS_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_CRTL_BUS_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 }),
        .DI({m_axi_CRTL_BUS_AWADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({m_axi_CRTL_BUS_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_CRTL_BUS_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_CRTL_BUS_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_CRTL_BUS_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_29),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_30));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_30));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_45),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,NLW_end_addr_carry_CO_UNCONNECTED[3],end_addr_carry_n_5,end_addr_carry_n_6,end_addr_carry_n_7}),
        .DI({\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] ,\start_addr_reg_n_0_[0] }),
        .O(end_addr[7:0]),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0,end_addr_carry_i_5_n_0,end_addr_carry_i_6_n_0,end_addr_carry_i_7_n_0,end_addr_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CI_TOP(1'b0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,NLW_end_addr_carry__0_CO_UNCONNECTED[3],end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .DI({\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] }),
        .O(end_addr[15:8]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0,end_addr_carry__0_i_5_n_0,end_addr_carry__0_i_6_n_0,end_addr_carry__0_i_7_n_0,end_addr_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_5
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_6
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_7
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_8
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,NLW_end_addr_carry__1_CO_UNCONNECTED[3],end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .DI({\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] }),
        .O(end_addr[23:16]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0,end_addr_carry__1_i_5_n_0,end_addr_carry__1_i_6_n_0,end_addr_carry__1_i_7_n_0,end_addr_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_5
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_6
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_7
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_8
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_end_addr_carry__2_CO_UNCONNECTED[7],end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,NLW_end_addr_carry__2_CO_UNCONNECTED[3],end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .DI({1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] }),
        .O(end_addr[31:24]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0,end_addr_carry__2_i_5_n_0,end_addr_carry__2_i_6_n_0,end_addr_carry__2_i_7_n_0,end_addr_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_5
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_6
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_7
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_8
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_5
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_6
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_7
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_8
       (.I0(\start_addr_reg_n_0_[0] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry_i_8_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized1 fifo_resp
       (.CO(last_sect),
        .D({fifo_resp_n_3,fifo_resp_n_4,fifo_resp_n_5,fifo_resp_n_6,fifo_resp_n_7,fifo_resp_n_8,fifo_resp_n_9,fifo_resp_n_10,fifo_resp_n_11,fifo_resp_n_12,fifo_resp_n_13,fifo_resp_n_14,fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17,fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21,fifo_resp_n_22}),
        .E(last_sect_buf),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] (beat_len_buf),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_0),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_29),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_resp_n_30),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_45),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .full_n_reg_0(m_axi_CRTL_BUS_BREADY),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_CRTL_BUS_BVALID(m_axi_CRTL_BUS_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_wreq(next_wreq),
        .push(push_1),
        .push_0(push_0),
        .\q_reg[0]_0 (fifo_resp_n_31),
        .\sect_addr_buf_reg[1] (fifo_resp_n_33),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_end_buf_reg[0] (fifo_resp_n_34),
        .\sect_len_buf_reg[0] (fifo_resp_n_35),
        .\sect_len_buf_reg[1] (fifo_resp_n_36),
        .\sect_len_buf_reg[2] (fifo_resp_n_37),
        .\sect_len_buf_reg[3] (fifo_resp_n_38),
        .\sect_len_buf_reg[4] (fifo_resp_n_39),
        .\sect_len_buf_reg[4]_0 (\bus_wide_gen.fifo_burst_n_18 ),
        .\sect_len_buf_reg[5] (fifo_resp_n_40),
        .\sect_len_buf_reg[6] (fifo_resp_n_41),
        .\sect_len_buf_reg[7] (fifo_resp_n_42),
        .\sect_len_buf_reg[7]_0 (\bus_wide_gen.fifo_burst_n_19 ),
        .\sect_len_buf_reg[8] (fifo_resp_n_43),
        .\sect_len_buf_reg[9] (fifo_resp_n_44),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[31] (first_sect),
        .\start_addr_reg[0] (fifo_resp_n_32),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .wreq_handling_reg(fifo_resp_n_24),
        .wreq_handling_reg_0(fifo_resp_n_28),
        .wreq_handling_reg_1(wreq_handling_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.CRTL_BUS_BVALID(CRTL_BUS_BVALID),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] [1]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_vld_reg_0(data_vld_reg),
        .data_vld_reg_1(data_vld_reg_0),
        .data_vld_reg_2(data_vld_reg_1),
        .m_axi_CRTL_BUS_BREADY(m_axi_CRTL_BUS_BREADY),
        .pop0(pop0),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D(align_len0[7]),
        .E(fifo_wreq_n_51),
        .Q(Q[0]),
        .S({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41}),
        .SR(SR),
        .\align_len_reg[31] ({fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49}),
        .\align_len_reg[31]_0 (fifo_wreq_n_50),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_24),
        .\data_p1_reg[31] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .full_n_reg_0(full_n_reg),
        .invalid_len_event_reg(fifo_wreq_n_2),
        .invalid_len_event_reg_0({fifo_wreq_data,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38}),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .wreq_handling_reg(fifo_resp_n_31),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry_CO_UNCONNECTED[7],first_sect,first_sect_carry_n_2,first_sect_carry_n_3,NLW_first_sect_carry_CO_UNCONNECTED[3],first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0,first_sect_carry_i_5_n_0,first_sect_carry_i_6_n_0,first_sect_carry_i_7_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry_i_1
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(\start_addr_buf_reg_n_0_[30] ),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(\start_addr_buf_reg_n_0_[27] ),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(\start_addr_buf_reg_n_0_[28] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(\start_addr_buf_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[12] ),
        .I5(\start_addr_buf_reg_n_0_[24] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(\start_addr_buf_reg_n_0_[22] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(\start_addr_buf_reg_n_0_[21] ),
        .I4(\start_addr_buf_reg_n_0_[23] ),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(\start_addr_buf_reg_n_0_[18] ),
        .I4(\start_addr_buf_reg_n_0_[19] ),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(\start_addr_buf_reg_n_0_[15] ),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(\start_addr_buf_reg_n_0_[16] ),
        .O(first_sect_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(\start_addr_buf_reg_n_0_[13] ),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(\start_addr_buf_reg_n_0_[12] ),
        .O(first_sect_carry_i_7_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_2),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry_CO_UNCONNECTED[7],last_sect,last_sect_carry_n_2,last_sect_carry_n_3,NLW_last_sect_carry_CO_UNCONNECTED[3],last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:6],p_0_out_carry_n_2,p_0_out_carry_n_3,NLW_p_0_out_carry_CO_UNCONNECTED[3],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,usedw_reg[5:1],buff_wdata_n_9}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7],p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({1'b0,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv_CRTL_BUS_m_axi_reg_slice rs_wreq
       (.Mat2AXIM_U0_m_axi_fb_AWVALID(Mat2AXIM_U0_m_axi_fb_AWVALID),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[8] [0]),
        .ap_clk(ap_clk),
        .\fb_addr_reg_230_reg[31] (\fb_addr_reg_230_reg[31] ),
        .full_n_reg(full_n_reg),
        .\q_reg[31] (rs2f_wreq_data),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_0_[0] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_resp_n_33));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_resp_n_33));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,NLW_sect_cnt0_carry_CO_UNCONNECTED[3],sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,NLW_sect_cnt0_carry__0_CO_UNCONNECTED[3],sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__1_CO_UNCONNECTED[7:2],sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__1_O_UNCONNECTED[7:3],sect_cnt0[19:17]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_22),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_12),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_11),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_10),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_9),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_8),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_7),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_6),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_5),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_4),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_3),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_21),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_20),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_19),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_18),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_17),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_16),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_15),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_14),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_51),
        .D(fifo_resp_n_13),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_end_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[0] ),
        .I1(last_sect),
        .O(\sect_end_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[1] ),
        .I1(last_sect),
        .O(\sect_end_buf[1]_i_1_n_0 ));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(\sect_end_buf[0]_i_1_n_0 ),
        .Q(\sect_end_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(\sect_end_buf[1]_i_1_n_0 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_35),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_36),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_37),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_38),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_39),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_40),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_41),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_42),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_43),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_34),
        .D(fifo_resp_n_44),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[0] ),
        .Q(\start_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(\start_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(\start_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(\start_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(\start_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(\start_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(\start_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(\start_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(\start_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(\start_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(\start_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(\start_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(\start_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(\start_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(\start_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(\start_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(\start_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(\start_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(\start_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(\start_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(\start_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_11),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_10),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_9),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_8),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_7),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_32),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[7] ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .O(\throttl_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .I1(\throttl_cnt_reg[7] ),
        .I2(\throttl_cnt_reg[1]_0 [0]),
        .I3(\throttl_cnt_reg[1]_0 [1]),
        .O(\throttl_cnt_reg[1] [1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_CRTL_BUS_WVALID),
        .I1(m_axi_CRTL_BUS_WREADY),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[7] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_4 
       (.I0(\throttl_cnt_reg[5] ),
        .I1(AWVALID_Dummy),
        .I2(\m_axi_CRTL_BUS_AWLEN[3] [1]),
        .I3(\m_axi_CRTL_BUS_AWLEN[3] [0]),
        .I4(\m_axi_CRTL_BUS_AWLEN[3] [3]),
        .I5(\m_axi_CRTL_BUS_AWLEN[3] [2]),
        .O(\throttl_cnt_reg[7] ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_28),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_conv_0_0,conv,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "conv,Vivado 2018.2.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    ap_done,
    ap_start,
    ap_ready,
    ap_idle,
    m_axi_CRTL_BUS_AWADDR,
    m_axi_CRTL_BUS_AWLEN,
    m_axi_CRTL_BUS_AWSIZE,
    m_axi_CRTL_BUS_AWBURST,
    m_axi_CRTL_BUS_AWLOCK,
    m_axi_CRTL_BUS_AWREGION,
    m_axi_CRTL_BUS_AWCACHE,
    m_axi_CRTL_BUS_AWPROT,
    m_axi_CRTL_BUS_AWQOS,
    m_axi_CRTL_BUS_AWVALID,
    m_axi_CRTL_BUS_AWREADY,
    m_axi_CRTL_BUS_WDATA,
    m_axi_CRTL_BUS_WSTRB,
    m_axi_CRTL_BUS_WLAST,
    m_axi_CRTL_BUS_WVALID,
    m_axi_CRTL_BUS_WREADY,
    m_axi_CRTL_BUS_BRESP,
    m_axi_CRTL_BUS_BVALID,
    m_axi_CRTL_BUS_BREADY,
    m_axi_CRTL_BUS_ARADDR,
    m_axi_CRTL_BUS_ARLEN,
    m_axi_CRTL_BUS_ARSIZE,
    m_axi_CRTL_BUS_ARBURST,
    m_axi_CRTL_BUS_ARLOCK,
    m_axi_CRTL_BUS_ARREGION,
    m_axi_CRTL_BUS_ARCACHE,
    m_axi_CRTL_BUS_ARPROT,
    m_axi_CRTL_BUS_ARQOS,
    m_axi_CRTL_BUS_ARVALID,
    m_axi_CRTL_BUS_ARREADY,
    m_axi_CRTL_BUS_RDATA,
    m_axi_CRTL_BUS_RRESP,
    m_axi_CRTL_BUS_RLAST,
    m_axi_CRTL_BUS_RVALID,
    m_axi_CRTL_BUS_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000002, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_CRTL_BUS, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000002, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWADDR" *) output [31:0]m_axi_CRTL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWLEN" *) output [7:0]m_axi_CRTL_BUS_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWSIZE" *) output [2:0]m_axi_CRTL_BUS_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWBURST" *) output [1:0]m_axi_CRTL_BUS_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWLOCK" *) output [1:0]m_axi_CRTL_BUS_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWREGION" *) output [3:0]m_axi_CRTL_BUS_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWCACHE" *) output [3:0]m_axi_CRTL_BUS_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWPROT" *) output [2:0]m_axi_CRTL_BUS_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWQOS" *) output [3:0]m_axi_CRTL_BUS_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWVALID" *) output m_axi_CRTL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS AWREADY" *) input m_axi_CRTL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS WDATA" *) output [31:0]m_axi_CRTL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS WSTRB" *) output [3:0]m_axi_CRTL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS WLAST" *) output m_axi_CRTL_BUS_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS WVALID" *) output m_axi_CRTL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS WREADY" *) input m_axi_CRTL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS BRESP" *) input [1:0]m_axi_CRTL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS BVALID" *) input m_axi_CRTL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS BREADY" *) output m_axi_CRTL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARADDR" *) output [31:0]m_axi_CRTL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARLEN" *) output [7:0]m_axi_CRTL_BUS_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARSIZE" *) output [2:0]m_axi_CRTL_BUS_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARBURST" *) output [1:0]m_axi_CRTL_BUS_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARLOCK" *) output [1:0]m_axi_CRTL_BUS_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARREGION" *) output [3:0]m_axi_CRTL_BUS_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARCACHE" *) output [3:0]m_axi_CRTL_BUS_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARPROT" *) output [2:0]m_axi_CRTL_BUS_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARQOS" *) output [3:0]m_axi_CRTL_BUS_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARVALID" *) output m_axi_CRTL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS ARREADY" *) input m_axi_CRTL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS RDATA" *) input [31:0]m_axi_CRTL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS RRESP" *) input [1:0]m_axi_CRTL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS RLAST" *) input m_axi_CRTL_BUS_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS RVALID" *) input m_axi_CRTL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_CRTL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_CRTL_BUS, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000002, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_CRTL_BUS_RREADY;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [31:0]m_axi_CRTL_BUS_ARADDR;
  wire [1:0]m_axi_CRTL_BUS_ARBURST;
  wire [3:0]m_axi_CRTL_BUS_ARCACHE;
  wire [7:0]m_axi_CRTL_BUS_ARLEN;
  wire [1:0]m_axi_CRTL_BUS_ARLOCK;
  wire [2:0]m_axi_CRTL_BUS_ARPROT;
  wire [3:0]m_axi_CRTL_BUS_ARQOS;
  wire m_axi_CRTL_BUS_ARREADY;
  wire [3:0]m_axi_CRTL_BUS_ARREGION;
  wire [2:0]m_axi_CRTL_BUS_ARSIZE;
  wire m_axi_CRTL_BUS_ARVALID;
  wire [31:0]m_axi_CRTL_BUS_AWADDR;
  wire [1:0]m_axi_CRTL_BUS_AWBURST;
  wire [3:0]m_axi_CRTL_BUS_AWCACHE;
  wire [7:0]m_axi_CRTL_BUS_AWLEN;
  wire [1:0]m_axi_CRTL_BUS_AWLOCK;
  wire [2:0]m_axi_CRTL_BUS_AWPROT;
  wire [3:0]m_axi_CRTL_BUS_AWQOS;
  wire m_axi_CRTL_BUS_AWREADY;
  wire [3:0]m_axi_CRTL_BUS_AWREGION;
  wire [2:0]m_axi_CRTL_BUS_AWSIZE;
  wire m_axi_CRTL_BUS_AWVALID;
  wire m_axi_CRTL_BUS_BREADY;
  wire [1:0]m_axi_CRTL_BUS_BRESP;
  wire m_axi_CRTL_BUS_BVALID;
  wire [31:0]m_axi_CRTL_BUS_RDATA;
  wire m_axi_CRTL_BUS_RLAST;
  wire m_axi_CRTL_BUS_RREADY;
  wire [1:0]m_axi_CRTL_BUS_RRESP;
  wire m_axi_CRTL_BUS_RVALID;
  wire [31:0]m_axi_CRTL_BUS_WDATA;
  wire m_axi_CRTL_BUS_WLAST;
  wire m_axi_CRTL_BUS_WREADY;
  wire [3:0]m_axi_CRTL_BUS_WSTRB;
  wire m_axi_CRTL_BUS_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_CRTL_BUS_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_CRTL_BUS_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_CRTL_BUS_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_CRTL_BUS_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_CRTL_BUS_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_CRTL_BUS_WUSER_UNCONNECTED;

  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CRTL_BUS_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_CRTL_BUS_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_CRTL_BUS_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_CRTL_BUS_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_CRTL_BUS_CACHE_VALUE = "3" *) 
  (* C_M_AXI_CRTL_BUS_DATA_WIDTH = "32" *) 
  (* C_M_AXI_CRTL_BUS_ID_WIDTH = "1" *) 
  (* C_M_AXI_CRTL_BUS_PROT_VALUE = "0" *) 
  (* C_M_AXI_CRTL_BUS_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_CRTL_BUS_USER_VALUE = "0" *) 
  (* C_M_AXI_CRTL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_CRTL_BUS_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .m_axi_CRTL_BUS_ARADDR(m_axi_CRTL_BUS_ARADDR),
        .m_axi_CRTL_BUS_ARBURST(m_axi_CRTL_BUS_ARBURST),
        .m_axi_CRTL_BUS_ARCACHE(m_axi_CRTL_BUS_ARCACHE),
        .m_axi_CRTL_BUS_ARID(NLW_inst_m_axi_CRTL_BUS_ARID_UNCONNECTED[0]),
        .m_axi_CRTL_BUS_ARLEN(m_axi_CRTL_BUS_ARLEN),
        .m_axi_CRTL_BUS_ARLOCK(m_axi_CRTL_BUS_ARLOCK),
        .m_axi_CRTL_BUS_ARPROT(m_axi_CRTL_BUS_ARPROT),
        .m_axi_CRTL_BUS_ARQOS(m_axi_CRTL_BUS_ARQOS),
        .m_axi_CRTL_BUS_ARREADY(m_axi_CRTL_BUS_ARREADY),
        .m_axi_CRTL_BUS_ARREGION(m_axi_CRTL_BUS_ARREGION),
        .m_axi_CRTL_BUS_ARSIZE(m_axi_CRTL_BUS_ARSIZE),
        .m_axi_CRTL_BUS_ARUSER(NLW_inst_m_axi_CRTL_BUS_ARUSER_UNCONNECTED[0]),
        .m_axi_CRTL_BUS_ARVALID(m_axi_CRTL_BUS_ARVALID),
        .m_axi_CRTL_BUS_AWADDR(m_axi_CRTL_BUS_AWADDR),
        .m_axi_CRTL_BUS_AWBURST(m_axi_CRTL_BUS_AWBURST),
        .m_axi_CRTL_BUS_AWCACHE(m_axi_CRTL_BUS_AWCACHE),
        .m_axi_CRTL_BUS_AWID(NLW_inst_m_axi_CRTL_BUS_AWID_UNCONNECTED[0]),
        .m_axi_CRTL_BUS_AWLEN(m_axi_CRTL_BUS_AWLEN),
        .m_axi_CRTL_BUS_AWLOCK(m_axi_CRTL_BUS_AWLOCK),
        .m_axi_CRTL_BUS_AWPROT(m_axi_CRTL_BUS_AWPROT),
        .m_axi_CRTL_BUS_AWQOS(m_axi_CRTL_BUS_AWQOS),
        .m_axi_CRTL_BUS_AWREADY(m_axi_CRTL_BUS_AWREADY),
        .m_axi_CRTL_BUS_AWREGION(m_axi_CRTL_BUS_AWREGION),
        .m_axi_CRTL_BUS_AWSIZE(m_axi_CRTL_BUS_AWSIZE),
        .m_axi_CRTL_BUS_AWUSER(NLW_inst_m_axi_CRTL_BUS_AWUSER_UNCONNECTED[0]),
        .m_axi_CRTL_BUS_AWVALID(m_axi_CRTL_BUS_AWVALID),
        .m_axi_CRTL_BUS_BID(1'b0),
        .m_axi_CRTL_BUS_BREADY(m_axi_CRTL_BUS_BREADY),
        .m_axi_CRTL_BUS_BRESP(m_axi_CRTL_BUS_BRESP),
        .m_axi_CRTL_BUS_BUSER(1'b0),
        .m_axi_CRTL_BUS_BVALID(m_axi_CRTL_BUS_BVALID),
        .m_axi_CRTL_BUS_RDATA(m_axi_CRTL_BUS_RDATA),
        .m_axi_CRTL_BUS_RID(1'b0),
        .m_axi_CRTL_BUS_RLAST(m_axi_CRTL_BUS_RLAST),
        .m_axi_CRTL_BUS_RREADY(m_axi_CRTL_BUS_RREADY),
        .m_axi_CRTL_BUS_RRESP(m_axi_CRTL_BUS_RRESP),
        .m_axi_CRTL_BUS_RUSER(1'b0),
        .m_axi_CRTL_BUS_RVALID(m_axi_CRTL_BUS_RVALID),
        .m_axi_CRTL_BUS_WDATA(m_axi_CRTL_BUS_WDATA),
        .m_axi_CRTL_BUS_WID(NLW_inst_m_axi_CRTL_BUS_WID_UNCONNECTED[0]),
        .m_axi_CRTL_BUS_WLAST(m_axi_CRTL_BUS_WLAST),
        .m_axi_CRTL_BUS_WREADY(m_axi_CRTL_BUS_WREADY),
        .m_axi_CRTL_BUS_WSTRB(m_axi_CRTL_BUS_WSTRB),
        .m_axi_CRTL_BUS_WUSER(NLW_inst_m_axi_CRTL_BUS_WUSER_UNCONNECTED[0]),
        .m_axi_CRTL_BUS_WVALID(m_axi_CRTL_BUS_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A
   (src_cols_V_c25_empty_n,
    \fb_offset_read_reg_162_reg[0] ,
    Q,
    Filter2D_U0_ap_start,
    src_rows_V_c24_empty_n,
    AXIM2Mat_U0_fb_offset_read,
    start_for_Filter2D_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_AXIM2Mat_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Filter2D_U0_p_src_cols_V_read);
  output src_cols_V_c25_empty_n;
  output \fb_offset_read_reg_162_reg[0] ;
  input [0:0]Q;
  input Filter2D_U0_ap_start;
  input src_rows_V_c24_empty_n;
  input AXIM2Mat_U0_fb_offset_read;
  input start_for_Filter2D_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_AXIM2Mat_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input Filter2D_U0_p_src_cols_V_read;

  wire AXIM2Mat_U0_fb_offset_read;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIM2Mat_U0_ap_ready;
  wire \fb_offset_read_reg_162_reg[0] ;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c25_empty_n;
  wire src_cols_V_c25_full_n;
  wire src_rows_V_c24_empty_n;
  wire start_for_Filter2D_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFFF57FF)) 
    \fb_offset_read_reg_162[31]_i_3 
       (.I0(src_cols_V_c25_full_n),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_AXIM2Mat_U0_ap_ready),
        .O(\fb_offset_read_reg_162_reg[0] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__4
       (.I0(src_cols_V_c25_empty_n),
        .I1(internal_full_n_i_2__3_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(src_cols_V_c25_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__3_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_cols_V_c25_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__3
       (.I0(src_cols_V_c25_empty_n),
        .I1(Q),
        .I2(Filter2D_U0_ap_start),
        .I3(src_rows_V_c24_empty_n),
        .I4(src_cols_V_c25_full_n),
        .I5(AXIM2Mat_U0_fb_offset_read),
        .O(internal_full_n_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__3
       (.I0(src_rows_V_c24_empty_n),
        .I1(Filter2D_U0_ap_start),
        .I2(Q),
        .I3(src_cols_V_c25_empty_n),
        .I4(AXIM2Mat_U0_fb_offset_read),
        .I5(src_cols_V_c25_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(src_cols_V_c25_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(AXIM2Mat_U0_fb_offset_read),
        .I1(src_cols_V_c25_full_n),
        .I2(src_rows_V_c24_empty_n),
        .I3(Filter2D_U0_ap_start),
        .I4(Q),
        .I5(src_cols_V_c25_empty_n),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Filter2D_U0_p_src_cols_V_read),
        .I2(src_cols_V_c25_empty_n),
        .I3(AXIM2Mat_U0_fb_offset_read),
        .I4(src_cols_V_c25_full_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w12_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A_0
   (ap_sync_reg_Block_proc9_U0_ap_ready,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg,
    ap_sync_Block_proc9_U0_ap_ready,
    src_cols_V_c_full_n,
    src_cols_V_c_empty_n,
    internal_full_n_reg_0,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg_0,
    ap_sync_AXIM2Mat_U0_ap_ready,
    ap_start,
    ap_rst_n,
    start_once_reg,
    start_for_Mat2AXIM_U0_full_n,
    src_rows_V_c_full_n,
    image_out_c_full_n,
    image_in_c_full_n,
    AXIM2Mat_U0_fb_offset_read,
    internal_full_n_reg_1,
    ap_rst_n_inv,
    ap_clk,
    internal_full_n_reg_2);
  output ap_sync_reg_Block_proc9_U0_ap_ready;
  output ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  output ap_sync_Block_proc9_U0_ap_ready;
  output src_cols_V_c_full_n;
  output src_cols_V_c_empty_n;
  input internal_full_n_reg_0;
  input ap_sync_reg_Block_proc9_U0_ap_ready_reg_0;
  input ap_sync_AXIM2Mat_U0_ap_ready;
  input ap_start;
  input ap_rst_n;
  input start_once_reg;
  input start_for_Mat2AXIM_U0_full_n;
  input src_rows_V_c_full_n;
  input image_out_c_full_n;
  input image_in_c_full_n;
  input AXIM2Mat_U0_fb_offset_read;
  input internal_full_n_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input internal_full_n_reg_2;

  wire AXIM2Mat_U0_fb_offset_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIM2Mat_U0_ap_ready;
  wire ap_sync_Block_proc9_U0_ap_ready;
  wire ap_sync_reg_Block_proc9_U0_ap_ready;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg_0;
  wire image_in_c_full_n;
  wire image_out_c_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__6_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;
  wire start_for_Mat2AXIM_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h7FFF)) 
    ap_ready_INST_0_i_1
       (.I0(src_cols_V_c_full_n),
        .I1(src_rows_V_c_full_n),
        .I2(image_out_c_full_n),
        .I3(image_in_c_full_n),
        .O(ap_sync_reg_Block_proc9_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hF4000000FFFFFFFF)) 
    ap_sync_reg_AXIM2Mat_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Block_proc9_U0_ap_ready_reg),
        .I1(internal_full_n_reg_0),
        .I2(ap_sync_reg_Block_proc9_U0_ap_ready_reg_0),
        .I3(ap_sync_AXIM2Mat_U0_ap_ready),
        .I4(ap_start),
        .I5(ap_rst_n),
        .O(ap_sync_reg_Block_proc9_U0_ap_ready));
  LUT5 #(
    .INIT(32'hFFFF5400)) 
    ap_sync_reg_Block_proc9_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Block_proc9_U0_ap_ready_reg),
        .I1(start_once_reg),
        .I2(start_for_Mat2AXIM_U0_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_Block_proc9_U0_ap_ready_reg_0),
        .O(ap_sync_Block_proc9_U0_ap_ready));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_2),
        .I2(src_cols_V_c_empty_n),
        .I3(AXIM2Mat_U0_fb_offset_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(src_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__6_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__6
       (.I0(src_cols_V_c_empty_n),
        .I1(AXIM2Mat_U0_fb_offset_read),
        .I2(src_cols_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__0
       (.I0(AXIM2Mat_U0_fb_offset_read),
        .I1(src_cols_V_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(src_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(src_cols_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[1]_i_1__0 
       (.I0(internal_full_n_reg_1),
        .I1(src_cols_V_c_full_n),
        .I2(AXIM2Mat_U0_fb_offset_read),
        .I3(src_cols_V_c_empty_n),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIM2Mat_U0_fb_offset_read),
        .I2(src_cols_V_c_empty_n),
        .I3(internal_full_n_reg_1),
        .I4(src_cols_V_c_full_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w12_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A_2
   (src_rows_V_c24_empty_n,
    src_rows_V_c24_full_n,
    Q,
    src_cols_V_c25_empty_n,
    Filter2D_U0_ap_start,
    AXIM2Mat_U0_fb_offset_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Filter2D_U0_p_src_cols_V_read);
  output src_rows_V_c24_empty_n;
  output src_rows_V_c24_full_n;
  input [0:0]Q;
  input src_cols_V_c25_empty_n;
  input Filter2D_U0_ap_start;
  input AXIM2Mat_U0_fb_offset_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input Filter2D_U0_p_src_cols_V_read;

  wire AXIM2Mat_U0_fb_offset_read;
  wire Filter2D_U0_ap_start;
  wire Filter2D_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c25_empty_n;
  wire src_rows_V_c24_empty_n;
  wire src_rows_V_c24_full_n;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__3
       (.I0(src_rows_V_c24_empty_n),
        .I1(internal_full_n_i_2__4_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(src_rows_V_c24_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__4_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_rows_V_c24_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__4
       (.I0(src_rows_V_c24_empty_n),
        .I1(Q),
        .I2(src_cols_V_c25_empty_n),
        .I3(Filter2D_U0_ap_start),
        .I4(src_rows_V_c24_full_n),
        .I5(AXIM2Mat_U0_fb_offset_read),
        .O(internal_full_n_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__2
       (.I0(Filter2D_U0_ap_start),
        .I1(src_cols_V_c25_empty_n),
        .I2(Q),
        .I3(src_rows_V_c24_empty_n),
        .I4(AXIM2Mat_U0_fb_offset_read),
        .I5(src_rows_V_c24_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(src_rows_V_c24_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(AXIM2Mat_U0_fb_offset_read),
        .I1(src_rows_V_c24_full_n),
        .I2(Filter2D_U0_ap_start),
        .I3(src_cols_V_c25_empty_n),
        .I4(Q),
        .I5(src_rows_V_c24_empty_n),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h55959595AA6A6A6A)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(Filter2D_U0_p_src_cols_V_read),
        .I2(src_rows_V_c24_empty_n),
        .I3(AXIM2Mat_U0_fb_offset_read),
        .I4(src_rows_V_c24_full_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w12_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d2_A_3
   (src_rows_V_c_empty_n,
    src_rows_V_c_full_n,
    AXIM2Mat_U0_fb_offset_read,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_1);
  output src_rows_V_c_empty_n;
  output src_rows_V_c_full_n;
  input AXIM2Mat_U0_fb_offset_read;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_1;

  wire AXIM2Mat_U0_fb_offset_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__7_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_1),
        .I2(src_rows_V_c_empty_n),
        .I3(AXIM2Mat_U0_fb_offset_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(src_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__7_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__7
       (.I0(src_rows_V_c_empty_n),
        .I1(AXIM2Mat_U0_fb_offset_read),
        .I2(src_rows_V_c_full_n),
        .I3(internal_full_n_reg_0),
        .O(internal_full_n_i_2__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3
       (.I0(AXIM2Mat_U0_fb_offset_read),
        .I1(src_rows_V_c_empty_n),
        .I2(internal_full_n_reg_0),
        .I3(src_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(src_rows_V_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[1]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(src_rows_V_c_full_n),
        .I2(AXIM2Mat_U0_fb_offset_read),
        .I3(src_rows_V_c_empty_n),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIM2Mat_U0_fb_offset_read),
        .I2(src_rows_V_c_empty_n),
        .I3(internal_full_n_reg_0),
        .I4(src_rows_V_c_full_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A
   (E,
    \SRL_SIG_reg[1][0] ,
    Block_proc9_U0_image_out_out_write,
    image_in_c_full_n,
    image_in_c_empty_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    fb_offset_dout,
    \ap_CS_fsm_reg[0] ,
    Mat2AXIM_U0_ap_start,
    image_out_c_empty_n,
    image_out_c_full_n,
    src_rows_V_c_full_n,
    src_cols_V_c_full_n,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg,
    AXIM2Mat_U0_fb_offset_read,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output [0:0]E;
  output \SRL_SIG_reg[1][0] ;
  output Block_proc9_U0_image_out_out_write;
  output image_in_c_full_n;
  output image_in_c_empty_n;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [31:0]fb_offset_dout;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input Mat2AXIM_U0_ap_start;
  input image_out_c_empty_n;
  input image_out_c_full_n;
  input src_rows_V_c_full_n;
  input src_cols_V_c_full_n;
  input ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  input AXIM2Mat_U0_fb_offset_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire AXIM2Mat_U0_fb_offset_read;
  wire Block_proc9_U0_image_out_out_write;
  wire [0:0]E;
  wire Mat2AXIM_U0_ap_start;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  wire [31:0]fb_offset_dout;
  wire [31:0]if_din;
  wire image_in_c_empty_n;
  wire image_in_c_full_n;
  wire image_out_c_empty_n;
  wire image_out_c_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_2__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .O(Block_proc9_U0_image_out_out_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .fb_offset_dout(fb_offset_dout),
        .if_din(if_din),
        .internal_full_n_reg(image_in_c_full_n),
        .internal_full_n_reg_0(\SRL_SIG_reg[1][0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_i_2__4_n_0),
        .I2(image_in_c_empty_n),
        .I3(AXIM2Mat_U0_fb_offset_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__2
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(src_rows_V_c_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__3
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(src_cols_V_c_full_n),
        .O(internal_empty_n_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__4
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(image_in_c_full_n),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(image_in_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__5_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(image_in_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__5
       (.I0(image_in_c_empty_n),
        .I1(AXIM2Mat_U0_fb_offset_read),
        .I2(image_in_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__1
       (.I0(AXIM2Mat_U0_fb_offset_read),
        .I1(image_in_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(image_in_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(image_in_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(image_in_c_full_n),
        .I2(AXIM2Mat_U0_fb_offset_read),
        .I3(image_in_c_empty_n),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h955595956AAA6A6A)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIM2Mat_U0_fb_offset_read),
        .I2(image_in_c_empty_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(image_in_c_full_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(image_in_c_full_n),
        .I1(image_out_c_full_n),
        .I2(src_rows_V_c_full_n),
        .I3(src_cols_V_c_full_n),
        .I4(ap_sync_reg_Block_proc9_U0_ap_ready_reg),
        .O(\SRL_SIG_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(Mat2AXIM_U0_ap_start),
        .I3(image_out_c_empty_n),
        .O(E));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_2__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d2_A_shiftReg
   (fb_offset_dout,
    Q,
    internal_full_n_reg,
    internal_full_n_reg_0,
    if_din,
    ap_clk);
  output [31:0]fb_offset_dout;
  input [1:0]Q;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [31:0]if_din;
  input ap_clk;

  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]fb_offset_dout;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \fb_offset_read_reg_162[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(fb_offset_dout[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A
   (image_out_c_full_n,
    image_out_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[0] ,
    Mat2AXIM_U0_ap_start,
    \ap_CS_fsm_reg[0]_0 ,
    Block_proc9_U0_image_out_out_write,
    in,
    ap_rst_n_inv,
    E);
  output image_out_c_full_n;
  output image_out_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]internal_empty_n_reg_0;
  input internal_full_n_reg_0;
  input \ap_CS_fsm_reg[0] ;
  input Mat2AXIM_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input Block_proc9_U0_image_out_out_write;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire Block_proc9_U0_image_out_out_write;
  wire [0:0]E;
  wire Mat2AXIM_U0_ap_start;
  wire U_fifo_w32_d4_A_ram_n_0;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire image_out_c_empty_n;
  wire image_out_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2_n_0;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_2__1_n_0 ;
  wire \mOutPtr[2]_i_3__1_n_0 ;
  wire [31:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.Block_proc9_U0_image_out_out_write(Block_proc9_U0_image_out_out_write),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .\fb_offset_read_reg_70_reg[31] (U_fifo_w32_d4_A_ram_n_0),
        .in(in),
        .out(out));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(image_out_c_empty_n),
        .I2(internal_empty_n_reg_0),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_i_2_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(image_out_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD5DDFFFFDDDD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(image_out_c_full_n),
        .I2(mOutPtr[0]),
        .I3(U_fifo_w32_d4_A_ram_n_0),
        .I4(internal_full_n_reg_0),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(internal_full_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(image_out_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(image_out_c_empty_n),
        .I3(Mat2AXIM_U0_ap_start),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(internal_full_n_reg_0),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(\mOutPtr[2]_i_3__1_n_0 ),
        .O(\mOutPtr[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[2]_i_3__1 
       (.I0(image_out_c_empty_n),
        .I1(Mat2AXIM_U0_ap_start),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(internal_full_n_reg_0),
        .O(\mOutPtr[2]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w32_d4_A_shiftReg
   (\fb_offset_read_reg_70_reg[31] ,
    out,
    Q,
    Block_proc9_U0_image_out_out_write,
    in,
    ap_clk);
  output \fb_offset_read_reg_70_reg[31] ;
  output [31:0]out;
  input [2:0]Q;
  input Block_proc9_U0_image_out_out_write;
  input [31:0]in;
  input ap_clk;

  wire Block_proc9_U0_image_out_out_write;
  wire [2:0]Q;
  wire \SRL_SIG_reg[3][0]_srl4_i_2_n_0 ;
  wire ap_clk;
  wire \fb_offset_read_reg_70_reg[31] ;
  wire [31:0]in;
  wire [31:0]out;

  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\fb_offset_read_reg_70_reg[31] ));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\image_out_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(\SRL_SIG_reg[3][0]_srl4_i_2_n_0 ),
        .A1(\fb_offset_read_reg_70_reg[31] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_proc9_U0_image_out_out_write),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
   (dst_data_stream_0_V_full_n,
    dst_data_stream_0_V_empty_n,
    \tmp_4_reg_245_reg[7] ,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    ap_rst_n_inv,
    E,
    internal_full_n_reg_0,
    D);
  output dst_data_stream_0_V_full_n;
  output dst_data_stream_0_V_empty_n;
  output [7:0]\tmp_4_reg_245_reg[7] ;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input [0:0]E;
  input [0:0]internal_full_n_reg_0;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_0;
  wire [0:0]internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_2__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_4_reg_245_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_4 U_fifo_w8_d2_A_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .internal_full_n_reg(internal_full_n_reg_0),
        .\tmp_4_reg_245_reg[7] (\tmp_4_reg_245_reg[7] ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__5
       (.I0(dst_data_stream_0_V_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(dst_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_empty_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(dst_data_stream_0_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(dst_data_stream_0_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_1
   (src_data_stream_0_V_full_n,
    src_data_stream_0_V_empty_n,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    DINADIN,
    ap_clk,
    DOUTBDOUT,
    \tmp_i_39_reg_1310_reg[0] ,
    ram_reg_bram_0_1,
    ap_rst_n,
    mOutPtr110_out,
    ap_enable_reg_pp0_iter2_reg,
    Filter2D_U0_p_src_data_stream_V_read,
    ap_rst_n_inv,
    E,
    internal_full_n_reg_0,
    D);
  output src_data_stream_0_V_full_n;
  output src_data_stream_0_V_empty_n;
  output [7:0]ram_reg_bram_0;
  output [7:0]ram_reg_bram_0_0;
  output [7:0]DINADIN;
  input ap_clk;
  input [7:0]DOUTBDOUT;
  input \tmp_i_39_reg_1310_reg[0] ;
  input [7:0]ram_reg_bram_0_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input ap_enable_reg_pp0_iter2_reg;
  input Filter2D_U0_p_src_data_stream_V_read;
  input ap_rst_n_inv;
  input [0:0]E;
  input [0:0]internal_full_n_reg_0;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire Filter2D_U0_p_src_data_stream_V_read;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__2_n_0;
  wire [0:0]internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire \tmp_i_39_reg_1310_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.D(D),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .internal_full_n_reg(internal_full_n_reg_0),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .\tmp_i_39_reg_1310_reg[0] (\tmp_i_39_reg_1310_reg[0] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(src_data_stream_0_V_empty_n),
        .I3(Filter2D_U0_p_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(src_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_data_stream_0_V_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h07)) 
    internal_full_n_i_2__2
       (.I0(src_data_stream_0_V_empty_n),
        .I1(Filter2D_U0_p_src_data_stream_V_read),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .O(internal_full_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(src_data_stream_0_V_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
   (ram_reg_bram_0,
    ram_reg_bram_0_0,
    DINADIN,
    DOUTBDOUT,
    \tmp_i_39_reg_1310_reg[0] ,
    Q,
    ram_reg_bram_0_1,
    internal_full_n_reg,
    D,
    ap_clk);
  output [7:0]ram_reg_bram_0;
  output [7:0]ram_reg_bram_0_0;
  output [7:0]DINADIN;
  input [7:0]DOUTBDOUT;
  input \tmp_i_39_reg_1310_reg[0] ;
  input [1:0]Q;
  input [7:0]ram_reg_bram_0_1;
  input [0:0]internal_full_n_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]internal_full_n_reg;
  wire [7:0]ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire \tmp_i_39_reg_1310_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0_1[7]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_14
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_15
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_16
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_17
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_18
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_19
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_2
       (.I0(DOUTBDOUT[7]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_20
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_bram_0_i_21
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(DINADIN[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_2__0
       (.I0(ram_reg_bram_0_1[6]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_3__0
       (.I0(DOUTBDOUT[6]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[6]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_1[5]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_4__0
       (.I0(DOUTBDOUT[5]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[5]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_1[4]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_5__0
       (.I0(DOUTBDOUT[4]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[4]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_1[3]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_6__0
       (.I0(DOUTBDOUT[3]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[3]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_1[2]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_7__0
       (.I0(DOUTBDOUT[2]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[2]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_1[1]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_8__0
       (.I0(DOUTBDOUT[1]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[1]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_8__1
       (.I0(ram_reg_bram_0_1[0]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0_0[0]));
  LUT6 #(
    .INIT(64'hBB88BB88B8B8BB88)) 
    ram_reg_bram_0_i_9__0
       (.I0(DOUTBDOUT[0]),
        .I1(\tmp_i_39_reg_1310_reg[0] ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ram_reg_bram_0[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_4
   (\tmp_4_reg_245_reg[7] ,
    Q,
    internal_full_n_reg,
    D,
    ap_clk);
  output [7:0]\tmp_4_reg_245_reg[7] ;
  input [1:0]Q;
  input [0:0]internal_full_n_reg;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]internal_full_n_reg;
  wire [7:0]\tmp_4_reg_245_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_4_reg_245[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\tmp_4_reg_245_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Filter2fYi
   (start_for_Filter2D_U0_full_n,
    Filter2D_U0_ap_start,
    ap_clk,
    ap_rst_n,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    ap_rst_n_inv,
    E);
  output start_for_Filter2D_U0_full_n;
  output Filter2D_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n4_out;
  input internal_full_n_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire Filter2D_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire start_for_Filter2D_U0_full_n;

  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(Filter2D_U0_ap_start),
        .I3(internal_full_n_reg_0),
        .I4(internal_empty_n_i_2__1_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(Filter2D_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5DDDFFFF)) 
    internal_full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(start_for_Filter2D_U0_full_n),
        .I2(internal_full_n_i_2__1_n_0),
        .I3(internal_empty_n4_out),
        .I4(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h10)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(start_for_Filter2D_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(internal_full_n_reg_0),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIeOg
   (start_for_Mat2AXIM_U0_full_n,
    Mat2AXIM_U0_ap_start,
    \fb_offset_read_reg_70_reg[0] ,
    ap_ready,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg,
    ap_clk,
    image_out_c_empty_n,
    \ap_CS_fsm_reg[0] ,
    ap_sync_reg_Block_proc9_U0_ap_ready_reg_0,
    ap_start,
    start_once_reg,
    internal_full_n_reg_0,
    ap_sync_AXIM2Mat_U0_ap_ready,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    ap_rst_n_inv);
  output start_for_Mat2AXIM_U0_full_n;
  output Mat2AXIM_U0_ap_start;
  output [0:0]\fb_offset_read_reg_70_reg[0] ;
  output ap_ready;
  output ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  input ap_clk;
  input image_out_c_empty_n;
  input [0:0]\ap_CS_fsm_reg[0] ;
  input ap_sync_reg_Block_proc9_U0_ap_ready_reg_0;
  input ap_start;
  input start_once_reg;
  input internal_full_n_reg_0;
  input ap_sync_AXIM2Mat_U0_ap_ready;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire Mat2AXIM_U0_ap_start;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIM2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg;
  wire ap_sync_reg_Block_proc9_U0_ap_ready_reg_0;
  wire [0:0]\fb_offset_read_reg_70_reg[0] ;
  wire image_out_c_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_i_3__4_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_2__0_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire start_for_Mat2AXIM_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hAAAAEEEA00000000)) 
    ap_ready_INST_0
       (.I0(ap_sync_reg_Block_proc9_U0_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_for_Mat2AXIM_U0_full_n),
        .I3(start_once_reg),
        .I4(internal_full_n_reg_0),
        .I5(ap_sync_AXIM2Mat_U0_ap_ready),
        .O(ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_AXIM2Mat_U0_ap_ready_i_2
       (.I0(start_for_Mat2AXIM_U0_full_n),
        .I1(start_once_reg),
        .O(ap_sync_reg_Block_proc9_U0_ap_ready_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \fb_offset_read_reg_70[31]_i_1 
       (.I0(Mat2AXIM_U0_ap_start),
        .I1(image_out_c_empty_n),
        .I2(\ap_CS_fsm_reg[0] ),
        .O(\fb_offset_read_reg_70_reg[0] ));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(Mat2AXIM_U0_ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(internal_full_n_i_3__4_n_0),
        .I4(internal_empty_n_i_2__0_n_0),
        .I5(mOutPtr[2]),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(Mat2AXIM_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFD5FFD5D55555)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(Mat2AXIM_U0_ap_start),
        .I3(internal_full_n_i_2__0_n_0),
        .I4(internal_full_n_i_3__4_n_0),
        .I5(start_for_Mat2AXIM_U0_full_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    internal_full_n_i_3__4
       (.I0(start_for_Mat2AXIM_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_proc9_U0_ap_ready_reg_0),
        .O(internal_full_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(start_for_Mat2AXIM_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_3__0_n_0 ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF002000200020)) 
    \mOutPtr[2]_i_1__0 
       (.I0(start_for_Mat2AXIM_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_Block_proc9_U0_ap_ready_reg_0),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(Mat2AXIM_U0_ap_start),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .O(\mOutPtr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h77777F7777777777)) 
    \mOutPtr[2]_i_3__0 
       (.I0(Mat2AXIM_U0_ap_start),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(ap_sync_reg_Block_proc9_U0_ap_ready_reg_0),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(start_for_Mat2AXIM_U0_full_n),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_2__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
