set_property -dict {PACKAGE_PIN F23 IOSTANDARD LVCMOS18} [get_ports clk_in1_0]
create_clock -period 10.000 -name clk_in1_0 -waveform {0.000 4.000} -add [get_ports clk_in1_0]

set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[10]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[13]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[8]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[9]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[14]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[15]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[16]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[17]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[11]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[18]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[19]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[12]}]
set_property MARK_DEBUG true [get_nets {image_r_address0_0_OBUF[20]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[0]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[1]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[2]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[3]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[4]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[5]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[6]}]
set_property MARK_DEBUG true [get_nets {image_r_q0_0_IBUF[7]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[10]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[14]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[22]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[9]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[13]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[17]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[18]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[23]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[12]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[15]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[16]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[21]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[8]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[11]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[19]}]
set_property MARK_DEBUG true [get_nets {output_conv_address0_0_OBUF[20]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {output_conv_d0_0_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[0]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[1]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[2]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[3]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[4]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[5]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[6]}]
set_property MARK_DEBUG true [get_nets {output_conv_q0_0_IBUF[7]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[9]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {weights_address0_0_OBUF[8]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[0]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[1]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[5]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[7]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[8]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[2]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[3]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[4]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[6]}]
set_property MARK_DEBUG true [get_nets {weights_address1_0_OBUF[9]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[0]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[1]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[2]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[3]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[4]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[5]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[6]}]
set_property MARK_DEBUG true [get_nets {weights_q0_0_IBUF[7]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[0]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[1]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[2]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[3]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[4]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[5]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[6]}]
set_property MARK_DEBUG true [get_nets {weights_q1_0_IBUF[7]}]
set_property MARK_DEBUG true [get_nets ap_ctrl_0_done_OBUF]
set_property MARK_DEBUG true [get_nets ap_ctrl_0_idle_OBUF]
set_property MARK_DEBUG true [get_nets ap_ctrl_0_ready_OBUF]
set_property MARK_DEBUG true [get_nets ap_ctrl_0_start_IBUF]
set_property MARK_DEBUG true [get_nets ap_local_block_0_OBUF]
set_property MARK_DEBUG true [get_nets ap_local_deadlock_0_OBUF]
set_property MARK_DEBUG true [get_nets ext_reset_in_0_IBUF]
set_property MARK_DEBUG true [get_nets image_r_ce0_0_OBUF]
set_property MARK_DEBUG true [get_nets output_conv_ce0_0_OBUF]
set_property MARK_DEBUG true [get_nets output_conv_we0_0_OBUF]
set_property MARK_DEBUG true [get_nets weights_ce0_0_OBUF]
set_property MARK_DEBUG true [get_nets weights_ce1_0_OBUF]
set_property IOSTANDARD LVCMOS18 [get_ports ap_ctrl_0_done]
set_property IOSTANDARD LVCMOS18 [get_ports ap_ctrl_0_idle]
set_property IOSTANDARD LVCMOS18 [get_ports ap_ctrl_0_ready]
set_property IOSTANDARD LVCMOS18 [get_ports ap_ctrl_0_start]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_address0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {image_r_q0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_address0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_d0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {output_conv_q0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_address1_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q0_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {weights_q1_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports ext_reset_in_0]
set_property PACKAGE_PIN A2 [get_ports ap_ctrl_0_done]
set_property PACKAGE_PIN A3 [get_ports ap_ctrl_0_idle]
set_property PACKAGE_PIN A5 [get_ports ap_ctrl_0_ready]
set_property PACKAGE_PIN B1 [get_ports ap_ctrl_0_start]
set_property PACKAGE_PIN A6 [get_ports {image_r_address0_0[20]}]
set_property PACKAGE_PIN A7 [get_ports {image_r_address0_0[19]}]
set_property PACKAGE_PIN A8 [get_ports {image_r_address0_0[18]}]
set_property PACKAGE_PIN A9 [get_ports {image_r_address0_0[17]}]
set_property PACKAGE_PIN A10 [get_ports {image_r_address0_0[16]}]
set_property PACKAGE_PIN A11 [get_ports {image_r_address0_0[15]}]
set_property PACKAGE_PIN B6 [get_ports {image_r_address0_0[14]}]
set_property PACKAGE_PIN B8 [get_ports {image_r_address0_0[13]}]
set_property PACKAGE_PIN B9 [get_ports {image_r_address0_0[12]}]
set_property PACKAGE_PIN B10 [get_ports {image_r_address0_0[11]}]
set_property PACKAGE_PIN B11 [get_ports {image_r_address0_0[10]}]
set_property PACKAGE_PIN C6 [get_ports {image_r_address0_0[9]}]
set_property PACKAGE_PIN C7 [get_ports {image_r_address0_0[8]}]
set_property PACKAGE_PIN C8 [get_ports {image_r_address0_0[7]}]
set_property PACKAGE_PIN C9 [get_ports {image_r_address0_0[6]}]
set_property PACKAGE_PIN C11 [get_ports {image_r_address0_0[5]}]
set_property PACKAGE_PIN D7 [get_ports {image_r_address0_0[4]}]
set_property PACKAGE_PIN D9 [get_ports {image_r_address0_0[3]}]
set_property PACKAGE_PIN D10 [get_ports {image_r_address0_0[2]}]
set_property PACKAGE_PIN D11 [get_ports {image_r_address0_0[1]}]
set_property PACKAGE_PIN D12 [get_ports {image_r_address0_0[0]}]
set_property PACKAGE_PIN A12 [get_ports {image_r_q0_0[7]}]
set_property PACKAGE_PIN A13 [get_ports {image_r_q0_0[6]}]
set_property PACKAGE_PIN A14 [get_ports {image_r_q0_0[5]}]
set_property PACKAGE_PIN A15 [get_ports {image_r_q0_0[4]}]
set_property PACKAGE_PIN A16 [get_ports {image_r_q0_0[3]}]
set_property PACKAGE_PIN A17 [get_ports {image_r_q0_0[2]}]
set_property PACKAGE_PIN B13 [get_ports {image_r_q0_0[1]}]
set_property PACKAGE_PIN B14 [get_ports {image_r_q0_0[0]}]
set_property PACKAGE_PIN A18 [get_ports {output_conv_address0_0[23]}]
set_property PACKAGE_PIN A19 [get_ports {output_conv_address0_0[22]}]
set_property PACKAGE_PIN A20 [get_ports {output_conv_address0_0[21]}]
set_property PACKAGE_PIN A21 [get_ports {output_conv_address0_0[20]}]
set_property PACKAGE_PIN A22 [get_ports {output_conv_address0_0[19]}]
set_property PACKAGE_PIN A23 [get_ports {output_conv_address0_0[18]}]
set_property PACKAGE_PIN B18 [get_ports {output_conv_address0_0[17]}]
set_property PACKAGE_PIN B19 [get_ports {output_conv_address0_0[16]}]
set_property PACKAGE_PIN B20 [get_ports {output_conv_address0_0[15]}]
set_property PACKAGE_PIN B21 [get_ports {output_conv_address0_0[14]}]
set_property PACKAGE_PIN B23 [get_ports {output_conv_address0_0[13]}]
set_property PACKAGE_PIN C18 [get_ports {output_conv_address0_0[12]}]
set_property PACKAGE_PIN C19 [get_ports {output_conv_address0_0[11]}]
set_property PACKAGE_PIN C21 [get_ports {output_conv_address0_0[10]}]
set_property PACKAGE_PIN C22 [get_ports {output_conv_address0_0[9]}]
set_property PACKAGE_PIN C23 [get_ports {output_conv_address0_0[8]}]
set_property PACKAGE_PIN D19 [get_ports {output_conv_address0_0[7]}]
set_property PACKAGE_PIN D20 [get_ports {output_conv_address0_0[6]}]
set_property PACKAGE_PIN D21 [get_ports {output_conv_address0_0[5]}]
set_property PACKAGE_PIN D22 [get_ports {output_conv_address0_0[4]}]
set_property PACKAGE_PIN D24 [get_ports {output_conv_address0_0[3]}]
set_property PACKAGE_PIN E19 [get_ports {output_conv_address0_0[2]}]
set_property PACKAGE_PIN E20 [get_ports {output_conv_address0_0[1]}]
set_property PACKAGE_PIN E22 [get_ports {output_conv_address0_0[0]}]
set_property PACKAGE_PIN B15 [get_ports {output_conv_d0_0[7]}]
set_property PACKAGE_PIN B16 [get_ports {output_conv_d0_0[6]}]
set_property PACKAGE_PIN C12 [get_ports {output_conv_d0_0[5]}]
set_property PACKAGE_PIN C13 [get_ports {output_conv_d0_0[4]}]
set_property PACKAGE_PIN C16 [get_ports {output_conv_d0_0[3]}]
set_property PACKAGE_PIN C17 [get_ports {output_conv_d0_0[2]}]
set_property PACKAGE_PIN D16 [get_ports {output_conv_d0_0[1]}]
set_property PACKAGE_PIN D17 [get_ports {output_conv_d0_0[0]}]
set_property PACKAGE_PIN E13 [get_ports {output_conv_q0_0[7]}]
set_property PACKAGE_PIN E17 [get_ports {output_conv_q0_0[6]}]
set_property PACKAGE_PIN E18 [get_ports {output_conv_q0_0[5]}]
set_property PACKAGE_PIN F13 [get_ports {output_conv_q0_0[4]}]
set_property PACKAGE_PIN F18 [get_ports {output_conv_q0_0[3]}]
set_property PACKAGE_PIN G14 [get_ports {output_conv_q0_0[2]}]
set_property PACKAGE_PIN G16 [get_ports {output_conv_q0_0[1]}]
set_property PACKAGE_PIN G18 [get_ports {output_conv_q0_0[0]}]
set_property PACKAGE_PIN G19 [get_ports {weights_address0_0[9]}]
set_property PACKAGE_PIN H16 [get_ports {weights_address0_0[8]}]
set_property PACKAGE_PIN H17 [get_ports {weights_address0_0[7]}]
set_property PACKAGE_PIN H18 [get_ports {weights_address0_0[6]}]
set_property PACKAGE_PIN H19 [get_ports {weights_address0_0[5]}]
set_property PACKAGE_PIN J15 [get_ports {weights_address0_0[4]}]
set_property PACKAGE_PIN J16 [get_ports {weights_address0_0[3]}]
set_property PACKAGE_PIN J17 [get_ports {weights_address0_0[2]}]
set_property PACKAGE_PIN J19 [get_ports {weights_address0_0[1]}]
set_property PACKAGE_PIN K15 [get_ports {weights_address0_0[0]}]
set_property PACKAGE_PIN K17 [get_ports {weights_address1_0[9]}]
set_property PACKAGE_PIN K18 [get_ports {weights_address1_0[8]}]
set_property PACKAGE_PIN K19 [get_ports {weights_address1_0[7]}]
set_property PACKAGE_PIN L15 [get_ports {weights_address1_0[6]}]
set_property PACKAGE_PIN L16 [get_ports {weights_address1_0[5]}]
set_property PACKAGE_PIN L17 [get_ports {weights_address1_0[4]}]
set_property PACKAGE_PIN J20 [get_ports {weights_address1_0[3]}]
set_property PACKAGE_PIN K20 [get_ports {weights_address1_0[2]}]
set_property PACKAGE_PIN L20 [get_ports {weights_address1_0[1]}]
set_property PACKAGE_PIN M11 [get_ports {weights_address1_0[0]}]
set_property PACKAGE_PIN M12 [get_ports {weights_q0_0[7]}]
set_property PACKAGE_PIN N8 [get_ports {weights_q0_0[6]}]
set_property PACKAGE_PIN N9 [get_ports {weights_q0_0[5]}]
set_property PACKAGE_PIN N11 [get_ports {weights_q0_0[4]}]
set_property PACKAGE_PIN N12 [get_ports {weights_q0_0[3]}]
set_property PACKAGE_PIN N13 [get_ports {weights_q0_0[2]}]
set_property PACKAGE_PIN P12 [get_ports {weights_q0_0[1]}]
set_property PACKAGE_PIN AA14 [get_ports {weights_q0_0[0]}]
set_property PACKAGE_PIN AA15 [get_ports {weights_q1_0[7]}]
set_property PACKAGE_PIN AA16 [get_ports {weights_q1_0[6]}]
set_property PACKAGE_PIN AA17 [get_ports {weights_q1_0[5]}]
set_property PACKAGE_PIN AB14 [get_ports {weights_q1_0[4]}]
set_property PACKAGE_PIN AB15 [get_ports {weights_q1_0[3]}]
set_property PACKAGE_PIN AB16 [get_ports {weights_q1_0[2]}]
set_property PACKAGE_PIN AC16 [get_ports {weights_q1_0[1]}]
set_property PACKAGE_PIN AC17 [get_ports {weights_q1_0[0]}]
set_property PACKAGE_PIN AD15 [get_ports ext_reset_in_0]
set_property IOSTANDARD LVCMOS18 [get_ports ap_local_block_0]
set_property IOSTANDARD LVCMOS18 [get_ports ap_local_deadlock_0]
set_property IOSTANDARD LVCMOS18 [get_ports image_r_ce0_0]
set_property IOSTANDARD LVCMOS18 [get_ports output_conv_ce0_0]
set_property IOSTANDARD LVCMOS18 [get_ports output_conv_we0_0]
set_property IOSTANDARD LVCMOS18 [get_ports weights_ce0_0]
set_property IOSTANDARD LVCMOS18 [get_ports weights_ce1_0]
set_property PACKAGE_PIN AD16 [get_ports ap_local_block_0]
set_property PACKAGE_PIN AD17 [get_ports ap_local_deadlock_0]
set_property PACKAGE_PIN AE15 [get_ports image_r_ce0_0]
set_property PACKAGE_PIN AE17 [get_ports output_conv_ce0_0]
set_property PACKAGE_PIN AF15 [get_ports output_conv_we0_0]
set_property PACKAGE_PIN AF16 [get_ports weights_ce0_0]
set_property PACKAGE_PIN AF17 [get_ports weights_ce1_0]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {image_r_q0_0_IBUF[0]} {image_r_q0_0_IBUF[1]} {image_r_q0_0_IBUF[2]} {image_r_q0_0_IBUF[3]} {image_r_q0_0_IBUF[4]} {image_r_q0_0_IBUF[5]} {image_r_q0_0_IBUF[6]} {image_r_q0_0_IBUF[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {weights_address0_0_OBUF[0]} {weights_address0_0_OBUF[1]} {weights_address0_0_OBUF[2]} {weights_address0_0_OBUF[3]} {weights_address0_0_OBUF[4]} {weights_address0_0_OBUF[5]} {weights_address0_0_OBUF[6]} {weights_address0_0_OBUF[7]} {weights_address0_0_OBUF[8]} {weights_address0_0_OBUF[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {weights_address1_0_OBUF[0]} {weights_address1_0_OBUF[1]} {weights_address1_0_OBUF[2]} {weights_address1_0_OBUF[3]} {weights_address1_0_OBUF[4]} {weights_address1_0_OBUF[5]} {weights_address1_0_OBUF[6]} {weights_address1_0_OBUF[7]} {weights_address1_0_OBUF[8]} {weights_address1_0_OBUF[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 21 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {image_r_address0_0_OBUF[0]} {image_r_address0_0_OBUF[1]} {image_r_address0_0_OBUF[2]} {image_r_address0_0_OBUF[3]} {image_r_address0_0_OBUF[4]} {image_r_address0_0_OBUF[5]} {image_r_address0_0_OBUF[6]} {image_r_address0_0_OBUF[7]} {image_r_address0_0_OBUF[8]} {image_r_address0_0_OBUF[9]} {image_r_address0_0_OBUF[10]} {image_r_address0_0_OBUF[11]} {image_r_address0_0_OBUF[12]} {image_r_address0_0_OBUF[13]} {image_r_address0_0_OBUF[14]} {image_r_address0_0_OBUF[15]} {image_r_address0_0_OBUF[16]} {image_r_address0_0_OBUF[17]} {image_r_address0_0_OBUF[18]} {image_r_address0_0_OBUF[19]} {image_r_address0_0_OBUF[20]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {output_conv_address0_0_OBUF[0]} {output_conv_address0_0_OBUF[1]} {output_conv_address0_0_OBUF[2]} {output_conv_address0_0_OBUF[3]} {output_conv_address0_0_OBUF[4]} {output_conv_address0_0_OBUF[5]} {output_conv_address0_0_OBUF[6]} {output_conv_address0_0_OBUF[7]} {output_conv_address0_0_OBUF[8]} {output_conv_address0_0_OBUF[9]} {output_conv_address0_0_OBUF[10]} {output_conv_address0_0_OBUF[11]} {output_conv_address0_0_OBUF[12]} {output_conv_address0_0_OBUF[13]} {output_conv_address0_0_OBUF[14]} {output_conv_address0_0_OBUF[15]} {output_conv_address0_0_OBUF[16]} {output_conv_address0_0_OBUF[17]} {output_conv_address0_0_OBUF[18]} {output_conv_address0_0_OBUF[19]} {output_conv_address0_0_OBUF[20]} {output_conv_address0_0_OBUF[21]} {output_conv_address0_0_OBUF[22]} {output_conv_address0_0_OBUF[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {output_conv_d0_0_OBUF[0]} {output_conv_d0_0_OBUF[1]} {output_conv_d0_0_OBUF[2]} {output_conv_d0_0_OBUF[3]} {output_conv_d0_0_OBUF[4]} {output_conv_d0_0_OBUF[5]} {output_conv_d0_0_OBUF[6]} {output_conv_d0_0_OBUF[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {output_conv_q0_0_IBUF[0]} {output_conv_q0_0_IBUF[1]} {output_conv_q0_0_IBUF[2]} {output_conv_q0_0_IBUF[3]} {output_conv_q0_0_IBUF[4]} {output_conv_q0_0_IBUF[5]} {output_conv_q0_0_IBUF[6]} {output_conv_q0_0_IBUF[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list ap_ctrl_0_done_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ap_ctrl_0_idle_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ap_ctrl_0_ready_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ap_ctrl_0_start_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list image_r_ce0_0_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list output_conv_ce0_0_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list output_conv_we0_0_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list weights_ce0_0_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list weights_ce1_0_OBUF]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_0/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {weights_q0_0_IBUF[0]} {weights_q0_0_IBUF[1]} {weights_q0_0_IBUF[2]} {weights_q0_0_IBUF[3]} {weights_q0_0_IBUF[4]} {weights_q0_0_IBUF[5]} {weights_q0_0_IBUF[6]} {weights_q0_0_IBUF[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 8 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {weights_q1_0_IBUF[0]} {weights_q1_0_IBUF[1]} {weights_q1_0_IBUF[2]} {weights_q1_0_IBUF[3]} {weights_q1_0_IBUF[4]} {weights_q1_0_IBUF[5]} {weights_q1_0_IBUF[6]} {weights_q1_0_IBUF[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list ap_local_block_0_OBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list ap_local_deadlock_0_OBUF]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list ext_reset_in_0_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_2_clk_out2]
