`define MAX_SAMPLES 131124
`define MAX_SEGMENT_SAMPLES 98352
`define HW_TYPE 10
`define HW_VER 0
`define SYSTEM_CLK 96000000
`define XADC_EN
`define LOGIC_ANALYZER
`define FPGA_CLKGEN
`define USERIO_DEBUG
`define TRACE
