#Start recording tcl command: 8/7/2018 11:27:12
#Project Location: E:/fpgaproject/stepmxo2/swust/8.parity4; Project name: parity4
prj_project open "E:/fpgaproject/stepmxo2/swust/8.parity4/parity4.ldf"
prj_src add "E:/fpgaproject/stepmxo2/swust/8.parity4/parity4_tb.v"
prj_src syn_sim -src "E:/fpgaproject/stepmxo2/swust/8.parity4/parity4_tb.v" SimulateOnly
prj_src add "E:/fpgaproject/stepmxo2/swust/8.parity4/sim/sim.spf"
prj_project save
prj_project close
#Stop recording: 8/7/2018 13:19:32
