;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 0
	MOV -7, <-20
	SUB #12, @0
	SUB 12, @10
	SUB @127, 106
	SLT 121, 0
	CMP @121, 103
	CMP @121, 103
	DAT #112, <10
	SUB #12, @200
	CMP -207, <-120
	MOV -1, <-20
	SUB 1, <-51
	SUB 12, @10
	CMP 1, <-1
	SUB 1, <-1
	SUB 9, 1
	MOV -7, <-20
	SUB -1, <-20
	SUB -1, <-20
	SUB 12, @10
	SUB 12, @10
	CMP @-127, 100
	ADD 210, 0
	MOV @127, 106
	DAT #20, <817
	SUB #12, @200
	ADD 212, 50
	SLT 121, 0
	CMP #12, @200
	SUB 20, @12
	SUB @121, 100
	SUB @121, 100
	SUB #12, @200
	SUB @121, 100
	SUB 12, @10
	SLT -7, <-20
	CMP -207, <-120
	MOV 0, @2
	SPL 0, <402
	SPL 0, <402
	SLT -7, <-20
	CMP -207, <-120
	SLT -7, <-20
	CMP -207, <-120
	CMP -207, <-120
