Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 15:13:52 2025
| Host         : GabMaltais running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
| Design       : main_design_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   244 |
|    Minimum number of control sets                        |   244 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   671 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   244 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    49 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    87 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             581 |          211 |
| No           | No                    | Yes                    |              71 |           20 |
| No           | Yes                   | No                     |             978 |          376 |
| Yes          | No                    | No                     |             964 |          261 |
| Yes          | No                    | Yes                    |              76 |           23 |
| Yes          | Yes                   | No                     |            2379 |          732 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg_0                                                                                                                                                                                |                1 |              1 |         1.00 |
| ~main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                              | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                                |                1 |              1 |         1.00 |
| ~main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                   | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_1[0]                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                  |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                  |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                                 |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                  |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                  |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                                     |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Functional_Reset                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                          |                1 |              2 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/bus2ip_wrce_int[0]                                                                                                                           | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                1 |              2 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                                           |                1 |              3 |         3.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                           | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                           | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                        | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                   | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_data_counter0                                                                                                                                     | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                           | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle                                                                                                         |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
| ~main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                   | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                  | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                      | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                    | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/ex_potential_exception                                                                                                                                            |                4 |              5 |         1.25 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst/E[0]                                                                                                                  | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count                                                                                                                    | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                   | main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                            |                3 |              6 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                             | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                            |                2 |              6 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                            |                1 |              7 |         7.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]_0[0]                                                                                             | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                1 |              7 |         7.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/fconv_op_2[0]_i_1_n_0                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                                                    |                7 |              8 |         1.14 |
|  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                                                                                         | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                    | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/SPICR_data_int_reg0                                                                                                                          | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/TRANSMIT_REG_GENERATE[0].Transmit_Reg_Data_Out_reg0                                                                                          | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_SYNC_SPI_2_AXI_1_CDC/tx_Reg_Soft_Reset_op                                                     |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                 | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                                   |                4 |              8 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/EX_FPU_Op_reg[22]_0                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
| ~main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                               | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                              | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                              | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                              | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                         | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/in00                                                                                                                                                                                |                5 |             10 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_clearing0                                                                                                                                                                | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/SR[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |             11 |         2.75 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                5 |             11 |         2.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                                 | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                                   |                5 |             11 |         2.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                                                 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_clr_ESR_l_reg_0[0]                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                9 |             14 |         1.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_1[0]                                                                                                                                  | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                                               |                3 |             17 |         5.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             19 |         3.17 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/E[0]                                                                                                      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               12 |             20 |         1.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                                             |                7 |             21 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                4 |             21 |         5.25 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                   | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                           |                4 |             23 |         5.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                         | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                                   |                6 |             24 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             24 |         2.18 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                |                                                                                                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_1[0]                                                                                                                                                             |               11 |             26 |         2.36 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | main_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_write_delayslot_next                                                                                                                                                     | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                8 |             30 |         3.75 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/E[0]                                                                                                                          | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               11 |             30 |         2.73 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                     |                                                                                                                                                                                                                                                                                    |               17 |             30 |         1.76 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5[1]_i_1_n_0                                                                                                                              |                8 |             31 |         3.88 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                               | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_5[0]                                                                                                                                                                      |               11 |             32 |         2.91 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                      | main_design_i/Calcul_Moyenne/myip_S4e_4reg_0/U0/myip_S4e_4reg_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                                                                             | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                    | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                      | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                                                                             | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                  | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_awvalid_0                                                                                                                             | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                     |               13 |             32 |         2.46 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[0]                                                                                                                                                                 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                                   |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                                                                                | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_6[0]                                                                                                                                                                      |               11 |             32 |         2.91 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/Calcul_Moyenne/DSP/Delai_1cycle_A/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                                                                                                                                                      |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                             |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_7[0]                                                                                                                                                                      |               11 |             32 |         2.91 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Flt_Exp_40                                                                                                                                           |                9 |             33 |         3.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                           |               10 |             34 |         3.40 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               16 |             35 |         2.19 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/mem_int_done_early                                                                                                                                       |               13 |             35 |         2.69 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             39 |         4.88 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             40 |         5.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |               11 |             41 |         3.73 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |               11 |             42 |         3.82 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               11 |             46 |         4.18 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             47 |         3.92 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               15 |             51 |         3.40 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/E[0]                                                                                                                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               17 |             55 |         3.24 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                                                                             |               19 |             58 |         3.05 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                       | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               22 |             60 |         2.73 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             64 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |               19 |             64 |         3.37 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                         | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               15 |             64 |         4.27 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                    |               16 |             65 |         4.06 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                    |               18 |             65 |         3.61 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               12 |             66 |         5.50 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               13 |             66 |         5.08 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_missed_fetch_reg                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             79 |         6.58 |
|  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               32 |             88 |         2.75 |
|  main_design_i/clk_wiz_1/inst/clk_out2                        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               27 |            106 |         3.93 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               16 |            128 |         8.00 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                           | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |              104 |            265 |         2.55 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                            | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |               80 |            265 |         3.31 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |              156 |            410 |         2.63 |
|  main_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                                   | main_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                         |              179 |            461 |         2.58 |
+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


