{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587413058439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587413058439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 23:04:18 2020 " "Processing started: Mon Apr 20 23:04:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587413058439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587413058439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cursach -c Cursach --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cursach -c Cursach --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587413058439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587413058665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587413058665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 6 6 " "Found 6 design units, including 6 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockwise " "Found entity 1: clockwise" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587413065689 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587413065689 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587413065689 ""} { "Info" "ISGN_ENTITY_NAME" "4 twoInputOr " "Found entity 4: twoInputOr" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587413065689 ""} { "Info" "ISGN_ENTITY_NAME" "5 twoInputXor " "Found entity 5: twoInputXor" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587413065689 ""} { "Info" "ISGN_ENTITY_NAME" "6 Cursach " "Found entity 6: Cursach" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587413065689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587413065689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aLessThanB_1 main.v(105) " "Verilog HDL Implicit Net warning at main.v(105): created implicit net for \"aLessThanB_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aMoreThanB_1 main.v(105) " "Verilog HDL Implicit Net warning at main.v(105): created implicit net for \"aMoreThanB_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aEqualB_1 main.v(105) " "Verilog HDL Implicit Net warning at main.v(105): created implicit net for \"aEqualB_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aLessThanB_2 main.v(106) " "Verilog HDL Implicit Net warning at main.v(106): created implicit net for \"aLessThanB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aMoreThanB_2 main.v(106) " "Verilog HDL Implicit Net warning at main.v(106): created implicit net for \"aMoreThanB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aEqualB_2 main.v(106) " "Verilog HDL Implicit Net warning at main.v(106): created implicit net for \"aEqualB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_1 main.v(108) " "Verilog HDL Implicit Net warning at main.v(108): created implicit net for \"out_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_2 main.v(109) " "Verilog HDL Implicit Net warning at main.v(109): created implicit net for \"out_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aEqualThanB_2 main.v(110) " "Verilog HDL Implicit Net warning at main.v(110): created implicit net for \"aEqualThanB_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_3 main.v(110) " "Verilog HDL Implicit Net warning at main.v(110): created implicit net for \"out_3\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_ac main.v(112) " "Verilog HDL Implicit Net warning at main.v(112): created implicit net for \"out_ac\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result main.v(113) " "Verilog HDL Implicit Net warning at main.v(113): created implicit net for \"result\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockOutput_1 main.v(115) " "Verilog HDL Implicit Net warning at main.v(115): created implicit net for \"clockOutput_1\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockOutput_2 main.v(116) " "Verilog HDL Implicit Net warning at main.v(116): created implicit net for \"clockOutput_2\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockForFirstCounter main.v(118) " "Verilog HDL Implicit Net warning at main.v(118): created implicit net for \"clockForFirstCounter\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clockForSecondCounter main.v(119) " "Verilog HDL Implicit Net warning at main.v(119): created implicit net for \"clockForSecondCounter\"" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587413065690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cursach " "Elaborating entity \"Cursach\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587413065711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:COMPARATOR_1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:COMPARATOR_1\"" {  } { { "main.v" "COMPARATOR_1" { Text "E:/Quartus-Lite/Cursach/main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587413065726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoInputXor twoInputXor:forALessThanB " "Elaborating entity \"twoInputXor\" for hierarchy \"twoInputXor:forALessThanB\"" {  } { { "main.v" "forALessThanB" { Text "E:/Quartus-Lite/Cursach/main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587413065738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoInputOr twoInputOr:forAandCOutputs " "Elaborating entity \"twoInputOr\" for hierarchy \"twoInputOr:forAandCOutputs\"" {  } { { "main.v" "forAandCOutputs" { Text "E:/Quartus-Lite/Cursach/main.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587413065749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockwise clockwise:firstClock " "Elaborating entity \"clockwise\" for hierarchy \"clockwise:firstClock\"" {  } { { "main.v" "firstClock" { Text "E:/Quartus-Lite/Cursach/main.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587413065757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dt main.v(9) " "Verilog HDL or VHDL warning at main.v(9): object \"clk_dt\" assigned a value but never read" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587413065757 "|Cursach|clockwise:firstClock"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk main.v(11) " "Verilog HDL warning at main.v(11): assignments to clk create a combinational loop" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 11 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1587413065757 "|Cursach|clockwise:firstClock"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "main.v(24) " "Verilog HDL warning at main.v(24): ignoring unsupported system task" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1587413065757 "|Cursach|clockwise:firstClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:COUNTER_1 " "Elaborating entity \"counter\" for hierarchy \"counter:COUNTER_1\"" {  } { { "main.v" "COUNTER_1" { Text "E:/Quartus-Lite/Cursach/main.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587413065768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(38) " "Verilog HDL assignment warning at main.v(38): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "E:/Quartus-Lite/Cursach/main.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587413065769 "|Cursach|counter:COUNTER_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1587413065891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587413065933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 23:04:25 2020 " "Processing ended: Mon Apr 20 23:04:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587413065933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587413065933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587413065933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587413065933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587413071628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587413071635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 23:04:31 2020 " "Processing started: Mon Apr 20 23:04:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587413071635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1587413071635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Cursach -c Cursach --netlist_type=sgate " "Command: quartus_npp Cursach -c Cursach --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1587413071636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1587413071752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587413071762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 23:04:31 2020 " "Processing ended: Mon Apr 20 23:04:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587413071762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587413071762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587413071762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1587413071762 ""}
