_svd: ../svd/stm32f0x2.svd

RCC:
  APB1RSTR:
    _add:
      USART5RST:
        description: "USART5 reset"
        bitOffset: 20
        bitWidth: 1
  APB1ENR:
    _add:
      USART5EN:
        description: "USART5 clock enable"
        bitOffset: 20
        bitWidth: 1

_include:
 - ./common_patches/rename_RCC_CIR_HSI14RDYIE_field.yaml
 - ./common_patches/merge_I2C_CR2_SADDx_fields.yaml
 - ./common_patches/merge_I2C_OAR1_OA1x_fields.yaml
 - ./common_patches/f0_v18pwrrstf.yaml
 - ./common_patches/f0_adc_cfgr2_ckmode.yaml
 - ./common_patches/f0_adc_fixes.yaml
 - ./common_patches/f0_gpioe.yaml
 - ./common_patches/f0_usart3.yaml
 - ./common_patches/f0_usart6.yaml
 - ./common_patches/f0_dmaen.yaml
 - ./common_patches/f0_usben.yaml
 - ./common_patches/f0_hsi48cal.yaml
 - ./common_patches/f0_syscfg_comp.yaml
 - ./common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/rename_USART_CR1_M0_field.yaml
 - ./common_patches/merge_USART_BRR_fields.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_common_2ch.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/gpio/gpio_with_brr.yaml
 - ../peripherals/crc/crc_advanced.yaml
 - ../peripherals/crc/crc_with_polysize.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/pwr/pwr_v1.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/tim/tim16.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2_32bit.yaml
 - ../peripherals/rcc/rcc_f0x128.yaml
 - ../peripherals/dma/dma_v1.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - ../peripherals/syscfg/syscfg_f0x128.yaml
 - ../peripherals/comp/comp_f0.yaml
 - ../peripherals/adc/adc_aditf4_v1_1_RM0091.yaml
