
---------- Begin Simulation Statistics ----------
final_tick                               81939759985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792460                       # Number of bytes of host memory used
host_op_rate                                    78851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.42                       # Real time elapsed on the host
host_tick_rate                               13232685                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002692                       # Number of seconds simulated
sim_ticks                                  2691727500                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5849                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       662686                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20442                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       860371                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       500063                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       662686                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       162623                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          943861                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40892                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2521                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092411                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120132                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20469                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1273767                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1251849                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5205674                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.081151                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.129560                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       940433     18.07%     18.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1882271     36.16%     54.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       421328      8.09%     62.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       195069      3.75%     66.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       159467      3.06%     69.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       146174      2.81%     71.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       139697      2.68%     74.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        47468      0.91%     75.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1273767     24.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5205674                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.538343                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.538343                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2462396                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17639671                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           561744                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1568254                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20699                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        760257                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3696165                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412502                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    82                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              943861                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            857895                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4479749                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10962429                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41398                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.175327                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       872719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540955                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.036326                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5373358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.327308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2562638     47.69%     47.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           138217      2.57%     50.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           105003      1.95%     52.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149228      2.78%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181706      3.38%     58.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335389      6.24%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           167903      3.12%     67.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           194469      3.62%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1538805     28.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5373358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747286                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369326                       # number of floating regfile writes
system.switch_cpus.idleCycles                   10076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33828                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           781847                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.117897                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5103464                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412502                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          153944                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3722946                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          582                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1430227                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17291393                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3690962                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34662                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16784995                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         26352                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20699                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         26685                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          208                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383622                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       117317                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        32027                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26963090                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16767261                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498529                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13441869                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.114603                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16774221                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29053288                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13102395                       # number of integer regfile writes
system.switch_cpus.ipc                       1.857550                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.857550                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100032      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10413953     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86955      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34991      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342973      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129638      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161150      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63337      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138830      0.83%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176418      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23356      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13124      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3419303     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1414105      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279880      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          481      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16819664                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587386                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3152019                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547448                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1897514                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              199750                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011876                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117925     59.04%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             81      0.04%     59.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3284      1.64%     60.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            47      0.02%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2262      1.13%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9807      4.91%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          58246     29.16%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           532      0.27%     96.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7566      3.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15331996                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36134467                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15219813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16645970                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17291388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16819664                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            5                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1251822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        74057                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1754838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5373358                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.130196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.266330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       827431     15.40%     15.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       619350     11.53%     26.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       894503     16.65%     43.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       828612     15.42%     58.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       724547     13.48%     72.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       618917     11.52%     84.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       348310      6.48%     90.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       250665      4.66%     95.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261023      4.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5373358                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.124337                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              857923                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       382184                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       322436                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3722946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1430227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6739086                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5383434                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          224322                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         139652                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           867504                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         568438                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2606                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54965657                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17523379                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22494436                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2012368                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1302880                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20699                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2248457                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1761721                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3010940                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30072480                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4057727                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21223222                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34750990                       # The number of ROB writes
system.switch_cpus.timesIdled                     158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1668                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1076                       # Transaction distribution
system.membus.trans_dist::CleanEvict              596                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2955                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2955                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       336192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       336192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  336192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4177                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11255000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22144500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2691727500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          264                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7246                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19328                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           390                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2843328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2875                       # Total snoops (count)
system.tol2bus.snoopTraffic                     68864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28715                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27047     94.19%     94.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1668      5.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28715                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44503000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38164500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            584997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          259                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21404                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21663                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          259                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21404                       # number of overall hits
system.l2.overall_hits::total                   21663                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          130                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4040                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4177                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          130                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4040                       # number of overall misses
system.l2.overall_misses::total                  4177                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10744000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    311614000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        322358000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10744000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    311614000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       322358000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25444                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25840                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25444                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25840                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.334190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.158780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161649                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.334190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.158780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161649                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82646.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77132.178218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77174.527173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82646.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77132.178218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77174.527173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1076                       # number of writebacks
system.l2.writebacks::total                      1076                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4170                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9444000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    271214000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    280658000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9444000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    271214000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    280658000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.334190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.158780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.334190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.158780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72646.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67132.178218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67304.076739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72646.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67132.178218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67304.076739                       # average overall mshr miss latency
system.l2.replacements                           2875                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18978                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18978                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18978                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              264                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          264                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          465                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           465                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16374                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16374                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2954                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2955                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    220752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     220752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.152835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.152879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74730.027082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74704.737733                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    191212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    191212500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.152835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.152827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64730.027082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64730.027082                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                259                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10744000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          389                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.334190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.335897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82646.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82015.267176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          130                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9444000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.334190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72646.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72646.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     90861500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     90861500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.177567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83666.206262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83282.768103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     80001500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     80001500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.177567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.177422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73666.206262                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73666.206262                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.460165                       # Cycle average of tags in use
system.l2.tags.total_refs                       10822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2875                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.764174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     149.561513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.150409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.006117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    83.322913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1797.419213                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.020343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.438823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.496939                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2017                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.588867                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    106345                       # Number of tag accesses
system.l2.tags.data_accesses                   106345                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       258560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             267328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        68864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           68864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1076                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1076                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             23777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            142659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3090952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     96057272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              99314659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        23777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3090952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3114728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25583570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25583570                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25583570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            23777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           142659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3090952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     96057272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            124898230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000715672500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           56                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           56                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1076                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    54                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     39384250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   19395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               112115500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10153.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28903.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     852                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.582524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.224145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.673482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          405     32.77%     32.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          405     32.77%     65.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          134     10.84%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          131     10.60%     86.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      3.40%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.13%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.10%     93.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.78%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57      4.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1236                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           56                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.125000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.206809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    224.179479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             49     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      5.36%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      1.79%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      1.79%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.79%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      1.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            56                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           56                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.910714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.893342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5      8.93%      8.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.57%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44     78.57%     91.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      7.14%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            56                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 248256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   64192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  266880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                68864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        92.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2691197000                       # Total gap between requests
system.mem_ctrls.avgGap                     512999.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       239936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        64192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3090951.814401717857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 89138295.016861855984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23847882.075730178505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4089500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    108026000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  56993718750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31457.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26739.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52968140.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2777460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1476255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6368880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              52200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        302308050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        779021760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1304055405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.467839                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2022496500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    579520500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6054720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3214365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21327180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5183460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     212050800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        614684010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        515969280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1378483815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.118636                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1334980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1267037000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2691717000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       857462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           857477                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       857462                       # number of overall hits
system.cpu.icache.overall_hits::total          857477                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          433                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            434                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          433                       # number of overall misses
system.cpu.icache.overall_misses::total           434                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15843500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15843500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15843500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15843500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       857895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       857911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       857895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       857911                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000506                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 36590.069284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36505.760369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 36590.069284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36505.760369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          264                       # number of writebacks
system.cpu.icache.writebacks::total               264                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14075000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14075000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14075000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000453                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000453                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 36182.519280                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36182.519280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 36182.519280                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36182.519280                       # average overall mshr miss latency
system.cpu.icache.replacements                    264                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       857462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          857477                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          433                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           434                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15843500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15843500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       857895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       857911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000505                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 36590.069284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36505.760369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14075000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 36182.519280                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36182.519280                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.344697                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1716212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1716212                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4683962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4683963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4683962                       # number of overall hits
system.cpu.dcache.overall_hits::total         4683963                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26703                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26697                       # number of overall misses
system.cpu.dcache.overall_misses::total         26703                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    627846498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    627846498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    627846498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    627846498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4710659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4710666                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4710659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4710666                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005669                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005669                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23517.492527                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23512.208291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23517.492527                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23512.208291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4780                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.340426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18978                       # number of writebacks
system.cpu.dcache.writebacks::total             18978                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1253                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1253                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1253                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25444                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    575794498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575794498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    575794498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    575794498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005401                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005401                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005401                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22629.873369                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22629.873369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22629.873369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22629.873369                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    186793500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    186793500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3312487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3312492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002224                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25351.995114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25334.802658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1252                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154106000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001846                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25197.187704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25197.187704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378843                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    441052998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    441052998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22818.200528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22817.020072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    421688498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    421688498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21817.492653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21817.492653                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939759985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032343                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2381632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.507963                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9446781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9446781                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947558220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63622                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793904                       # Number of bytes of host memory used
host_op_rate                                   102054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   628.71                       # Real time elapsed on the host
host_tick_rate                               12403508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007798                       # Number of seconds simulated
sim_ticks                                  7798235500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         14944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1814253                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        58334                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2586007                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1498165                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1814253                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       316088                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2829441                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          119671                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6610                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42283579                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21360161                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        58334                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3820791                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3656712                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15106713                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.185529                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.135362                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2356979     15.60%     15.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5635010     37.30%     52.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1222242      8.09%     60.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       573339      3.80%     64.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       459322      3.04%     67.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       461023      3.05%     70.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       431426      2.86%     73.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       146581      0.97%     74.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3820791     25.29%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15106713                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.519882                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.519882                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6912654                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52791780                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1671723                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4570558                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          58969                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2380884                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11066000                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   102                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4227325                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   187                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2829441                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2549621                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12956705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32797517                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          117938                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.181415                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2579114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1617836                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.102881                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15594788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.429302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.551432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7162135     45.93%     45.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           417479      2.68%     48.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           328147      2.10%     50.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           450550      2.89%     53.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           553395      3.55%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1016446      6.52%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           499686      3.20%     66.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           575711      3.69%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4591239     29.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15594788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8240317                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4103500                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99213                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2345112                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.223793                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15277311                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4227325                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          453173                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11145765                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4275178                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51779522                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11049986                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        97162                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50279788                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         14682                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          58969                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         15500                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          602                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1188102                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          762                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       332241                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        83253                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          762                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80950020                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50229336                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497724                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40290749                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.220558                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50249803                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87030348                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39245279                       # number of integer regfile writes
system.switch_cpus.ipc                       1.923512                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.923512                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299888      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31196945     61.93%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260007      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104211      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025312      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388457      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483065      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189864      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419509      0.83%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          145      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531197      1.05%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69587      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38789      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10232685     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4231683      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       841092      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1263      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50376947                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4764414                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9458998                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4641112                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5695486                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              601790                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011946                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          356938     59.31%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            550      0.09%     59.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10164      1.69%     61.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            66      0.01%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7827      1.30%     62.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30132      5.01%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         170670     28.36%     95.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1570      0.26%     96.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        23872      3.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45914435                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107723730                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45588224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49741448                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51779486                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50376947                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           36                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3656665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       232253                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5232205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15594788                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.230371                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.246428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2084402     13.37%     13.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1799898     11.54%     24.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2585500     16.58%     41.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2496842     16.01%     57.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2183135     14.00%     71.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816235     11.65%     83.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1084592      6.95%     90.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       759216      4.87%     94.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       784968      5.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15594788                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.230022                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2549621                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1050152                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       846704                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11145765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4275178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20177449                       # number of misc regfile reads
system.switch_cpus.numCycles                 15596471                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          551793                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         355566                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2624747                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1249441                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8181                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164656536                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52453699                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67364800                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5967207                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3969232                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          58969                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6392072                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5162707                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9043963                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89992165                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12732086                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63065499                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104048927                       # The number of ROB writes
system.switch_cpus.timesIdled                     206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160181                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6409                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2762                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4792                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2395                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4995                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2762                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        22701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       803136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       803136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  803136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7757                       # Request fanout histogram
system.membus.reqLayer2.occupancy            36452500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41162500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7798235500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67337                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60936                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18467                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9084672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9172736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11557                       # Total snoops (count)
system.tol2bus.snoopTraffic                    306688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            91653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069927                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85244     93.01%     93.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6409      6.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              91653                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143317500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119105997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1042996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          677                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        71662                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72339                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          677                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        71662                       # number of overall hits
system.l2.overall_hits::total                   72339                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         7740                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7757                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         7740                       # number of overall misses
system.l2.overall_misses::total                  7757                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    591139000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        592665500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1526500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    591139000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       592665500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79402                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80096                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79402                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80096                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.024496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.097479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096846                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.024496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.097479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096846                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89794.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76374.547804                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76403.957716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89794.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76374.547804                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76403.957716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4792                       # number of writebacks
system.l2.writebacks::total                      4792                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         7740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7757                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         7740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1356500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    513739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    515095500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1356500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    513739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    515095500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.024496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.097479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.024496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.097479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79794.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66374.547804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66403.957716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79794.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66374.547804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66403.957716                       # average overall mshr miss latency
system.l2.replacements                          11557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62545                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62545                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          682                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              682                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          682                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          682                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2039                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2039                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        55940                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55940                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4995                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    361923000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     361923000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.081973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72457.057057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72457.057057                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    311973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    311973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.081973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.081973                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62457.057057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62457.057057                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.024496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89794.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89794.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1356500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.024496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024496                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79794.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79794.117647                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        15722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    229216000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    229216000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.148644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83503.096539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83503.096539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    201766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    201766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.148644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73503.096539                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73503.096539                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2825.624865                       # Cycle average of tags in use
system.l2.tags.total_refs                      197384                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14449                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.660738                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     284.476322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    40.605180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2496.543363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.069452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.609508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.689850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1367                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          973                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.706055                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    332399                       # Number of tag accesses
system.l2.tags.data_accesses                   332399                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7798235500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       495360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             496448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       306688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          306688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         7740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4792                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       139519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     63522062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63661581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       139519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           139519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39327871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39327871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39327871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       139519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     63522062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            102989452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001005745250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          260                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          260                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4379                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4792                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1031                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   147                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     80609500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               206722000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11984.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30734.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4792                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.677488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.390098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.483226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          911     32.15%     32.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          803     28.33%     60.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          410     14.47%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          308     10.87%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          132      4.66%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           81      2.86%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      1.83%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           57      2.01%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           80      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.861538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.517414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.568387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              11      4.23%      4.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             72     27.69%     31.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            86     33.08%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            41     15.77%     80.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            12      4.62%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            10      3.85%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             7      2.69%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             5      1.92%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      2.31%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.77%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.38%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      1.15%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.38%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.77%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           260                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.830769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.811296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.825636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     13.08%     13.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.77%     13.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              205     78.85%     92.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      5.77%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.38%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           260                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 430464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   65984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  296704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  496448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               306688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        55.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7778741000                       # Total gap between requests
system.mem_ctrls.avgGap                     619869.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       429376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       296704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 139518.741130605747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 55060660.837954945862                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38047581.404793426394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         7740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       655500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    206066500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187884969750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38558.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26623.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39208048.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2670360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1419330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5219340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2187180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     615869280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        392433030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2664052800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3683851320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.395495                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6920929750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    260520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    616785750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17557260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9335700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42804300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           22012740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     615869280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1959170370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1344695040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4011444690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.404148                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3472984750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    260520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4064730750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10489952500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3406334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3406349                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3406334                       # number of overall hits
system.cpu.icache.overall_hits::total         3406349                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1183                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1182                       # number of overall misses
system.cpu.icache.overall_misses::total          1183                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26668000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26668000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26668000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26668000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3407516                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3407532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3407516                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3407532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22561.759729                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22542.688081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22561.759729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22542.688081                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          946                       # number of writebacks
system.cpu.icache.writebacks::total               946                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1083                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1083                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1083                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1083                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23791000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23791000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23791000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23791000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000318                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21967.682364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21967.682364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21967.682364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21967.682364                       # average overall mshr miss latency
system.cpu.icache.replacements                    946                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3406334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3406349                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1183                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26668000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3407516                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3407532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22561.759729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22542.688081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23791000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23791000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21967.682364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21967.682364                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016581                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3407433                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1084                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3143.388376                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.016453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6816148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6816148                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18671261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18671262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18671261                       # number of overall hits
system.cpu.dcache.overall_hits::total        18671262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109085                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109091                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109085                       # number of overall misses
system.cpu.dcache.overall_misses::total        109091                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2239675991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2239675991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2239675991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2239675991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18780346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18780353                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18780346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18780353                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 20531.475372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20530.346142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 20531.475372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20530.346142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15716                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               952                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.508403                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81523                       # number of writebacks
system.cpu.dcache.writebacks::total             81523                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2042839491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2042839491                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2042839491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2042839491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19484.191013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19484.191013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19484.191013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19484.191013                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103828                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13161428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13161428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28826                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    696902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    696902000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13190249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13190254                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 24180.354603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24176.160411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4238                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    580366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    580366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 23608.428589                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23608.428589                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1542773991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1542773991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19221.244780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19221.005307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1462473491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1462473491                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18221.017044                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18221.017044                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947558220500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.129785                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18776114                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.072540                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.129397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37665558                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37665558                       # Number of data accesses

---------- End Simulation Statistics   ----------
