INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Eget arbeid/Lecture04/Lecture04_Part2/Lecture04_Part2.srcs/sources_1/new/hex_to_seg_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_to_seg_if'
