0.6
2018.3
Dec  6 2018
23:39:36
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sim_1/imports/sim/minisys_sim.v,1472201224,verilog,,,,minisys_sim,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/control32_with_IO.v,1580638266,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/dmemory32.v,,control32,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/dmemory32.v,1580550100,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/executs32.v,,dmemory32,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/executs32.v,1580711969,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/idecode32.v,,Executs32,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/idecode32.v,1580709602,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/ifetc32.v,,Idecode32,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/ifetc32.v,1580636010,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/ioread.v,,Ifetc32,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/ioread.v,1580636092,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/leds.v,,ioread,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/leds.v,1580636084,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/memorio.v,,leds,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/memorio.v,1421639772,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/minisys.v,,memorio,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/minisys.v,1580715860,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/switchs.v,,minisys,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/switchs.v,1580636078,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sim_1/imports/sim/minisys_sim.v,,switchs,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v,1580543866,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/imports/minisys/control32_with_IO.v,,cpuclk,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1580543864,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/prgrom/sim/prgrom.v,1580637382,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,prgrom,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/ram/sim/ram.v,1580637471,verilog,,/home/stone/studio/minisys1_classfiles/minisys_impl/project_1/project_1.srcs/sources_1/ip/prgrom/sim/prgrom.v,,ram,,,../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
