$date
	Sat Oct 22 19:47:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#118307
b11 !
1"
#118310
b11 &
b11 %
1$
#118311
0"
#118314
b1010 &
b1010 %
#118318
b101 &
b101 %
#118322
b10000 &
b10000 %
#118326
b1000 &
b1000 %
#118330
b100 &
b100 %
#118334
b10 &
b10 %
#118338
b1 &
b1 %
1#
#118342
b0 &
0#
b0 %
0$
#1158666
b10101 &
b10101 %
1$
b10101 !
1"
#1158667
0"
#1158670
b1000000 &
b1000000 %
#1158674
b100000 &
b100000 %
#1158678
b10000 &
b10000 %
#1158682
b1000 &
b1000 %
#1158686
b100 &
b100 %
#1158690
b10 &
b10 %
#1158694
b1 &
1#
b1 %
#1158698
b0 &
b0 %
0#
0$
#2160658
b11101 &
b11101 %
1$
b11101 !
1"
#2160659
0"
#2160662
b1011000 &
b1011000 %
#2160666
b101100 &
b101100 %
#2160670
b10110 &
b10110 %
#2160674
b1011 &
b1011 %
#2160678
b100010 &
b100010 %
#2160682
b10001 &
b10001 %
#2160686
b110100 &
b110100 %
#2160690
b11010 &
b11010 %
#2160694
b1101 &
b1101 %
#2160698
b101000 &
b101000 %
#2160702
b10100 &
b10100 %
#2160706
b1010 &
b1010 %
#2160710
b101 &
b101 %
#2160714
b10000 &
b10000 %
#2160718
b1000 &
b1000 %
#2160722
b100 &
b100 %
#2160726
b10 &
b10 %
#2160730
b1 &
b1 %
1#
#2160734
b0 &
0#
b0 %
0$
#4500012
