<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\src\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr 03 12:26:52 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>327</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>330</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>131</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">50.047(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Setup</td>
<td>-811.139</td>
<td>131</td>
</tr>
<tr>
<td>pixel_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-9.981</td>
<td>h_count_7_s0/Q</td>
<td>CHARaddr_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.581</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-9.856</td>
<td>h_count_7_s0/Q</td>
<td>CHARaddr_10_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.456</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-9.843</td>
<td>h_count_7_s0/Q</td>
<td>CHARaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.443</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-9.513</td>
<td>h_count_7_s0/Q</td>
<td>memaddr_10_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.113</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-9.472</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_0_s2/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.428</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-9.472</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_1_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.428</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-9.472</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_0_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.428</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-9.392</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_3_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.348</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-9.392</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_1_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.348</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-9.384</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_2_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.341</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-9.321</td>
<td>h_count_7_s0/Q</td>
<td>CHARaddr_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.921</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-9.289</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_0_s2/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.889</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-9.289</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_1_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.889</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-9.289</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_0_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.889</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-9.284</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_3_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.884</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-9.284</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_1_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.884</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-9.115</td>
<td>h_count_3_s0/Q</td>
<td>PXLFORE_2_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.715</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-9.071</td>
<td>h_count_7_s0/Q</td>
<td>CHARaddr_11_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.671</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-9.054</td>
<td>h_count_7_s0/Q</td>
<td>CHARaddr_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.654</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-9.032</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_3_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.632</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-9.032</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_2_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.632</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-9.017</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_3_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.973</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-9.017</td>
<td>h_count_3_s0/Q</td>
<td>PXLBACK_2_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.973</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-8.986</td>
<td>h_count_7_s0/Q</td>
<td>memaddr_13_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.586</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-8.741</td>
<td>h_count_7_s0/Q</td>
<td>memaddr_8_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>18.341</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>CHARaddr_7_s0/Q</td>
<td>CHARaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>READREGISTER_3_s0/Q</td>
<td>READREGISTER_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>v_count_1_s0/Q</td>
<td>v_count_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>h_count_6_s0/Q</td>
<td>h_count_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.711</td>
<td>READREGISTER2_3_s0/Q</td>
<td>READREGISTER2_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>v_count_0_s0/Q</td>
<td>v_count_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.893</td>
<td>CHARaddr_2_s0/Q</td>
<td>CHARaddr_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>8</td>
<td>0.894</td>
<td>READREGISTER2_0_s0/Q</td>
<td>READREGISTER2_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>9</td>
<td>0.895</td>
<td>SETUPCHAR_1_s0/Q</td>
<td>SETUPCHAR_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>10</td>
<td>0.896</td>
<td>v_count_2_s0/Q</td>
<td>v_count_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>11</td>
<td>0.937</td>
<td>PXLFOREnx_1_s1/Q</td>
<td>PXLFORE_1_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>12</td>
<td>0.937</td>
<td>PXLBYTEnx_0_s0/Q</td>
<td>PXLBYTE_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>13</td>
<td>0.937</td>
<td>PXLBYTEnx_3_s0/Q</td>
<td>PXLBYTE_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>14</td>
<td>0.937</td>
<td>PXLBYTEnx_6_s0/Q</td>
<td>PXLBYTE_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>15</td>
<td>0.937</td>
<td>PXLBYTEnx_7_s0/Q</td>
<td>PXLBYTE_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>16</td>
<td>0.937</td>
<td>PXLTEXTnx_4_s0/Q</td>
<td>PXLTEXT_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>17</td>
<td>0.937</td>
<td>PXLTEXTnx_5_s0/Q</td>
<td>PXLTEXT_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>18</td>
<td>0.937</td>
<td>PXLTEXTnx_6_s0/Q</td>
<td>PXLTEXT_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>19</td>
<td>0.940</td>
<td>CONFIGREG_7_s0/Q</td>
<td>vidbuf_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.940</td>
</tr>
<tr>
<td>20</td>
<td>0.942</td>
<td>CONFIGREG_2_s0/Q</td>
<td>PXLFORE_2_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.942</td>
</tr>
<tr>
<td>21</td>
<td>0.944</td>
<td>v_count_7_s0/Q</td>
<td>v_count_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.944</td>
</tr>
<tr>
<td>22</td>
<td>0.955</td>
<td>PXLBYTEnx_1_s0/Q</td>
<td>PXLBYTE_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>23</td>
<td>0.955</td>
<td>PXLBYTEnx_4_s0/Q</td>
<td>PXLBYTE_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>24</td>
<td>0.955</td>
<td>PXLBYTEnx_5_s0/Q</td>
<td>PXLBYTE_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
<tr>
<td>25</td>
<td>0.955</td>
<td>PXLTEXTnx_2_s0/Q</td>
<td>PXLTEXT_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.955</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>v_count_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>READREGISTER_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>txfontline_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLBACK_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLBACK_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>txfontline_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.532</td>
<td>4.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>n1376_s7/I1</td>
</tr>
<tr>
<td>13.390</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">n1376_s7/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>n1376_s3/I1</td>
</tr>
<tr>
<td>14.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">n1376_s3/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n1007_s15/I1</td>
</tr>
<tr>
<td>16.719</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.690</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n1015_s0/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n1014_s0/CIN</td>
</tr>
<tr>
<td>18.332</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n1014_s0/SUM</td>
</tr>
<tr>
<td>18.751</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td>n708_s4/I0</td>
</tr>
<tr>
<td>19.377</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][B]</td>
<td style=" background: #97FFFF;">n708_s4/F</td>
</tr>
<tr>
<td>20.181</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>n708_s1/I1</td>
</tr>
<tr>
<td>20.807</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">n708_s1/F</td>
</tr>
<tr>
<td>20.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">CHARaddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>CHARaddr_9_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>CHARaddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.285, 52.525%; route: 8.838, 45.134%; tC2Q: 0.458, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>n1376_s7/I1</td>
</tr>
<tr>
<td>13.390</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">n1376_s7/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>n1376_s3/I1</td>
</tr>
<tr>
<td>14.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">n1376_s3/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n1007_s15/I1</td>
</tr>
<tr>
<td>16.719</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.690</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n1015_s0/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n1014_s0/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n1014_s0/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n1013_s0/CIN</td>
</tr>
<tr>
<td>18.424</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n1013_s0/SUM</td>
</tr>
<tr>
<td>18.429</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>n707_s5/I0</td>
</tr>
<tr>
<td>19.251</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">n707_s5/F</td>
</tr>
<tr>
<td>20.055</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>n707_s1/I0</td>
</tr>
<tr>
<td>20.681</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">n707_s1/F</td>
</tr>
<tr>
<td>20.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">CHARaddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>CHARaddr_10_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>CHARaddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.573, 54.344%; route: 8.424, 43.300%; tC2Q: 0.458, 2.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>n1376_s7/I1</td>
</tr>
<tr>
<td>13.390</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">n1376_s7/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>n1376_s3/I1</td>
</tr>
<tr>
<td>14.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">n1376_s3/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n1007_s15/I1</td>
</tr>
<tr>
<td>16.719</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.690</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>18.253</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n1016_s0/SUM</td>
</tr>
<tr>
<td>18.258</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n710_s5/I0</td>
</tr>
<tr>
<td>19.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n710_s5/F</td>
</tr>
<tr>
<td>19.847</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>n710_s1/I0</td>
</tr>
<tr>
<td>20.669</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">n710_s1/F</td>
</tr>
<tr>
<td>20.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">CHARaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>CHARaddr_7_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>CHARaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.875, 55.932%; route: 8.110, 41.711%; tC2Q: 0.458, 2.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>n900_s/I0</td>
</tr>
<tr>
<td>11.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">n900_s/F</td>
</tr>
<tr>
<td>13.718</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>n898_s/I1</td>
</tr>
<tr>
<td>14.268</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>14.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>14.325</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">n897_s/COUT</td>
</tr>
<tr>
<td>14.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[1][B]</td>
<td>n896_s/CIN</td>
</tr>
<tr>
<td>14.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[1][B]</td>
<td style=" background: #97FFFF;">n896_s/COUT</td>
</tr>
<tr>
<td>14.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td>n895_s/CIN</td>
</tr>
<tr>
<td>14.945</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" background: #97FFFF;">n895_s/SUM</td>
</tr>
<tr>
<td>14.951</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[3][A]</td>
<td>n1588_s14/I0</td>
</tr>
<tr>
<td>15.753</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C12[3][A]</td>
<td style=" background: #97FFFF;">n1588_s14/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td>n1588_s12/I0</td>
</tr>
<tr>
<td>16.994</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C11[1][B]</td>
<td style=" background: #97FFFF;">n1588_s12/F</td>
</tr>
<tr>
<td>17.798</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>n1588_s9/I3</td>
</tr>
<tr>
<td>18.424</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">n1588_s9/F</td>
</tr>
<tr>
<td>19.713</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>n1588_s7/I1</td>
</tr>
<tr>
<td>20.339</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" background: #97FFFF;">n1588_s7/F</td>
</tr>
<tr>
<td>20.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td style=" font-weight:bold;">memaddr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[2][B]</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.196, 48.113%; route: 9.459, 49.489%; tC2Q: 0.458, 2.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.654</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">PXLFORE_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>PXLFORE_0_s2/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>PXLFORE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 41.486%; route: 10.910, 56.155%; tC2Q: 0.458, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.654</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">PXLFORE_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>PXLFORE_1_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>PXLFORE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 41.486%; route: 10.910, 56.155%; tC2Q: 0.458, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.654</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">PXLBACK_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>PXLBACK_0_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>PXLBACK_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 41.486%; route: 10.910, 56.155%; tC2Q: 0.458, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.574</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">PXLFORE_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>PXLFORE_3_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>PXLFORE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 41.657%; route: 10.830, 55.974%; tC2Q: 0.458, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.574</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">PXLBACK_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>PXLBACK_1_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>PXLBACK_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 41.657%; route: 10.830, 55.974%; tC2Q: 0.458, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.567</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">PXLFORE_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PXLFORE_2_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PXLFORE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 41.673%; route: 10.823, 55.957%; tC2Q: 0.458, 2.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>n1376_s7/I1</td>
</tr>
<tr>
<td>13.390</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">n1376_s7/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>n1376_s3/I1</td>
</tr>
<tr>
<td>14.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">n1376_s3/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n1007_s15/I1</td>
</tr>
<tr>
<td>16.719</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.690</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>18.275</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n1015_s0/SUM</td>
</tr>
<tr>
<td>18.694</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>n709_s4/I0</td>
</tr>
<tr>
<td>19.516</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">n709_s4/F</td>
</tr>
<tr>
<td>19.521</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>n709_s1/I0</td>
</tr>
<tr>
<td>20.147</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">n709_s1/F</td>
</tr>
<tr>
<td>20.147</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">CHARaddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CHARaddr_8_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>CHARaddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.424, 55.092%; route: 8.039, 42.486%; tC2Q: 0.458, 2.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.082</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>n246_s0/I2</td>
</tr>
<tr>
<td>20.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n246_s0/F</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">PXLFORE_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>PXLFORE_0_s2/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>PXLFORE_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 44.826%; route: 9.963, 52.748%; tC2Q: 0.458, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.082</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n245_s0/I2</td>
</tr>
<tr>
<td>20.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n245_s0/F</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">PXLFORE_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>PXLFORE_1_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>PXLFORE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 44.826%; route: 9.963, 52.748%; tC2Q: 0.458, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.082</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>n258_s0/I2</td>
</tr>
<tr>
<td>20.114</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n258_s0/F</td>
</tr>
<tr>
<td>20.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">PXLBACK_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>PXLBACK_0_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>PXLBACK_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 44.826%; route: 9.963, 52.748%; tC2Q: 0.458, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.078</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>n243_s0/I2</td>
</tr>
<tr>
<td>20.110</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">n243_s0/F</td>
</tr>
<tr>
<td>20.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">PXLFORE_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>PXLFORE_3_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>PXLFORE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 44.837%; route: 9.959, 52.736%; tC2Q: 0.458, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.078</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n257_s0/I2</td>
</tr>
<tr>
<td>20.110</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n257_s0/F</td>
</tr>
<tr>
<td>20.110</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">PXLBACK_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>PXLBACK_1_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>PXLBACK_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 44.837%; route: 9.959, 52.736%; tC2Q: 0.458, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>18.909</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>n244_s0/I2</td>
</tr>
<tr>
<td>19.941</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">n244_s0/F</td>
</tr>
<tr>
<td>19.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">PXLFORE_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PXLFORE_2_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PXLFORE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.467, 45.242%; route: 9.790, 52.309%; tC2Q: 0.458, 2.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>n1376_s7/I1</td>
</tr>
<tr>
<td>13.390</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">n1376_s7/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>n1376_s3/I1</td>
</tr>
<tr>
<td>14.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">n1376_s3/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n1007_s15/I1</td>
</tr>
<tr>
<td>16.719</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.690</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][B]</td>
<td>n1016_s0/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n1016_s0/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>n1015_s0/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n1015_s0/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td>n1014_s0/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n1014_s0/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td>n1013_s0/CIN</td>
</tr>
<tr>
<td>17.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td style=" background: #97FFFF;">n1013_s0/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td>n1012_s/CIN</td>
</tr>
<tr>
<td>18.446</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n1012_s/SUM</td>
</tr>
<tr>
<td>18.865</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>n1484_s3/I2</td>
</tr>
<tr>
<td>19.897</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">n1484_s3/F</td>
</tr>
<tr>
<td>19.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>CHARaddr_11_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>CHARaddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.179, 54.519%; route: 8.033, 43.027%; tC2Q: 0.458, 2.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.717</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n274_s2/I0</td>
</tr>
<tr>
<td>11.343</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n274_s2/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>n1376_s7/I1</td>
</tr>
<tr>
<td>13.390</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">n1376_s7/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>n1376_s3/I1</td>
</tr>
<tr>
<td>14.842</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">n1376_s3/F</td>
</tr>
<tr>
<td>15.658</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n1007_s15/I1</td>
</tr>
<tr>
<td>16.719</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n1007_s15/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[0][A]</td>
<td>n1017_s0/I1</td>
</tr>
<tr>
<td>17.841</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" background: #97FFFF;">n1017_s0/SUM</td>
</tr>
<tr>
<td>18.210</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td>n711_s5/I0</td>
</tr>
<tr>
<td>18.835</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C4[3][A]</td>
<td style=" background: #97FFFF;">n711_s5/F</td>
</tr>
<tr>
<td>19.254</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>n711_s1/I0</td>
</tr>
<tr>
<td>19.880</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">n711_s1/F</td>
</tr>
<tr>
<td>19.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">CHARaddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>CHARaddr_6_s0/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>CHARaddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.793, 52.497%; route: 8.403, 45.046%; tC2Q: 0.458, 2.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>n255_s0/I2</td>
</tr>
<tr>
<td>19.858</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">n255_s0/F</td>
</tr>
<tr>
<td>19.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">PXLBACK_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>PXLBACK_3_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>PXLBACK_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.061, 43.263%; route: 10.113, 54.277%; tC2Q: 0.458, 2.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>n256_s0/I2</td>
</tr>
<tr>
<td>19.858</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">n256_s0/F</td>
</tr>
<tr>
<td>19.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">PXLBACK_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.061, 43.263%; route: 10.113, 54.277%; tC2Q: 0.458, 2.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.199</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">PXLBACK_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>PXLBACK_3_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>PXLBACK_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 42.480%; route: 10.455, 55.104%; tC2Q: 0.458, 2.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>h_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">h_count_3_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>n36_s3/I3</td>
</tr>
<tr>
<td>3.628</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C7[1][B]</td>
<td style=" background: #97FFFF;">n36_s3/F</td>
</tr>
<tr>
<td>4.465</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C9[2][A]</td>
<td>n36_s2/I1</td>
</tr>
<tr>
<td>5.564</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R2C9[2][A]</td>
<td style=" background: #97FFFF;">n36_s2/F</td>
</tr>
<tr>
<td>6.918</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n101_s4/I0</td>
</tr>
<tr>
<td>7.740</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n101_s4/F</td>
</tr>
<tr>
<td>9.199</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>n84_s24/I3</td>
</tr>
<tr>
<td>10.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">n84_s24/F</td>
</tr>
<tr>
<td>10.732</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>txfontline_3_s4/I3</td>
</tr>
<tr>
<td>11.358</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R3C9[2][B]</td>
<td style=" background: #97FFFF;">txfontline_3_s4/F</td>
</tr>
<tr>
<td>12.859</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[3][B]</td>
<td>n2848_s4/I1</td>
</tr>
<tr>
<td>13.958</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[3][B]</td>
<td style=" background: #97FFFF;">n2848_s4/F</td>
</tr>
<tr>
<td>14.971</td>
<td>1.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>PXLTEXT_7_s4/I0</td>
</tr>
<tr>
<td>16.003</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C11[0][B]</td>
<td style=" background: #97FFFF;">PXLTEXT_7_s4/F</td>
</tr>
<tr>
<td>17.297</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n243_s2/I1</td>
</tr>
<tr>
<td>17.923</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n243_s2/F</td>
</tr>
<tr>
<td>19.232</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[3][A]</td>
<td>PXLBACK_2_s3/I1</td>
</tr>
<tr>
<td>19.857</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C16[3][A]</td>
<td style=" background: #97FFFF;">PXLBACK_2_s3/F</td>
</tr>
<tr>
<td>20.199</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td style=" font-weight:bold;">PXLBACK_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
<tr>
<td>11.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.060, 42.480%; route: 10.455, 55.104%; tC2Q: 0.458, 2.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>11.218</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>n75_s1/I1</td>
</tr>
<tr>
<td>12.250</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>13.708</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][A]</td>
<td>n268_s/I0</td>
</tr>
<tr>
<td>14.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td style=" background: #97FFFF;">n268_s/COUT</td>
</tr>
<tr>
<td>14.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C13[0][B]</td>
<td>n267_s/CIN</td>
</tr>
<tr>
<td>15.316</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][B]</td>
<td style=" background: #97FFFF;">n267_s/SUM</td>
</tr>
<tr>
<td>15.321</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td>n1585_s8/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C13[3][B]</td>
<td style=" background: #97FFFF;">n1585_s8/F</td>
</tr>
<tr>
<td>17.559</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>n1585_s7/I0</td>
</tr>
<tr>
<td>18.381</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">n1585_s7/F</td>
</tr>
<tr>
<td>19.186</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>n1585_s6/I1</td>
</tr>
<tr>
<td>19.812</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n1585_s6/F</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">memaddr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>memaddr_13_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>memaddr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.248, 49.759%; route: 8.879, 47.775%; tC2Q: 0.458, 2.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>h_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">h_count_7_s0/Q</td>
</tr>
<tr>
<td>3.177</td>
<td>1.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[3][B]</td>
<td>n36_s4/I2</td>
</tr>
<tr>
<td>3.979</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C8[3][B]</td>
<td style=" background: #97FFFF;">n36_s4/F</td>
</tr>
<tr>
<td>4.399</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n362_s14/I2</td>
</tr>
<tr>
<td>5.498</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n362_s14/F</td>
</tr>
<tr>
<td>7.277</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>n362_s13/I1</td>
</tr>
<tr>
<td>8.338</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">n362_s13/F</td>
</tr>
<tr>
<td>8.781</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>disp_ena_s2/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">disp_ena_s2/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>n900_s/I0</td>
</tr>
<tr>
<td>11.435</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">n900_s/F</td>
</tr>
<tr>
<td>13.718</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C12[0][B]</td>
<td>n898_s/I1</td>
</tr>
<tr>
<td>14.268</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" background: #97FFFF;">n898_s/COUT</td>
</tr>
<tr>
<td>14.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td>n897_s/CIN</td>
</tr>
<tr>
<td>14.796</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td style=" background: #97FFFF;">n897_s/SUM</td>
</tr>
<tr>
<td>15.215</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td>n1590_s15/I0</td>
</tr>
<tr>
<td>16.314</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[3][A]</td>
<td style=" background: #97FFFF;">n1590_s15/F</td>
</tr>
<tr>
<td>17.119</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td>n1590_s9/I1</td>
</tr>
<tr>
<td>17.941</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[3][B]</td>
<td style=" background: #97FFFF;">n1590_s9/F</td>
</tr>
<tr>
<td>18.745</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>n1590_s7/I3</td>
</tr>
<tr>
<td>19.567</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">n1590_s7/F</td>
</tr>
<tr>
<td>19.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">memaddr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>memaddr_8_s1/CLK</td>
</tr>
<tr>
<td>10.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>memaddr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.914, 48.601%; route: 8.969, 48.900%; tC2Q: 0.458, 2.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHARaddr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>CHARaddr_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">CHARaddr_7_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>n710_s1/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">n710_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">CHARaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>CHARaddr_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>CHARaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>READREGISTER_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_3_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>n119_s0/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">n119_s0/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">READREGISTER_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>READREGISTER_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>READREGISTER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>v_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">v_count_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n25_s3/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n25_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">v_count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>v_count_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>v_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>h_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">h_count_6_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>n9_s3/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">n9_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">h_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>h_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>h_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER2_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>READREGISTER2_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">READREGISTER2_3_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>n140_s0/I3</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">n140_s0/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">READREGISTER2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>READREGISTER2_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>READREGISTER2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>v_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">v_count_0_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>n26_s5/I</td>
</tr>
<tr>
<td>1.740</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">n26_s5/O</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">v_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>v_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>v_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHARaddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHARaddr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>CHARaddr_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_2_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>n1493_s3/I2</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">n1493_s3/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">CHARaddr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>CHARaddr_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>CHARaddr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>READREGISTER2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>READREGISTER2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>READREGISTER2_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">READREGISTER2_0_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>n143_s2/I</td>
</tr>
<tr>
<td>1.923</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td style=" background: #97FFFF;">n143_s2/O</td>
</tr>
<tr>
<td>1.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">READREGISTER2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>READREGISTER2_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>READREGISTER2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>SETUPCHAR_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SETUPCHAR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SETUPCHAR_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_1_s0/Q</td>
</tr>
<tr>
<td>1.368</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>n99_s0/I1</td>
</tr>
<tr>
<td>1.924</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" background: #97FFFF;">n99_s0/F</td>
</tr>
<tr>
<td>1.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SETUPCHAR_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>SETUPCHAR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>v_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">v_count_2_s0/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>n24_s3/I2</td>
</tr>
<tr>
<td>1.925</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">n24_s3/F</td>
</tr>
<tr>
<td>1.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">v_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>v_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>v_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLFOREnx_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>PXLFOREnx_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">PXLFOREnx_1_s1/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n245_s0/I0</td>
</tr>
<tr>
<td>1.966</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n245_s0/F</td>
</tr>
<tr>
<td>1.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">PXLFORE_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>PXLFORE_1_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>PXLFORE_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>PXLBYTEnx_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_0_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">PXLBYTE_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>PXLBYTE_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>PXLBYTE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>PXLBYTEnx_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_3_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td style=" font-weight:bold;">PXLBYTE_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>PXLBYTE_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>PXLBYTE_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>PXLBYTEnx_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_6_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">PXLBYTE_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>PXLBYTE_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>PXLBYTE_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>PXLBYTEnx_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_7_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" font-weight:bold;">PXLBYTE_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>PXLBYTE_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>PXLBYTE_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>PXLTEXTnx_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">PXLTEXTnx_4_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">PXLTEXT_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>PXLTEXT_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>PXLTEXT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>PXLTEXTnx_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td style=" font-weight:bold;">PXLTEXTnx_5_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">PXLTEXT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>PXLTEXT_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>PXLTEXT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td>PXLTEXTnx_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C14[0][A]</td>
<td style=" font-weight:bold;">PXLTEXTnx_6_s0/Q</td>
</tr>
<tr>
<td>1.966</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td style=" font-weight:bold;">PXLTEXT_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>PXLTEXT_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>PXLTEXT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.940</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vidbuf_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>CONFIGREG_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">CONFIGREG_7_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">vidbuf_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>vidbuf_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>vidbuf_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 64.532%; tC2Q: 0.333, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>CONFIGREG_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">CONFIGREG_2_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>n244_s0/I1</td>
</tr>
<tr>
<td>1.971</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">n244_s0/F</td>
</tr>
<tr>
<td>1.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">PXLFORE_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PXLFORE_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>PXLFORE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>v_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[2][B]</td>
<td>v_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C3[2][B]</td>
<td style=" font-weight:bold;">v_count_7_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>n18_s2/I0</td>
</tr>
<tr>
<td>1.973</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" background: #97FFFF;">n18_s2/F</td>
</tr>
<tr>
<td>1.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">v_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>v_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>v_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.403%; route: 0.239, 25.289%; tC2Q: 0.333, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td>PXLBYTEnx_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][B]</td>
<td style=" font-weight:bold;">PXLBYTEnx_1_s0/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" font-weight:bold;">PXLBYTE_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>PXLBYTE_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>PXLBYTE_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>PXLBYTEnx_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_4_s0/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">PXLBYTE_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>PXLBYTE_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>PXLBYTE_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLBYTEnx_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBYTE_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>PXLBYTEnx_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">PXLBYTEnx_5_s0/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">PXLBYTE_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>PXLBYTE_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>PXLBYTE_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>PXLTEXTnx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLTEXT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td>PXLTEXTnx_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][B]</td>
<td style=" font-weight:bold;">PXLTEXTnx_2_s0/Q</td>
</tr>
<tr>
<td>1.984</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" font-weight:bold;">PXLTEXT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>148</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>PXLTEXT_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>PXLTEXT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>v_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>v_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>READREGISTER_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>READREGISTER_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>READREGISTER_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txfontline_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txfontline_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txfontline_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLBACK_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLBACK_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLBACK_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLBACK_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLBACK_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLBACK_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txfontline_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txfontline_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txfontline_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PXLBACK_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>6.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PXLBACK_2_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>148</td>
<td>pixel_clk_d</td>
<td>-9.981</td>
<td>0.262</td>
</tr>
<tr>
<td>49</td>
<td>vidset[1]</td>
<td>-0.747</td>
<td>2.473</td>
</tr>
<tr>
<td>45</td>
<td>vidset[0]</td>
<td>-0.150</td>
<td>2.306</td>
</tr>
<tr>
<td>31</td>
<td>n36_6</td>
<td>-9.910</td>
<td>2.024</td>
</tr>
<tr>
<td>30</td>
<td>n261_39</td>
<td>-2.815</td>
<td>2.000</td>
</tr>
<tr>
<td>28</td>
<td>RSTRT</td>
<td>0.609</td>
<td>2.137</td>
</tr>
<tr>
<td>23</td>
<td>h_count[1]</td>
<td>-9.507</td>
<td>1.826</td>
</tr>
<tr>
<td>18</td>
<td>txfontline_3_8</td>
<td>-9.472</td>
<td>1.501</td>
</tr>
<tr>
<td>18</td>
<td>h_count[2]</td>
<td>-9.020</td>
<td>1.339</td>
</tr>
<tr>
<td>17</td>
<td>n362_22</td>
<td>-9.981</td>
<td>1.333</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C8</td>
<td>61.11%</td>
</tr>
<tr>
<td>R3C7</td>
<td>58.33%</td>
</tr>
<tr>
<td>R3C9</td>
<td>56.94%</td>
</tr>
<tr>
<td>R3C11</td>
<td>55.56%</td>
</tr>
<tr>
<td>R4C4</td>
<td>52.78%</td>
</tr>
<tr>
<td>R5C9</td>
<td>52.78%</td>
</tr>
<tr>
<td>R5C13</td>
<td>51.39%</td>
</tr>
<tr>
<td>R5C3</td>
<td>50.00%</td>
</tr>
<tr>
<td>R4C5</td>
<td>48.61%</td>
</tr>
<tr>
<td>R4C10</td>
<td>48.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
