// Seed: 1284143779
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2 - 1;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input supply0 id_2,
    output uwire id_3,
    input wand id_4,
    input wor id_5,
    inout logic id_6,
    input tri0 id_7,
    input wand id_8,
    output wire id_9,
    output supply0 id_10,
    input tri1 id_11
);
  initial id_1 <= id_6;
  wire id_13;
  or primCall (id_6, id_5, id_4, id_13);
  module_0 modCall_1 (id_13);
  assign modCall_1.id_2 = 0;
endmodule
