#ifndef __BASE_REG_H__
#define __BASE_REG_H__

#define BASE_ADDR_MD2SYS (0xD0000000)
#define BASE_ADDR_C2KSYS (0xD8000000)
#define BASE_ADDR_PSMCUTCM (0x70000000)
#define BASE_ADDR_PSMCUCACHE (0x71000000)
#define BASE_ADDR_L1MCUTCM (0x72000000)
#define BASE_ADDR_L1MCUCACHE (0x73000000)
#define BASE_ADDR_SYSRAM (0x74000000)
#define BASE_ADDR_APMCU_GIC (0xC0300000)
#define BASE_ADDR_APMCUAPB (0xC0300000)
#define BASE_ADDR_APMCU_MISC (0x90000000)
#define BASE_ADDR_APMCU_MBIST (0x90100000)
#define BASE_ADDR_APMCUBUSMON (0x90200000)
#define BASE_ADDR_USB20_MAC (0x91000000)
#define BASE_ADDR_MSDC_0 (0x91200000)
#define BASE_ADDR_SPI_AHB (0x91300000)
#define BASE_ADDR_SPI_SF (0x91340000)
#define BASE_ADDR_APINFRA_APB_1 (0x91400000)
#define BASE_ADDR_APINFRA_APB_2 (0x91500000)
#define BASE_ADDR_MSDC_1 (0x91600000)
#define BASE_ADDR_MSDC_C2K (0x91700000)
#define BASE_ADDR_MEMAPB (0x93000000)
#define BASE_ADDR_USB20_PHY (0x93100000)
#define BASE_ADDR_U3PHY0 (0x93300000)
#define BASE_ADDR_U3PHY1 (0x93400000)
#define BASE_ADDR_APPERI_APB_1 (0x93500000)
#define BASE_ADDR_APPERI_APB_2 (0x93600000)
#define BASE_ADDR_APPERI_APB_3 (0x93700000)
#define BASE_ADDR_U3MAC0 (0x93800000)
#define BASE_ADDR_U3MAC1 (0x93900000)
#define BASE_ADDR_NFI_MD (0x91400000)
#define BASE_ADDR_NFI_AP (0x91410000)
#define BASE_ADDR_APGDMA (0x91430000)
#define BASE_ADDR_PFC_EN (0x91440000)
#define BASE_ADDR_PFC_DE (0x91444000)
#define BASE_ADDR_PFC_MISC (0x91448000)
#define BASE_ADDR_HIF (0x91450000)
#define BASE_ADDR_APBUSMON (0x91460000)
#define BASE_ADDR_APUART1 (0x91470000)
#define BASE_ADDR_APUART2 (0x91480000)
#define BASE_ADDR_APCLDMAIN (0x91490000)
#define BASE_ADDR_APCLDMAOUT (0x91490200)
#define BASE_ADDR_APCLDMAMISC (0x91490400)
#define BASE_ADDR_MDCLDMAIN (0x914A0000)
#define BASE_ADDR_MDCLDMAOUT (0x914A0200)
#define BASE_ADDR_MDCLDMAMISC (0x914A0400)
#define BASE_ADDR_APINFRA_MBIST (0x914B0000)
#define BASE_ADDR_TRNG (0x914C0000)
#define BASE_ADDR_THERM_CTRL (0x914D0000)
#define BASE_ADDR_APSYS_MBIST (0x914E0000)
#define BASE_ADDR_PCCIF0_AP (0x91500000)
#define BASE_ADDR_PCCIF0_MD (0x91510000)
#define BASE_ADDR_PCCIF1_AP (0x91520000)
#define BASE_ADDR_PCCIF1_MD (0x91530000)
#define BASE_ADDR_PCCIF2_AP (0x91540000)
#define BASE_ADDR_PCCIF2_MD (0x91550000)
#define BASE_ADDR_PCCIF3_AP (0x91560000)
#define BASE_ADDR_PCCIF3_MD (0x91570000)
#define BASE_ADDR_EMI (0x93000000)
#define BASE_ADDR_DRAMC (0x93010000)
#define BASE_ADDR_DDRPHY (0x93020000)
#define BASE_ADDR_SRAMROM (0x93030000)
#define BASE_ADDR_MEMSYSCORE_MISC (0x93040000)
#define BASE_ADDR_MEMSYSAOREG_MISC (0x93080000)
#define BASE_ADDR_NFI_AO (0x93500000)
#define BASE_ADDR_NLI_ARB (0x93510000)
#define BASE_ADDR_APUART0 (0x93520000)
#define BASE_ADDR_APLED (0x93530000)
#define BASE_ADDR_SEJ (0x93540000)
#define BASE_ADDR_APCLDMAIN_AO (0x93550800)
#define BASE_ADDR_APCLDMAOUT_AO (0x93550A00)
#define BASE_ADDR_APCLDMAMISC_AO (0x93550C00)
#define BASE_ADDR_MDCLDMAIN_AO (0x93560800)
#define BASE_ADDR_MDCLDMAOUT_AO (0x93560A00)
#define BASE_ADDR_MDCLDMAMISC_AO (0x93560C00)
#define BASE_ADDR_APGPTM (0x93570000)
#define BASE_ADDR_SDIO (0x93580000)
#define BASE_ADDR_PMIC_BSI (0x93590000)
#define BASE_ADDR_RTC (0x935A0000)
#define BASE_ADDR_AP_GPIOMUX (0x70005000)
#define BASE_ADDR_APCFGCTL (0x93620000)
#define BASE_ADDR_APOSTIMER (0x93630000)
#define BASE_ADDR_APTOPSM (0x93640000)
#define BASE_ADDR_APMISC (0x93650000)
#define BASE_ADDR_APDBGMON (0x93660000)
#define BASE_ADDR_APRGU (0x93670000)
#define BASE_ADDR_APTZCTL (0x93680000)
#define BASE_ADDR_APSYS_CLKCTL (0x93690000)
#define BASE_ADDR_APDBGSYS (0x936C0000)
#define BASE_ADDR_APCTI (0x936E8000)
#define BASE_ADDR_EFUSE (0x93700000)
#define BASE_ADDR_IOMUX0 (0x93710000)
#define BASE_ADDR_IOMUX1 (0x93720000)
#define BASE_ADDR_IOMUX2 (0x93730000)
#define BASE_ADDR_AP_PLLMIXED (0x93740000)
#define BASE_ADDR_AP_CLKSW (0x93750000)
#define BASE_ADDR_TSTCTL (0x93760000)
#define BASE_ADDR_TOPDBGMON (0x93770000)
#define BASE_ADDR_AUXADC (0x93780000)
#define BASE_ADDR_TOPMBIST (0x93790000)
#define BASE_ADDR_GLBCON_CLKCTL (0x937A0000)
#define BASE_MADDR_APMCU_MISC (0xC0000000)
#define BASE_MADDR_APMCU_MBIST (0xC0100000)
#define BASE_MADDR_APMCUBUSMON (0xC0200000)
#define BASE_MADDR_APMCU_GIC (0xC0300000)
#define BASE_MADDR_APMCUAPB (0xC0300000)
#define BASE_MADDR_USB20_MAC (0xC1000000)
#define BASE_MADDR_MSDC_0 (0xC1200000)
#define BASE_MADDR_SPI_AHB (0xC1300000)
#define BASE_MADDR_SPI_SF (0xC1340000)
#define BASE_MADDR_APINFRA_APB_1 (0xC1400000)
#define BASE_MADDR_APINFRA_APB_2 (0xC1500000)
#define BASE_MADDR_MSDC_1 (0xC1600000)
#define BASE_MADDR_MSDC_C2K (0xC1700000)
#define BASE_MADDR_MEMAPB (0xC3000000)
#define BASE_MADDR_USB20_PHY (0xC3100000)
#define BASE_MADDR_U3PHY0 (0xC3300000)
#define BASE_MADDR_U3PHY1 (0xC3400000)
#define BASE_MADDR_APPERI_APB_1 (0xC3500000)
#define BASE_MADDR_APPERI_APB_2 (0xC3600000)
#define BASE_MADDR_APPERI_APB_3 (0xC3700000)
#define BASE_MADDR_U3MAC0 (0xC3800000)
#define BASE_MADDR_U3MAC1 (0xC3900000)
#define BASE_MADDR_NFI_MD (0xC1400000)
#define BASE_MADDR_NFI_AP (0xC1410000)
#define BASE_MADDR_IPSEC (0xC1420000)
#define BASE_MADDR_APGDMA (0xC1430000)
#define BASE_MADDR_PFC_EN (0xC1440000)
#define BASE_MADDR_PFC_DE (0xC1444000)
#define BASE_MADDR_PFC_MISC (0xC1448000)
#define BASE_MADDR_HIF (0xC1450000)
#define BASE_MADDR_APBUSMON (0xC1460000)
#define BASE_MADDR_APUART1 (0xC1470000)
#define BASE_MADDR_APUART2 (0xC1480000)
#define BASE_MADDR_APCLDMAIN (0xC1490000)
#define BASE_MADDR_APCLDMAOUT (0xC1490200)
#define BASE_MADDR_APCLDMAMISC (0xC1490400)
#define BASE_MADDR_MDCLDMAIN (0xC14A0000)
#define BASE_MADDR_MDCLDMAOUT (0xC14A0200)
#define BASE_MADDR_MDCLDMAMISC (0xC14A0400)
#define BASE_MADDR_APINFRA_MBIST (0xC14B0000)
#define BASE_MADDR_TRNG (0xC14C0000)
#define BASE_MADDR_THERM_CTRL (0xC14D0000)
#define BASE_MADDR_APSYS_MBIST (0xC14E0000)
#define BASE_MADDR_PCCIF0_AP (0xC1500000)
#define BASE_MADDR_PCCIF0_MD (0xC1510000)
#define BASE_MADDR_PCCIF1_AP (0xC1520000)
#define BASE_MADDR_PCCIF1_MD (0xC1530000)
#define BASE_MADDR_PCCIF2_AP (0xC1540000)
#define BASE_MADDR_PCCIF2_MD (0xC1550000)
#define BASE_MADDR_PCCIF3_AP (0xC1560000)
#define BASE_MADDR_PCCIF3_MD (0xC1570000)
#define BASE_MADDR_EMI (0xC3000000)
#define BASE_MADDR_DRAMC (0xC3010000)
#define BASE_MADDR_DDRPHY (0xC3020000)
#define BASE_MADDR_SRAMROM (0xC3030000)
#define BASE_MADDR_MEMSYSCORE_MISC (0xC3040000)
#define BASE_MADDR_MEMSYSAOREG_MISC (0xC3080000)
#define BASE_MADDR_NFI_AO (0xC3500000)
#define BASE_MADDR_NLI_ARB (0xC3510000)
#define BASE_MADDR_APUART0 (0xC3520000)
#define BASE_MADDR_APLED (0xC3530000)
#define BASE_MADDR_SEJ (0xC3540000)
#define BASE_MADDR_APCLDMAIN_AO (0xC3550800)
#define BASE_MADDR_APCLDMAOUT_AO (0xC3550A00)
#define BASE_MADDR_APCLDMAMISC_AO (0xC3550C00)
#define BASE_MADDR_MDCLDMAIN_AO (0xC3560800)
#define BASE_MADDR_MDCLDMAOUT_AO (0xC3560A00)
#define BASE_MADDR_MDCLDMAMISC_AO (0xC3560C00)
#define BASE_MADDR_APGPTM (0xC3570000)
#define BASE_MADDR_SDIO (0xC3580000)
#define BASE_MADDR_PMIC_BSI (0xC3590000)
#define BASE_MADDR_RTC (0xC35A0000)
#define BASE_MADDR_AP_GPIOMUX (0x90005000)
#define BASE_MADDR_APCFGCTL (0xC3620000)
#define BASE_MADDR_APOSTIMER (0xC3630000)
#define BASE_MADDR_APTOPSM (0xC3640000)
#define BASE_MADDR_APMISC (0xC3650000)
#define BASE_MADDR_APDBGMON (0xC3660000)
#define BASE_MADDR_APRGU (0xC3670000)
#define BASE_MADDR_APTZCTL (0xC3680000)
#define BASE_MADDR_APSYS_CLKCTL (0xC3690000)
#define BASE_MADDR_APDBGSYS (0xC36C0000)
#define BASE_MADDR_APCTI (0xC36E8000)
#define BASE_MADDR_EFUSE (0xC3700000)
#define BASE_MADDR_IOMUX0 (0xC3710000)
#define BASE_MADDR_IOMUX1 (0xC3720000)
#define BASE_MADDR_IOMUX2 (0xC3730000)
#define BASE_MADDR_AP_PLLMIXED (0xC3740000)
#define BASE_MADDR_AP_CLKSW (0xC3750000)
#define BASE_MADDR_TSTCTL (0xC3760000)
#define BASE_MADDR_TOPDBGMON (0xC3770000)
#define BASE_MADDR_AUXADC (0xC3780000)
#define BASE_MADDR_TOPMBIST (0xC3790000)
#define BASE_MADDR_GLBCON_CLKCTL (0xC37A0000)
#define BASE_MADDR_MDCFGCTL (0xF0000000)
#define BASE_MADDR_MDUART0 (0xF0010000)
#define BASE_MADDR_MDGDMA (0xF0020000)
#define BASE_MADDR_MDGPTM (0xF0030000)
#define BASE_MADDR_USIM1 (0xF0040000)
#define BASE_MADDR_USIM2 (0xF0050000)
#define BASE_MADDR_MDPERIMISC (0xF0060000)
#define BASE_MADDR_MDCIRQ (0xF0070000)
#define BASE_MADDR_DBGSYS_1 (0xF0080000)
#define BASE_MADDR_MDCTI (0xF0088000)
#define BASE_MADDR_DBGSYS_2 (0xF0090000)
#define BASE_MADDR_MDPERI_MBIST (0xF00A0000)
#define BASE_MADDR_MDDBGMON (0xF00B0000)
#define BASE_MADDR_MDPERI_CLKCTL (0xF00C0000)
#define BASE_MADDR_MDTOPSM (0xF00D0000)
#define BASE_MADDR_MDOSTIMER (0xF00E0000)
#define BASE_MADDR_MDRGU (0xF00F0000)
#define BASE_MADDR_I2C (0xF0100000)
#define BASE_MADDR_MDEINT (0xF0110000)
#define BASE_MADDR_MDSYS_CLKCTL (0xF0120000)
#define BASE_MADDR_MD_GLBCON_TOP_DCM (0xF0130000)
#define BASE_MADDR_MDTOP_PLLMIXED (0xF0140000)
#define BASE_MADDR_MDTOP_CLKSW (0xF0150000)
#define BASE_MADDR_ARM7_OSTIMER (0xF0160000)
#define BASE_MADDR_PS2ARM7_PCCIF (0xF0180000)
#define BASE_MADDR_ARM72PS_PCCIF (0xF0190000)
#define BASE_MADDR_PSMCU_MISC_REG (0xF0200000)
#define BASE_MADDR_PSMCU_BUSMON (0xF0210000)
#define BASE_MADDR_PSMCU_ETM_PCMON (0xF0220000)
#define BASE_MADDR_MDCAIF_PSEL (0xF0230000)
#define BASE_MADDR_PSMCUSYS_MBISTG (0xF0240000)
#define BASE_MADDR_ELM_TOPRESERVED (0xF0250000)
#define BASE_MADDR_MDADOE (0xF0300000)
#define BASE_MADDR_MDABM (0xF0260000)
#define BASE_ADDR_IPSEC (0xF0310000)
#define BASE_MADDR_MDINFRABUSMON (0xF0320000)
#define BASE_MADDR_MDUART1 (0xF0330000)
#define BASE_MADDR_MDUART2 (0xF0340000)
#define BASE_MADDR_MDINFRASYS_MBIST_CFG (0xF0350000)
#define BASE_MADDR_MDSYS_MBIST_CFG (0xF0360000)
#define BASE_MADDR_CA7MDM (0xF0370000)
#define BASE_MADDR_L1MDM (0xF0380000)
#define BASE_MADDR_MDM (0xF0390000)
#define BASE_MADDR_BUSREC (0xF03C0000)
#define BASE_MADDR_LTEL2SYS (0xF0800000)
#define BASE_MADDR_L2ULSBDMA (0xF0800000)
#define BASE_MADDR_L2ULHBDMA (0xF0810000)
#define BASE_MADDR_L2DLSBDMA (0xF0820000)
#define BASE_MADDR_L2DLHBDMA (0xF0830000)
#define BASE_MADDR_L2MBIST (0xF0840000)
#define BASE_MADDR_L2PSEUPHY (0xF0850000)
#define BASE_MADDR_L2HWLOG (0xF0858000)
#define BASE_MADDR_L2SOINDMA (0xF0860000)
#define BASE_MADDR_L2SOOUTDMA (0xF0870000)
#define BASE_MADDR_L2ULLMAC (0xF0880000)
#define BASE_MADDR_L2DLLMAC (0xF0890000)
#define BASE_MADDR_L2CALMAC (0xF0898000)
#define BASE_MADDR_L2ULFIFOMNG (0xF08A0000)
#define BASE_MADDR_L2DLFIFOMNG (0xF08A4000)
#define BASE_MADDR_L2SOFIFOMNG (0xF08A8000)
#define BASE_MADDR_L2SEC (0xF08B0000)
#define BASE_MADDR_L2ULSECCTL (0xF08B4000)
#define BASE_MADDR_L2DLSECCTL (0xF08B8000)
#define BASE_MADDR_L2SOSECCTL (0xF08BC000)
#define BASE_MADDR_L2MISC (0xF08C0000)
#define BASE_MADDR_L2DBGMON (0xF08D0000)
#define BASE_MADDR_L2ULBUFMNG (0xF08E0000)
#define BASE_MADDR_L2DLBUFMNG (0xF08F0000)
#define BASE_MADDR_MD_PTP_THERM_CTRL (0xF6140000)
#define BASE_MADDR_HSPAL2 (0xF0900000)
#define BASE_MADDR_PSPERI (0xF0A00000)
#define BASE_MADDR_FMATOP (0xF1000000)
#define BASE_ADDR_MDCFGCTL (0x80000000)
#define BASE_ADDR_MDUART0 (0x80010000)
#define BASE_ADDR_MDGDMA (0x80020000)
#define BASE_ADDR_MDGPTM (0x80030000)
#define BASE_ADDR_USIM1 (0x80040000)
#define BASE_ADDR_USIM2 (0x80050000)
#define BASE_ADDR_MDPERIMISC (0x80060000)
#define BASE_ADDR_MDCIRQ (0x80070000)
#define BASE_ADDR_DBGSYS_1 (0x80080000)
#define BASE_ADDR_MDCTI (0x80088000)
#define BASE_ADDR_DBGSYS_2 (0x80090000)
#define BASE_ADDR_MDPERI_MBIST (0x800A0000)
#define BASE_ADDR_MDDBGMON (0x800B0000)
#define BASE_ADDR_MDPERI_CLKCTL (0x800C0000)
#define BASE_ADDR_MDTOPSM (0x800D0000)
#define BASE_ADDR_MDOSTIMER (0x800E0000)
#define BASE_ADDR_MDRGU (0x800F0000)
#define BASE_ADDR_I2C (0x80100000)
#define BASE_ADDR_MDEINT (0x80110000)
#define BASE_ADDR_MDSYS_CLKCTL (0x80120000)
#define BASE_ADDR_MD_GLBCON_TOP_DCM (0x80130000)
#define BASE_ADDR_MDTOP_PLLMIXED (0x80140000)
#define BASE_ADDR_MDTOP_CLKSW (0x80150000)
#define BASE_ADDR_ARM7_OSTIMER (0x80160000)
#define BASE_ADDR_PSMCU_MISC_REG (0x80200000)
#define BASE_ADDR_PSMCU_BUSMON (0x80210000)
#define BASE_ADDR_PSMCU_ETM_PCMON (0x80220000)
#define BASE_ADDR_MDCAIF_PSEL (0x80230000)
#define BASE_ADDR_PSMCUSYS_MBISTG (0x80240000)
#define BASE_ADDR_ELM_TOPRESERVED (0x80250000)
#define BASE_ADDR_MDADOE (0x80300000)
#define BASE_ADDR_MDABM (0x80260000)
#define BASE_ADDR_MDINFRABUSMON (0x80320000)
#define BASE_ADDR_MDUART1 (0x80330000)
#define BASE_ADDR_MDUART2 (0x80340000)
#define BASE_ADDR_MDINFRASYS_MBIST_CFG (0x80350000)
#define BASE_ADDR_MDSYS_MBIST_CFG (0x80360000)
#define BASE_ADDR_CA7MDM (0x80370000)
#define BASE_ADDR_L1MDM (0x80380000)
#define BASE_ADDR_MDM (0x80390000)
#define BASE_ADDR_BUSREC (0x803C0000)
#define BASE_ADDR_LTEL2SYS (0x80800000)
#define BASE_ADDR_L2ULSBDMA (0x80800000)
#define BASE_ADDR_L2ULHBDMA (0x80810000)
#define BASE_ADDR_L2DLSBDMA (0x80820000)
#define BASE_ADDR_L2DLHBDMA (0x80830000)
#define BASE_ADDR_L2MBIST (0x80840000)
#define BASE_ADDR_L2PSEUPHY (0x80850000)
#define BASE_ADDR_L2HWLOG (0x80858000)
#define BASE_ADDR_L2SOINDMA (0x80860000)
#define BASE_ADDR_L2SOOUTDMA (0x80870000)
#define BASE_ADDR_L2ULLMAC (0x80880000)
#define BASE_ADDR_L2DLLMAC (0x80890000)
#define BASE_ADDR_L2CALMAC (0x80898000)
#define BASE_ADDR_L2ULFIFOMNG (0x808A0000)
#define BASE_ADDR_L2DLFIFOMNG (0x808A4000)
#define BASE_ADDR_L2SOFIFOMNG (0x808A8000)
#define BASE_ADDR_L2SEC (0x808B0000)
#define BASE_ADDR_L2ULSECCTL (0x808B4000)
#define BASE_ADDR_L2DLSECCTL (0x808B8000)
#define BASE_ADDR_L2SOSECCTL (0x808BC000)
#define BASE_ADDR_L2MISC (0x808C0000)
#define BASE_ADDR_L2DBGMON (0x808D0000)
#define BASE_ADDR_L2ULBUFMNG (0x808E0000)
#define BASE_ADDR_L2DLBUFMNG (0x808F0000)
#define BASE_ADDR_HSPAL2 (0x80900000)
#define BASE_ADDR_PSPERI (0x80A00000)
#define BASE_ADDR_FMATOP (0x81000000)
#define BASE_NADDR_MDCFGCTL (0x60000000)
#define BASE_NADDR_MDUART0 (0x60010000)
#define BASE_NADDR_MDGDMA (0x60020000)
#define BASE_NADDR_MDGPTM (0x60030000)
#define BASE_NADDR_USIM1 (0x60040000)
#define BASE_NADDR_USIM2 (0x60050000)
#define BASE_NADDR_MDPERIMISC (0x60060000)
#define BASE_NADDR_MDCIRQ (0x60070000)
#define BASE_NADDR_DBGSYS_1 (0x60080000)
#define BASE_NADDR_MDCTI (0x60088000)
#define BASE_NADDR_DBGSYS_2 (0x60090000)
#define BASE_NADDR_MDPERI_MBIST (0x600A0000)
#define BASE_NADDR_MDDBGMON (0x600B0000)
#define BASE_NADDR_MDPERI_CLKCTL (0x600C0000)
#define BASE_NADDR_MDTOPSM (0x600D0000)
#define BASE_NADDR_MDOSTIMER (0x600E0000)
#define BASE_NADDR_MDRGU (0x600F0000)
#define BASE_NADDR_I2C (0x60100000)
#define BASE_NADDR_MDEINT (0x60110000)
#define BASE_NADDR_MDSYS_CLKCTL (0x60120000)
#define BASE_NADDR_MD_GLBCON_TOP_DCM (0x60130000)
#define BASE_NADDR_MDTOP_PLLMIXED (0x60140000)
#define BASE_NADDR_MDTOP_CLKSW (0x60150000)
#define BASE_NADDR_ARM7_OSTIMER (0x60160000)
#define BASE_NADDR_PSMCU_MISC_REG (0x60200000)
#define BASE_NADDR_PSMCU_BUSMON (0x60210000)
#define BASE_NADDR_PSMCU_ETM_PCMON (0x60220000)
#define BASE_NADDR_MDCAIF_PSEL (0x60230000)
#define BASE_NADDR_PSMCUSYS_MBISTG (0x60240000)
#define BASE_NADDR_ELM_TOPRESERVED (0x60250000)
#define BASE_NADDR_MDADOE (0x60300000)
#define BASE_NADDR_MDABM (0x60260000)
#define BASE_NADDR_MDINFRABUSMON (0x60320000)
#define BASE_NADDR_MDUART1 (0x60330000)
#define BASE_NADDR_MDUART2 (0x60340000)
#define BASE_NADDR_MDINFRASYS_MBIST_CFG (0x60350000)
#define BASE_NADDR_MDSYS_MBIST_CFG (0x60360000)
#define BASE_NADDR_CA7MDM (0x60370000)
#define BASE_NADDR_L1MDM (0x60380000)
#define BASE_NADDR_MDM (0x60390000)
#define BASE_NADDR_BUSREC (0x603C0000)
#define BASE_NADDR_LTEL2SYS (0x60800000)
#define BASE_NADDR_L2ULSBDMA (0x60800000)
#define BASE_NADDR_L2ULHBDMA (0x60810000)
#define BASE_NADDR_L2DLSBDMA (0x60820000)
#define BASE_NADDR_L2DLHBDMA (0x60830000)
#define BASE_NADDR_L2MBIST (0x60840000)
#define BASE_NADDR_L2PSEUPHY (0x60850000)
#define BASE_NADDR_L2HWLOG (0x60858000)
#define BASE_NADDR_L2SOINDMA (0x60860000)
#define BASE_NADDR_L2SOOUTDMA (0x60870000)
#define BASE_NADDR_L2ULLMAC (0x60880000)
#define BASE_NADDR_L2DLLMAC (0x60890000)
#define BASE_NADDR_L2CALMAC (0x60898000)
#define BASE_NADDR_L2ULFIFOMNG (0x608A0000)
#define BASE_NADDR_L2DLFIFOMNG (0x608A4000)
#define BASE_NADDR_L2SOFIFOMNG (0x608A8000)
#define BASE_NADDR_L2SEC (0x608B0000)
#define BASE_NADDR_L2ULSECCTL (0x608B4000)
#define BASE_NADDR_L2DLSECCTL (0x608B8000)
#define BASE_NADDR_L2SOSECCTL (0x608BC000)
#define BASE_NADDR_L2MISC (0x608C0000)
#define BASE_NADDR_L2DBGMON (0x608D0000)
#define BASE_NADDR_L2ULBUFMNG (0x608E0000)
#define BASE_NADDR_L2DLBUFMNG (0x608F0000)
#define BASE_NADDR_HSPAL2 (0x60900000)
#define BASE_NADDR_PSPERI (0x60A00000)
#define BASE_NADDR_FMATOP (0x61000000)
#define BASE_ADDR_SPI (0x50000000)
#define BASE_ADDR_CS_BEGIN (0xFC800000)
#define BASE_ADDR_CS_END (0xFCFFFFFF)
#define BASE_ADDR_CS_DBGMON (0xFCF00000)
#define BASE_ADDR_CS_DMATEST (0xFCF01000)
#define BASE_ADDR_CS_OFFCKCTL (0xFCF02000)
#define BASE_ADDR_CS_OFFRSTCTL (0xFCF03000)
#define BASE_ADDR_CS_MBIST_CFG (0xFCF04000)
#define BASE_ADDR_CS_DELSEL_CFG (0xFCF05000)
#define BASE_ADDR_CS_REPAIR_CFG (0xFCF06000)
#define BASE_ADDR_CS_SRAMCTL_CFG (0xFCF07000)
#define BASE_ADDR_CS_MISC_CFG (0xFCF08000)
#define BASE_ADDR_CS_BUSCBIP_CFG (0xFCF09000)
#define BASE_ADDR_CS_ROM_CFG (0xFCF0A000)
#define BASE_ADDR_CS_L1CCS (0xFCF0B000)
#define BASE_ADDR_MMU_BEGIN (0xFE000000)
#define BASE_ADDR_MMU_END (0xFE7FFFFF)
#define BASE_ADDR_MMU_DBGMON (0xFE700000)
#define BASE_ADDR_MMU_DMATEST (0xFE701000)
#define BASE_ADDR_MMU_OFFCKCTL (0xFE702000)
#define BASE_ADDR_MMU_OFFRSTCTL (0xFE703000)
#define BASE_ADDR_MMU_MBIST_CFG (0xFE704000)
#define BASE_ADDR_MMU_DELSEL_CFG (0xFE705000)
#define BASE_ADDR_MMU_REPAIR_CFG (0xFE706000)
#define BASE_ADDR_MMU_SRAMCTL_CFG (0xFE707000)
#define BASE_ADDR_MMU_MISC_CFG (0xFE708000)
#define BASE_ADDR_MMU_BUSCBIP_CFG (0xFE709000)
#define BASE_ADDR_MMU_ROM_CFG (0xFE70A000)
#define BASE_ADDR_MMU_MMU (0xFE70B000)
#define BASE_ADDR_MMU_MMUCKCTL (0xFE70C000)
#define BASE_ADDR_MPC_BEGIN (0xFD000000)
#define BASE_ADDR_MPC_END (0xFD7F0000)
#define BASE_ADDR_MPC_DSPPM (0xFD000000)
#define BASE_ADDR_MPC_DSPICM (0xFD400000)
#define BASE_ADDR_MPC_C2CRF (0xFD600000)
#define BASE_ADDR_MPC_L1CSIF (0xFD680000)
#define BASE_ADDR_MPC_DBGMON (0xFD700000)
#define BASE_ADDR_MPC_DMATEST (0xFD701000)
#define BASE_ADDR_MPC_OFFCKCTL (0xFD702000)
#define BASE_ADDR_MPC_OFFRSTCTL (0xFD703000)
#define BASE_ADDR_MPC_MBIST_CFG (0xFD704000)
#define BASE_ADDR_MPC_DELSEL_CFG (0xFD705000)
#define BASE_ADDR_MPC_REPAIR_CFG (0xFD706000)
#define BASE_ADDR_MPC_SRAMCTL_CFG (0xFD707000)
#define BASE_ADDR_MPC_MISC_CFG (0xFD708000)
#define BASE_ADDR_MPC_BUSCBIP_CFG (0xFD709000)
#define BASE_ADDR_MPC_ROM_CFG (0xFD70A000)
#define BASE_ADDR_MPC_DSPBT (0xFD70B000)
#define BASE_ADDR_MPC_DSPMASCTRL (0xFD70C000)
#define BASE_ADDR_MPC_DSPDMAIF (0xFD70D000)
#define BASE_ADDR_MPC_RXTDB_MPC (0xFD70E000)
#define BASE_ADDR_IMC_BEGIN (0xFD800000)
#define BASE_ADDR_IMC_END (0xFDFF0000)
#define BASE_ADDR_IMC_DSPPM (0xFD800000)
#define BASE_ADDR_IMC_DSPICM (0xFDC00000)
#define BASE_ADDR_IMC_C2CRF (0xFDE00000)
#define BASE_ADDR_IMC_L1CSIF (0xFDE80000)
#define BASE_ADDR_IMC_DBGMON (0xFDF00000)
#define BASE_ADDR_IMC_DMATEST (0xFDF01000)
#define BASE_ADDR_IMC_OFFCKCTL (0xFDF02000)
#define BASE_ADDR_IMC_OFFRSTCTL (0xFDF03000)
#define BASE_ADDR_IMC_MBIST_CFG (0xFDF04000)
#define BASE_ADDR_IMC_DELSEL_CFG (0xFDF05000)
#define BASE_ADDR_IMC_REPAIR_CFG (0xFDF06000)
#define BASE_ADDR_IMC_SRAMCTL_CFG (0xFDF07000)
#define BASE_ADDR_IMC_MISC_CFG (0xFDF08000)
#define BASE_ADDR_IMC_BUSCBIP_CFG (0xFDF09000)
#define BASE_ADDR_IMC_ROM_CFG (0xFDF0A000)
#define BASE_ADDR_IMC_DSPBT (0xFDF0B000)
#define BASE_ADDR_IMC_DSPMASCTRL (0xFDF0C000)
#define BASE_ADDR_IMC_DSPDMAIF (0xFDF0D000)
#define BASE_ADDR_IMC_RXTDB_CR4 (0xFDF0E000)
#define BASE_ADDR_ICC_BEGIN (0xFE800000)
#define BASE_ADDR_ICC_END (0xFEFF0000)
#define BASE_ADDR_ICC_DSPPM (0xFE800000)
#define BASE_ADDR_ICC_DSPICM (0xFEC00000)
#define BASE_ADDR_ICC_C2CRF (0xFEE00000)
#define BASE_ADDR_ICC_L1CSIF (0xFEE80000)
#define BASE_ADDR_ICC_DBGMON (0xFEF00000)
#define BASE_ADDR_ICC_DMATEST (0xFEF01000)
#define BASE_ADDR_ICC_OFFCKCTL (0xFEF02000)
#define BASE_ADDR_ICC_OFFRSTCTL (0xFEF03000)
#define BASE_ADDR_ICC_MBIST_CFG (0xFEF04000)
#define BASE_ADDR_ICC_DELSEL_CFG (0xFEF05000)
#define BASE_ADDR_ICC_REPAIR_CFG (0xFEF06000)
#define BASE_ADDR_ICC_SRAMCTL_CFG (0xFEF07000)
#define BASE_ADDR_ICC_MISC_CFG (0xFEF08000)
#define BASE_ADDR_ICC_BUSCBIP_CFG (0xFEF09000)
#define BASE_ADDR_ICC_ROM_CFG (0xFEF0A000)
#define BASE_ADDR_ICC_DSPBT (0xFEF0B000)
#define BASE_ADDR_ICC_DSPMASCTRL (0xFEF0C000)
#define BASE_ADDR_ICC_DSPDMAIF (0xFEF0D000)
#define BASE_MADDR_C2K_L1_CCIRQ  (0xC0213400)
#define BASE_MADDR_C2K_PS_CCIRQ  (0xC0213000)

#if defined(PSCORE)
#define BASE_ADDR_MDTCM             0x70000000
#define BASE_ADDR_MDTCM_BACKDOOR    0x70000000
#define BASE_ADDR_L1TCM_BACKDOOR    0x72000000
#define BASE_ADDR_L1CORE_L2SRAM     0x75000000
#elif defined(L1CORE)
#define BASE_ADDR_MDTCM             0x00000000
#define BASE_ADDR_MDTCM_BACKDOOR    0x72000000
#define BASE_ADDR_PSTCM_BACKDOOR    0x70000000
#define BASE_ADDR_L1CORE_L2SRAM     0x75000000
#else
//For CA7 compile
#define BASE_ADDR_MDTCM             0xdeaddead
#define BASE_ADDR_MDTCM_BACKDOOR    0xdeaddead
#endif

//ARM7 register
#define BASE_ADDR_ARM7WDT (0xF0400000)
#define BASE_ADDR_ARM7TCM (0xE1000000)
#define BASE_ADDR_ARM7OST (0xF0160000)
#define BASE_ADDR_ARM7CIRQ (0xF0420000)
#define BASE_ADDR_ARM7MISC (0xF0430000)
#define BASE_ADDR_ARM7CCIF (0xe0030000)
#define BASE_ADDR_ARM7MBIST (0xF0410000)
#define BASE_ADDR_ARM7CACHE (0xefff0000)
#define BASE_ADDR_ARM7CACHE_MPU (0xefff1000)
#define BASE_ADDR_ARM7CACHE_MCU (0xefff1020)


#define BASE_ADDR_APRSTCTL    BASE_ADDR_APRGU
#define BASE_ADDR_MDRSTCTL    BASE_ADDR_MDRGU
#define BASE_MADDR_MDRSTCTL   BASE_MADDR_MDRGU
#define BASE_NADDR_MDRSTCTL   BASE_NADDR_MDRGU
#define BASE_ADDR_MDCLKCTL    BASE_ADDR_MD_GLBCON_TOP_DCM
#define BASE_MADDR_MDCLKCTL   BASE_MADDR_MD_GLBCON_TOP_DCM
#define BASE_NADDR_MDCLKCTL   BASE_NADDR_MD_GLBCON_TOP_DCM
#define BASE_ADDR_MDPCMON     BASE_ADDR_PSMCU_ETM_PCMON
#define BASE_MADDR_MDPCMON    BASE_MADDR_PSMCU_ETM_PCMON
#define BASE_NADDR_MDPCMON    BASE_NADDR_PSMCU_ETM_PCMON
#define BASE_ADDR_MDCFGAPB    BASE_ADDR_MDCFGCTL
#define BASE_MADDR_MDCFGAPB   BASE_MADDR_MDCFGCTL
#define BASE_NADDR_MDCFGAPB   BASE_NADDR_MDCFGCTL
#define BASE_ADDR_MDCONFIG    BASE_ADDR_MDCFGCTL
#define BASE_MADDR_MDCONFIG   BASE_MADDR_MDCFGCTL
#define BASE_NADDR_MDCONFIG   BASE_NADDR_MDCFGCTL

#define BASE_ADDR_EMIARB      BASE_ADDR_EMI
#define BASE_MADDR_EMIARB     BASE_MADDR_EMI

#define BASE_ADDR_MDUART      BASE_ADDR_MDUART0
#define BASE_ADDR_UART0       BASE_ADDR_MDUART1
#define BASE_ADDR_APUART      BASE_ADDR_APUART0
#define BASE_ADDR_UART1       BASE_ADDR_MDUART2
#define BASE_ADDR_ALC         0


#define BASE_ADDR_MDMCUMISC   BASE_ADDR_PSMCU_MISC_REG
#define BASE_MADDR_MDMCUMISC  BASE_MADDR_PSMCU_MISC_REG
#define BASE_NADDR_MDMCUMISC  BASE_NADDR_PSMCU_MISC_REG


//#if defined(L1CORE)

#define L1_BASE_ADDR_MDM 	(0X86020000)
#define L1_BASE_ADDR_L1CIRQ 	(0X86000000)
#define L1_BASE_ADDR_L1RGU 	(0X86010000)
#define L1_BASE_ADDR_L1OSTIMER 	(0X86020000)
#define L1_BASE_ADDR_L12PS_CCIRQ 	(0X86030000)
#define L1_BASE_ADDR_PS2L1_CCIRQ 	(0X86040000)
#define L1_BASE_ADDR_L1GPTM 	(0X86050000)
#define L1_BASE_ADDR_TOPSM 	(0X86070000)
#define L1_BASE_ADDR_BSI 	(0X86080000)
#define L1_BASE_ADDR_BPI 	(0X86090000)
#define L1_BASE_ADDR_FREQM 	(0X860A0000)
#define L1_BASE_ADDR_TDMA_SLP 	(0X860B0000)
#define L1_BASE_ADDR_TDD_SLP 	(0X860C0000)
#define L1_BASE_ADDR_RXTIMER 	(0X860D0000)
#define L1_BASE_ADDR_LTETIMER 	(0X860E0000)
#define L1_BASE_ADDR_MDL1_CONF 	(0X860F0000)
#define L1_BASE_ADDR_MODEMSYS_TRACE_EVENT_CTRL 	(0X86100000)
#define L1_BASE_ADDR_LTE_SLP 	(0X86110000)
#define L1_BASE_ADDR_L1MCU_CONF	(0X86800000)
#define L1_BASE_ADDR_FCS	(0X86810000)
#define L1_BASE_ADDR_L1GDMA 	(0X86820000)
#define L1_BASE_ADDR_L1ABM 	(0x86830000)
#define L1_BASE_ADDR_CR4_BTSLV_APB 	(0X86840000)
#define L1_BASE_ADDR_MODEMSYS_DEBUG_TOP 	(0X86850000)
#define L1_BASE_ADDR_L1ELM_TOP 	(0X86860000)
#define L1_BASE_ADDR_L1MCU_BUSMON 	(0X86870000)
#define L1_BASE_ADDR_L1MCU_ETM_PCMON 	(0X86880000)
#define L1_BASE_ADDR_MDL1_BUS_CONFG   (0x868B0000)
#define L1_BASE_ADDR_MD2GSYS 	(0X87000000)
#define L1_BASE_ADDR_DFESYS 	(0X87800000)
#define L1_BASE_ADDR_CSTXBSYS 	(0X88000000)
#define L1_BASE_ADDR_LTXBSYS 	(0X88800000)
#define L1_BASE_ADDR_RXBRP 	(0X89000000)
#define L1_BASE_ADDR_RAKE 	(0X89800000)
#define L1_BASE_ADDR_EQ1 	(0X8A000000)
#define L1_BASE_ADDR_EQ2 	(0X8A800000)
#define L1_BASE_ADDR_EQ3 	(0X8B000000)
#define L1_BASE_ADDR_TD1 	(0X8B800000)
#define L1_BASE_ADDR_TD2 	(0X8C000000)
#define L1_BASE_ADDR_CSSYS 	(0X8C800000)
#define L1_BASE_ADDR_MPCSYS 	(0X8D000000)
#define L1_BASE_ADDR_IMCSYS 	(0X8D800000)
#define L1_BASE_ADDR_MMUSYS 	(0X8E000000)
#define L1_BASE_ADDR_ICCSYS 	(0X8E800000)
#define L1_BASE_ADDR_BOOTSLAVE 	(0X8F000000)
#define L1_BASE_ADDR_FMATOP 	(0X82000000)
#define L1_BASE_MADDR_MDM 	(0xF6020000)
#define L1_BASE_MADDR_L1CIRQ 	(0xF6000000)
#define L1_BASE_MADDR_L1RGU 	(0xF6010000)
#define L1_BASE_MADDR_L1OSTIMER 	(0xF6020000)
#define L1_BASE_MADDR_L12PS_CCIRQ 	(0xF6030000)
#define L1_BASE_MADDR_PS2L1_CCIRQ 	(0xF6040000)
#define L1_BASE_MADDR_L1GPTM 	(0xF6050000)
#define L1_BASE_MADDR_TOPSM 	(0xF6070000)
#define L1_BASE_MADDR_BSI 	(0xF6080000)
#define L1_BASE_MADDR_BPI 	(0xF6090000)
#define L1_BASE_MADDR_FREQM 	(0xF60A0000)
#define L1_BASE_MADDR_TDMA_SLP 	(0xF60B0000)
#define L1_BASE_MADDR_TDD_SLP 	(0xF60C0000)
#define L1_BASE_MADDR_RXTIMER 	(0xF60D0000)
#define L1_BASE_MADDR_LTETIMER 	(0xF60E0000)
#define L1_BASE_MADDR_MDL1_CONF 	(0xF60F0000)
#define L1_BASE_MADDR_MODEMSYS_TRACE_EVENT_CTRL 	(0xF6100000)
#define L1_BASE_MADDR_LTE_SLP 	(0xF6110000)
#define L1_BASE_MADDR_IDC_CTRL	(0XF6130000)
#define L1_BASE_MADDR_L1MCU_CONF	(0xF6800000)
#define L1_BASE_MADDR_FCS	(0xF6810000)
#define L1_BASE_MADDR_L1GDMA 	(0xF6820000)
#define L1_BASE_MADDR_L1ABM 	(0xF6830000)
#define L1_BASE_MADDR_CR4_BTSLV_APB 	(0xF6840000)
#define L1_BASE_MADDR_MODEMSYS_DEBUG_TOP 	(0xF6850000)
#define L1_BASE_MADDR_L1ELM_TOP 	(0xF6860000)
#define L1_BASE_MADDR_L1MCU_BUSMON 	(0xF6870000)
#define L1_BASE_MADDR_L1MCU_ETM_PCMON 	(0xF6880000)
#define L1_BASE_MADDR_IDC_UART		(0XF6890000)
#define L1_BASE_MADDR_MDL1_BUS_CONFG    (0xF68B0000)
#define L1_BASE_MADDR_MD2GSYS 	(0xF7000000)
#define L1_BASE_MADDR_DFESYS 	(0xF7800000)
#define L1_BASE_MADDR_CSTXBSYS 	(0xF8000000)
#define L1_BASE_MADDR_LTXBSYS 	(0xF8800000)
#define L1_BASE_MADDR_RXBRP 	(0xF9000000)
#define L1_BASE_MADDR_RAKE 	(0xF9800000)
#define L1_BASE_MADDR_EQ1 	(0xFA000000)
#define L1_BASE_MADDR_EQ2 	(0xFA800000)
#define L1_BASE_MADDR_EQ3 	(0xFB000000)
#define L1_BASE_MADDR_TD1 	(0xFB800000)
#define L1_BASE_MADDR_TD2 	(0xFC000000)
#define L1_BASE_MADDR_CSSYS 	(0xFC800000)
#define L1_BASE_MADDR_MPCSYS 	(0xFD000000)
#define L1_BASE_MADDR_IMCSYS 	(0xFD800000)
#define L1_BASE_MADDR_MMUSYS 	(0xFE000000)
#define L1_BASE_MADDR_ICCSYS 	(0xFE800000)
#define L1_BASE_MADDR_BOOTSLAVE 	(0xFF000000)
#define L1_BASE_MADDR_FMATOP 	(0XF2000000)
#define L1_BASE_NADDR_MDM 	(0X66020000)
#define L1_BASE_NADDR_L1CIRQ 	(0X66000000)
#define L1_BASE_NADDR_L1RGU 	(0X66010000)
#define L1_BASE_NADDR_L1OSTIMER 	(0X66020000)
#define L1_BASE_NADDR_L12PS_CCIRQ 	(0X66030000)
#define L1_BASE_NADDR_PS2L1_CCIRQ 	(0X66040000)
#define L1_BASE_NADDR_L1GPTM 	(0X66050000)
#define L1_BASE_NADDR_TOPSM 	(0X66070000)
#define L1_BASE_NADDR_BSI 	(0X66080000)
#define L1_BASE_NADDR_BPI 	(0X66090000)
#define L1_BASE_NADDR_FREQM 	(0X660A0000)
#define L1_BASE_NADDR_TDMA_SLP 	(0X660B0000)
#define L1_BASE_NADDR_TDD_SLP 	(0X660C0000)
#define L1_BASE_NADDR_RXTIMER 	(0X660D0000)
#define L1_BASE_NADDR_LTETIMER 	(0X660E0000)
#define L1_BASE_NADDR_MDL1_CONF 	(0X660F0000)
#define L1_BASE_NADDR_MODEMSYS_TRACE_EVENT_CTRL 	(0X66100000)
#define L1_BASE_NADDR_LTE_SLP 	(0X66110000)
#define L1_BASE_NADDR_L1MCU_CONF	(0X66800000)
#define L1_BASE_NADDR_FCS	(0X66810000)
#define L1_BASE_NADDR_L1GDMA 	(0X66820000)
#define L1_BASE_NADDR_L1ABM 	(0x66830000)
#define L1_BASE_NADDR_CR4_BTSLV_APB 	(0X66840000)
#define L1_BASE_NADDR_MODEMSYS_DEBUG_TOP 	(0X66850000)
#define L1_BASE_NADDR_L1ELM_TOP 	(0X66860000)
#define L1_BASE_NADDR_L1MCU_BUSMON 	(0X66870000)
#define L1_BASE_NADDR_L1MCU_ETM_PCMON 	(0X66880000)
#define L1_BASE_NADDR_MDL1_BUS_CONFG    (0x668B0000)
#define L1_BASE_NADDR_MD2GSYS 	(0X67000000)
#define L1_BASE_NADDR_DFESYS 	(0X67800000)
#define L1_BASE_NADDR_CSTXBSYS 	(0X68000000)
#define L1_BASE_NADDR_LTXBSYS 	(0X68800000)
#define L1_BASE_NADDR_RXBRP 	(0X69000000)
#define L1_BASE_NADDR_RAKE 	(0X69800000)
#define L1_BASE_NADDR_EQ1 	(0X6A000000)
#define L1_BASE_NADDR_EQ2 	(0X6A800000)
#define L1_BASE_NADDR_EQ3 	(0X6B000000)
#define L1_BASE_NADDR_TD1 	(0X6B800000)
#define L1_BASE_NADDR_TD2 	(0X6C000000)
#define L1_BASE_NADDR_CSSYS 	(0X6C800000)
#define L1_BASE_NADDR_MPCSYS 	(0X6D000000)
#define L1_BASE_NADDR_IMCSYS 	(0X6D800000)
#define L1_BASE_NADDR_MMUSYS 	(0X6E000000)
#define L1_BASE_NADDR_ICCSYS 	(0X6E800000)
#define L1_BASE_NADDR_BOOTSLAVE 	(0X6F000000)
#define L1_BASE_NADDR_FMATOP 	(0X62000000)

//#endif

#define BASE_ADDR_IDCUART     L1_BASE_MADDR_IDC_UART

//#endif

#endif /* end of __BASE_REG_H__ */
