\subsection{clkctrl Entity Reference}
\label{classclkctrl}\index{clkctrl@{clkctrl}}


Inheritance diagram for clkctrl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=312pt]{da/d36/classclkctrl__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for clkctrl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d1/d19/classclkctrl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf rtl} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf I\+E\+EE} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf inclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf ena}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf outclk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 9} of file {\bf clkctrl.\+vhd}.



\subsubsection{Member Data Documentation}
\index{clkctrl@{clkctrl}!ena@{ena}}
\index{ena@{ena}!clkctrl@{clkctrl}}
\paragraph[{ena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ena} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclkctrl_ad5e8281c9cd412b456f0d38b7c0e6c09}


Definition at line {\bf 12} of file {\bf clkctrl.\+vhd}.

\index{clkctrl@{clkctrl}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!clkctrl@{clkctrl}}
\paragraph[{I\+E\+EE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}\label{classclkctrl_ae4f03c286607f3181e16b9aa12d0c6d4}


Definition at line {\bf 5} of file {\bf clkctrl.\+vhd}.

\index{clkctrl@{clkctrl}!inclk@{inclk}}
\index{inclk@{inclk}!clkctrl@{clkctrl}}
\paragraph[{inclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclkctrl_af0e0748a266f306a8817e6c13335d998}


Definition at line {\bf 11} of file {\bf clkctrl.\+vhd}.

\index{clkctrl@{clkctrl}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!clkctrl@{clkctrl}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classclkctrl_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 7} of file {\bf clkctrl.\+vhd}.

\index{clkctrl@{clkctrl}!outclk@{outclk}}
\index{outclk@{outclk}!clkctrl@{clkctrl}}
\paragraph[{outclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outclk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classclkctrl_a4f1b96b50b5c06b10a938f675a4b961b}


Definition at line {\bf 14} of file {\bf clkctrl.\+vhd}.

\index{clkctrl@{clkctrl}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!clkctrl@{clkctrl}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classclkctrl_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 6} of file {\bf clkctrl.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/clkctrl/clkctrl/synthesis/{\bf clkctrl.\+vhd}\end{DoxyCompactItemize}
