// Seed: 132284252
macromodule module_0 (
    input wor module_0
    , id_6,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wor id_4
);
  wire id_7 = id_7;
  module_2 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7
  );
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri id_5
);
  specify
    (id_7 => id_8) = 1;
    specparam id_9 = id_9;
  endspecify
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0,
      id_0,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
