Day 3 â€“ Combinational and Sequential Optimizations

ğŸ“˜ Introduction to Optimizations

Understood the purpose of optimizations in RTL to reduce area, power, and delay.

Learned how synthesis tools simplify designs while preserving functionality.

âš¡ Combinational Logic Optimizations

Constant Propagation â€“ simplified logic with constant inputs.

Boolean Simplification â€“ reduced redundant gates using algebraic rules.

Common Sub-expression Elimination â€“ reused repeated logic.

Logic Factoring â€“ restructured expressions to minimize gate count.

â±ï¸ Sequential Logic Optimizations

Retiming â€“ moved registers across combinational logic to balance delays.

FSM State Reduction â€“ minimized number of states for efficiency.

Register Sharing â€“ reused registers when signals donâ€™t overlap.

Clock Gating â€“ reduced dynamic power by disabling unused registers.

ğŸ§¹ Sequential Optimizations for Unused Outputs

Removed unused registers/outputs to save area.

Observed how synthesis tools automatically eliminate dead code.

Improved design clarity and timing closure.
