//
// File created by:  ncverilog
// Do not modify this file
//
/home/YuChengWang/IC_Contest_Practice/88_Approximate_Mean_Value_Generator/sim/test.v
/home/YuChengWang/IC_Contest_Practice/88_Approximate_Mean_Value_Generator/syn/avg_syn.v
-v
/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
+nc64bit
+access+r
+define+FSDB_FILE=\"avg.fsdb\"
+define+SDF
+define+SDFFILE=\"/home/YuChengWang/IC_Contest_Practice/88_Approximate_Mean_Value_Generator/syn/avg_syn.sdf\"
