Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: vga_cruiser_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : vga_cruiser_top.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : vga_cruiser_top
Output Format                      : NGC
Target Device                      : xc2s100-6-tq144

---- Source Options
Top Module Name                    : vga_cruiser_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : vga_cruiser_top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "50MHZ_VGA.V"
Module <sync_gen50> compiled
Compiling source file "TCGROM.V"
Module <tcgrom> compiled
Compiling source file "dffre.v"
Module <dffre> compiled
Compiling source file "counter.v"
Module <counter> compiled
Compiling source file "dff.v"
Compiling source file "Growth_LUT.v"
Module <DFF> compiled
Module <Growth_LUT> compiled
Compiling source file "square_unit.v"
Module <square_unit> compiled
Compiling source file "ClearBram.v"
Module <ClearBram> compiled
Compiling source file "CruiserView.v"
Module <CruiserView> compiled
Compiling source file "CoordTrans.v"
Module <CoordTrans> compiled
Compiling source file "SquareWriter.v"
Module <SquareWriter> compiled
Compiling source file "EdgeCalculator.v"
Module <EdgeCalculator> compiled
Compiling source file "PointWriter.v"
Module <PointWriter> compiled
Compiling source file "MaskGen.v"
Module <MaskGen> compiled
Compiling source file "Tunnel.v"
Module <Tunnel> compiled
Compiling source file "vga_cruiser_top.v"
Module <vga_cruiser_top> compiled
No errors in compilation
Analysis of file <vga_cruiser_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_cruiser_top>.
INFO:Xst:1433 - Contents of array <dout> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <vga_cruiser_top> is correct for synthesis.
 
Analyzing module <sync_gen50>.
Module <sync_gen50> is correct for synthesis.
 
Analyzing module <tcgrom>.
Module <tcgrom> is correct for synthesis.
 
Analyzing module <counter>.
Module <counter> is correct for synthesis.
 
Analyzing module <dffre>.
Module <dffre> is correct for synthesis.
 
Analyzing module <DFF>.
Module <DFF> is correct for synthesis.
 
Analyzing module <DFF_1>.
Module <DFF_1> is correct for synthesis.
 
Analyzing module <DFF_2>.
Module <DFF_2> is correct for synthesis.
 
Analyzing module <DFF_3>.
Module <DFF_3> is correct for synthesis.
 
Analyzing module <Tunnel>.
Module <Tunnel> is correct for synthesis.
 
Analyzing module <DFF_4>.
Module <DFF_4> is correct for synthesis.
 
Analyzing module <square_unit>.
Module <square_unit> is correct for synthesis.
 
Analyzing module <Growth_LUT>.
Module <Growth_LUT> is correct for synthesis.
 
Analyzing module <DFF_5>.
Module <DFF_5> is correct for synthesis.
 
Analyzing module <DFF_6>.
Module <DFF_6> is correct for synthesis.
 
Analyzing module <ClearBram>.
Module <ClearBram> is correct for synthesis.
 
Analyzing module <counter_1>.
Module <counter_1> is correct for synthesis.
 
Analyzing module <dffre_1>.
Module <dffre_1> is correct for synthesis.
 
Analyzing module <CruiserView>.
Module <CruiserView> is correct for synthesis.
 
Analyzing module <DFF_7>.
Module <DFF_7> is correct for synthesis.
 
Analyzing module <SquareWriter>.
Module <SquareWriter> is correct for synthesis.
 
Analyzing module <CoordTrans>.
Module <CoordTrans> is correct for synthesis.
 
Analyzing module <DFF_8>.
Module <DFF_8> is correct for synthesis.
 
Analyzing module <EdgeCalculator>.
Module <EdgeCalculator> is correct for synthesis.
 
Analyzing module <PointWriter>.
Module <PointWriter> is correct for synthesis.
 
Analyzing module <counter_2>.
Module <counter_2> is correct for synthesis.
 
Analyzing module <dffre_2>.
Module <dffre_2> is correct for synthesis.
 
Analyzing module <MaskGen>.
Module <MaskGen> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dffre_2>.
    Related source file is dffre.v.
    Found 7-bit register for signal <q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <dffre_2> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is counter.v.
    Found 7-bit adder for signal <$n0000> created at line 16.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <DFF_8>.
    Related source file is dff.v.
    Found 3-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <DFF_8> synthesized.


Synthesizing Unit <CoordTrans>.
    Related source file is CoordTrans.v.
    Found 9-bit subtractor for signal <$n0000> created at line 5.
    Found 9-bit subtractor for signal <$n0001> created at line 4.
    Found 4-bit adder for signal <$n0002> created at line 5.
    Found 3-bit adder for signal <$n0003> created at line 4.
    Summary:
	inferred   4 Adder/Subtracter(s).
Unit <CoordTrans> synthesized.


Synthesizing Unit <DFF_7>.
    Related source file is dff.v.
    Found 7-bit register for signal <out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <DFF_7> synthesized.


Synthesizing Unit <dffre_1>.
    Related source file is dffre.v.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dffre_1> synthesized.


Synthesizing Unit <counter_1>.
    Related source file is counter.v.
    Found 8-bit adder for signal <$n0000> created at line 16.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <DFF_6>.
    Related source file is dff.v.
    Found 14-bit register for signal <out>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <DFF_6> synthesized.


Synthesizing Unit <DFF_5>.
    Related source file is dff.v.
    Found 13-bit register for signal <out>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <DFF_5> synthesized.


Synthesizing Unit <Growth_LUT>.
    Related source file is Growth_LUT.v.
    Found 13-bit comparator lessequal for signal <$n0000> created at line 8.
    Found 13-bit comparator greater for signal <$n0001> created at line 8.
    Found 13-bit comparator lessequal for signal <$n0002> created at line 10.
    Found 13-bit comparator greater for signal <$n0003> created at line 10.
    Found 13-bit comparator lessequal for signal <$n0004> created at line 12.
    Found 13-bit comparator greater for signal <$n0005> created at line 12.
    Found 13-bit comparator lessequal for signal <$n0006> created at line 14.
    Found 13-bit comparator greater for signal <$n0007> created at line 14.
    Found 13-bit comparator lessequal for signal <$n0008> created at line 16.
    Found 13-bit comparator greater for signal <$n0009> created at line 16.
    Found 13-bit comparator lessequal for signal <$n0010> created at line 18.
    Found 13-bit comparator greater for signal <$n0011> created at line 18.
    Found 13-bit comparator lessequal for signal <$n0012> created at line 20.
    Found 13-bit comparator greater for signal <$n0013> created at line 20.
    Found 13-bit comparator lessequal for signal <$n0014> created at line 22.
    Found 13-bit comparator greater for signal <$n0015> created at line 22.
    Found 13-bit comparator lessequal for signal <$n0016> created at line 24.
    Found 13-bit comparator greater for signal <$n0017> created at line 24.
    Found 13-bit comparator lessequal for signal <$n0018> created at line 26.
    Found 13-bit comparator greater for signal <$n0019> created at line 26.
    Found 13-bit comparator lessequal for signal <$n0020> created at line 28.
    Found 13-bit comparator greater for signal <$n0021> created at line 28.
    Found 13-bit comparator lessequal for signal <$n0022> created at line 30.
    Found 13-bit comparator greater for signal <$n0023> created at line 30.
    Found 13-bit comparator lessequal for signal <$n0024> created at line 32.
    Found 13-bit comparator greater for signal <$n0025> created at line 32.
    Found 13-bit comparator lessequal for signal <$n0026> created at line 34.
    Found 13-bit comparator greater for signal <$n0027> created at line 34.
    Found 13-bit comparator lessequal for signal <$n0028> created at line 36.
    Found 13-bit comparator greater for signal <$n0029> created at line 36.
    Found 13-bit comparator lessequal for signal <$n0030> created at line 38.
    Found 13-bit comparator greater for signal <$n0031> created at line 38.
    Summary:
	inferred  32 Comparator(s).
Unit <Growth_LUT> synthesized.


Synthesizing Unit <MaskGen>.
    Related source file is MaskGen.v.
    Found 32x64-bit ROM for signal <$n0000>.
    Summary:
	inferred   1 ROM(s).
Unit <MaskGen> synthesized.


Synthesizing Unit <PointWriter>.
    Related source file is PointWriter.v.
    Found 7-bit comparator greatequal for signal <$n0003> created at line 26.
    Found 7-bit comparator lessequal for signal <$n0004> created at line 26.
    Found 6-bit comparator greatequal for signal <$n0005> created at line 26.
    Found 6-bit comparator lessequal for signal <$n0006> created at line 26.
    Summary:
	inferred   4 Comparator(s).
Unit <PointWriter> synthesized.


Synthesizing Unit <EdgeCalculator>.
    Related source file is EdgeCalculator.v.
    Found 8-bit subtractor for signal <$n0001> created at line 57.
    Found 9-bit adder for signal <$n0009> created at line 59.
    Found 6-bit adder for signal <D>.
    Found 9-bit adder for signal <xetemp>.
    Found 9-bit subtractor for signal <xstemp>.
    Found 9-bit subtractor for signal <yetemp>.
    Found 9-bit subtractor for signal <ystemp>.
    Summary:
	inferred   7 Adder/Subtracter(s).
Unit <EdgeCalculator> synthesized.


Synthesizing Unit <SquareWriter>.
    Related source file is SquareWriter.v.
Unit <SquareWriter> synthesized.


Synthesizing Unit <CruiserView>.
    Related source file is CruiserView.v.
    Found 7-bit addsub for signal <$n0001>.
    Found 7-bit addsub for signal <$n0003>.
    Found 7-bit comparator less for signal <$n0011> created at line 15.
    Found 7-bit comparator greater for signal <$n0012> created at line 17.
    Found 7-bit comparator less for signal <$n0013> created at line 24.
    Found 7-bit comparator greater for signal <$n0014> created at line 26.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <CruiserView> synthesized.


Synthesizing Unit <ClearBram>.
    Related source file is ClearBram.v.
Unit <ClearBram> synthesized.


Synthesizing Unit <square_unit>.
    Related source file is square_unit.v.
    Found 13-bit adder for signal <$n0000> created at line 23.
    Found 14-bit addsub for signal <$n0002>.
    Found 14-bit addsub for signal <$n0004>.
    Found 13-bit comparator greater for signal <$n0010> created at line 16.
    Found 13-bit subtractor for signal <$n0017> created at line 16.
    Found 7-bit comparator greater for signal <$n0018> created at line 35.
    Found 7-bit comparator less for signal <$n0019> created at line 37.
    Found 7-bit comparator greater for signal <$n0020> created at line 44.
    Found 7-bit comparator less for signal <$n0021> created at line 46.
    Found 28 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   4 Adder/Subtracter(s).
	inferred   5 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <square_unit> synthesized.


Synthesizing Unit <DFF_4>.
    Related source file is dff.v.
    Found 64-bit register for signal <out>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <DFF_4> synthesized.


Synthesizing Unit <dffre>.
    Related source file is dffre.v.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <dffre> synthesized.


Synthesizing Unit <Tunnel>.
    Related source file is Tunnel.v.
    Found 72 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  72 Multiplexer(s).
Unit <Tunnel> synthesized.


Synthesizing Unit <DFF_3>.
    Related source file is dff.v.
    Found 2-bit register for signal <out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DFF_3> synthesized.


Synthesizing Unit <DFF_2>.
    Related source file is dff.v.
    Found 1-bit register for signal <out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF_2> synthesized.


Synthesizing Unit <DFF_1>.
    Related source file is dff.v.
    Found 6-bit register for signal <out>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <DFF_1> synthesized.


Synthesizing Unit <DFF>.
    Related source file is dff.v.
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <DFF> synthesized.


Synthesizing Unit <counter>.
    Related source file is counter.v.
    Found 6-bit adder for signal <$n0000> created at line 16.
    Summary:
	inferred   1 Adder/Subtracter(s).
Unit <counter> synthesized.


Synthesizing Unit <tcgrom>.
    Related source file is TCGROM.V.
    Found 512x8-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <tcgrom> synthesized.


Synthesizing Unit <sync_gen50>.
    Related source file is 50MHZ_VGA.V.
    Found 1-bit register for signal <vga_v_sync>.
    Found 1-bit register for signal <vga_h_sync>.
    Found 11-bit up counter for signal <CounterX>.
    Found 10-bit up counter for signal <CounterY>.
    Found 1-bit register for signal <Valid>.
    Found 11-bit comparator greatequal for signal <$n0006> created at line 39.
    Found 11-bit comparator lessequal for signal <$n0007> created at line 39.
    Found 11-bit comparator less for signal <$n0011> created at line 41.
    Found 10-bit comparator less for signal <$n0012> created at line 41.
    Found 1-bit register for signal <EnableCntY>.
    Found 1-bit register for signal <ResetCntX>.
    Found 1-bit register for signal <ResetCntY>.
    Summary:
	inferred   2 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <sync_gen50> synthesized.


Synthesizing Unit <vga_cruiser_top>.
    Related source file is vga_cruiser_top.v.
WARNING:Xst:647 - Input <down_in> is never used.
WARNING:Xst:647 - Input <up_in> is never used.
WARNING:Xst:647 - Input <right_in> is never used.
WARNING:Xst:647 - Input <left_in> is never used.
WARNING:Xst:646 - Signal <ewrite> is assigned but never used.
WARNING:Xst:646 - Signal <addr> is assigned but never used.
WARNING:Xst:653 - Signal <oldata> is used but never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <right> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <read_address> is assigned but never used.
WARNING:Xst:1780 - Signal <top_line> is never used or assigned.
WARNING:Xst:653 - Signal <left> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <topready> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <up> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <Valid> is assigned but never used.
WARNING:Xst:646 - Signal <bramdata> is assigned but never used.
WARNING:Xst:653 - Signal <dout> is used but never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <down> is used but never assigned. Tied to value 0.
WARNING:Xst:737 - Found 6-bit latch for signal <char_selection>.
WARNING:Xst:737 - Found 1-bit latch for signal <we>.
    Found 11-bit subtractor for signal <$COND_2>.
    Found 12-bit subtractor for signal <$n0001> created at line 43.
    Found 1-bit 256-to-1 multiplexer for signal <$n0003> created at line 121.
    Found 10-bit comparator greater for signal <$n0009> created at line 98.
    Found 10-bit comparator less for signal <$n0010> created at line 98.
    Found 11-bit comparator greater for signal <$n0011> created at line 98.
    Found 11-bit comparator less for signal <$n0012> created at line 98.
    Found 10-bit comparator less for signal <$n0013> created at line 43.
    Found 1-bit 8-to-1 multiplexer for signal <color>.
    Summary:
	inferred   2 Adder/Subtracter(s).
	inferred   5 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_cruiser_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                             : 2
  32x64-bit ROM                    : 1
  512x8-bit ROM                    : 1
# Registers                        : 35
  7-bit register                   : 3
  1-bit register                   : 8
  6-bit register                   : 3
  8-bit register                   : 2
  3-bit register                   : 2
  14-bit register                  : 8
  13-bit register                  : 4
  64-bit register                  : 1
  2-bit register                   : 4
# Latches                          : 2
  6-bit latch                      : 1
  1-bit latch                      : 1
# Counters                         : 2
  11-bit up counter                : 1
  10-bit up counter                : 1
# Multiplexers                     : 13
  1-bit 256-to-1 multiplexer       : 1
  2-to-1 multiplexer               : 11
  1-bit 8-to-1 multiplexer         : 1
# Adders/Subtractors               : 47
  7-bit adder                      : 1
  8-bit subtractor                 : 1
  9-bit adder                      : 2
  7-bit addsub                     : 2
  13-bit adder                     : 4
  14-bit addsub                    : 8
  13-bit subtractor                : 4
  6-bit adder                      : 3
  11-bit subtractor                : 1
  12-bit subtractor                : 1
  9-bit subtractor                 : 11
  4-bit adder                      : 4
  3-bit adder                      : 4
  8-bit adder                      : 1
# Comparators                      : 293
  13-bit comparator lessequal      : 128
  13-bit comparator greater        : 132
  7-bit comparator greatequal      : 1
  7-bit comparator lessequal       : 1
  6-bit comparator greatequal      : 1
  6-bit comparator lessequal       : 1
  7-bit comparator less            : 10
  7-bit comparator greater         : 10
  11-bit comparator greatequal     : 1
  11-bit comparator lessequal      : 1
  11-bit comparator less           : 2
  10-bit comparator less           : 3
  10-bit comparator greater        : 1
  11-bit comparator greater        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <count1> of the block <counter> are unconnected in block <vga_cruiser_top>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <TunnelCruiser> of the block <Tunnel> are unconnected in block <vga_cruiser_top>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <Valid> is unconnected in block <syncVGA>.
WARNING:Xst:637 - Naming conflict between signal Q<1> of unit char_selection and signal char_selection_Q<1> of unit vga_cruiser_top : renaming char_selection_Q<1> to char_selection_Q<1>1.
WARNING:Xst:637 - Naming conflict between signal Q<2> of unit char_selection and signal char_selection_Q<2> of unit vga_cruiser_top : renaming char_selection_Q<2> to char_selection_Q<2>1.
WARNING:Xst:637 - Naming conflict between signal Q<0> of unit char_selection and signal char_selection_Q<0> of unit vga_cruiser_top : renaming char_selection_Q<0> to char_selection_Q<0>1.
WARNING:Xst:637 - Naming conflict between signal Q<4> of unit char_selection and signal char_selection_Q<4> of unit vga_cruiser_top : renaming char_selection_Q<4> to char_selection_Q<4>1.
WARNING:Xst:637 - Naming conflict between signal Q<3> of unit char_selection and signal char_selection_Q<3> of unit vga_cruiser_top : renaming char_selection_Q<3> to char_selection_Q<3>1.
WARNING:Xst:637 - Naming conflict between signal Q<5> of unit char_selection and signal char_selection_Q<5> of unit vga_cruiser_top : renaming char_selection_Q<5> to char_selection_Q<5>1.
WARNING:Xst:1710 - FF/Latch  <vga_green_reg_out_0> (without init value) is constant in block <vga_cruiser_top>.
WARNING:Xst:1710 - FF/Latch  <vga_red_reg_out_0> (without init value) is constant in block <vga_cruiser_top>.
WARNING:Xst:1710 - FF/Latch  <vga_green_reg_out_1> (without init value) is constant in block <vga_cruiser_top>.
WARNING:Xst:1710 - FF/Latch  <vga_red_reg_out_1> (without init value) is constant in block <vga_cruiser_top>.

Optimizing unit <vga_cruiser_top> ...

Optimizing unit <DFF_4> ...

Optimizing unit <MaskGen> ...

Optimizing unit <Growth_LUT> ...

Optimizing unit <sync_gen50> ...

Optimizing unit <counter> ...

Optimizing unit <square_unit> ...

Optimizing unit <CruiserView> ...

Optimizing unit <EdgeCalculator> ...

Optimizing unit <counter_1> ...

Optimizing unit <counter_2> ...

Optimizing unit <ClearBram> ...

Optimizing unit <SquareWriter> ...

Optimizing unit <PointWriter> ...

Optimizing unit <Tunnel> ...
Loading device for application Xst from file 'v100.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <syncVGA_Valid> is unconnected in block <vga_cruiser_top>.
Building and optimizing final netlist ...
Register vga_blue_reg_out_0 equivalent to vga_blue_reg_out_1 has been removed
Found area constraint ratio of 100 (+ 5) on block vga_cruiser_top, actual ratio is 13.
FlipFlop char_selection_reg_out_0 has been replicated 8 time(s)
FlipFlop syncVGA_CounterY_3 has been replicated 9 time(s)
FlipFlop syncVGA_CounterY_2 has been replicated 9 time(s)
FlipFlop syncVGA_CounterY_4 has been replicated 9 time(s)
FlipFlop char_selection_reg_out_1 has been replicated 5 time(s)
FlipFlop char_selection_reg_out_2 has been replicated 2 time(s)
FlipFlop char_selection_reg_out_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_cruiser_top.ngr
Top Level Output File Name         : vga_cruiser_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 14

Macro Statistics :
# ROMs                             : 1
#      512x8-bit ROM               : 1
# Registers                        : 15
#      1-bit register              : 8
#      11-bit register             : 2
#      2-bit register              : 3
#      6-bit register              : 1
#      8-bit register              : 1
# Multiplexers                     : 2
#      1-bit 256-to-1 multiplexer  : 1
#      1-bit 8-to-1 multiplexer    : 1
# Adders/Subtractors               : 3
#      11-bit adder                : 2
#      11-bit subtractor           : 1
# Comparators                      : 8
#      10-bit comparator greater   : 1
#      10-bit comparator less      : 2
#      11-bit comparator greatequal: 1
#      11-bit comparator greater   : 1
#      11-bit comparator less      : 2
#      11-bit comparator lessequal : 1

Cell Usage :
# BELS                             : 492
#      GND                         : 1
#      LUT1                        : 18
#      LUT1_L                      : 3
#      LUT2                        : 6
#      LUT3                        : 15
#      LUT3_L                      : 49
#      LUT4                        : 21
#      LUT4_D                      : 1
#      LUT4_L                      : 172
#      MUXCY                       : 19
#      MUXF5                       : 111
#      MUXF6                       : 56
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 92
#      FD                          : 29
#      FDE                         : 3
#      FDR                         : 15
#      FDRE                        : 37
#      FDS                         : 2
#      LD                          : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100tq144-6 

 Number of Slices:                     171  out of   1200    14%  
 Number of Slice Flip Flops:            92  out of   2400     3%  
 Number of 4 input LUTs:               285  out of   2400    11%  
 Number of bonded IOBs:                  8  out of     96     8%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 86    |
_n0004(_n0004:O)                   | NONE(*)(char_selection_4)| 6     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.077ns (Maximum Frequency: 123.808MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.959ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               8.077ns (Levels of Logic = 5)
  Source:            char_selection_reg_out_0 (FF)
  Destination:       tcgrom_reg_out_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: char_selection_reg_out_0 to tcgrom_reg_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   1.085   2.880  char_selection_reg_out_0 (char_selection_reg_out_0)
     LUT3_L:I0->LO         1   0.549   0.100  tcgrom_Mrom_data_inst_mux_f6_39_SW0 (N40543)
     LUT4:I3->O            1   0.549   1.035  tcgrom_Mrom_data_inst_mux_f6_39 (tcgrom_Mrom_data__net274)
     LUT4_L:I1->LO         1   0.549   0.000  tcgrom_Mrom_data_inst_lut3_1501 (tcgrom_Mrom_data__net275)
     MUXF5:I1->O           1   0.305   0.000  tcgrom_Mrom_data_inst_mux_f5_78 (tcgrom_Mrom_data__net276)
     MUXF6:I0->O           1   0.316   0.000  tcgrom_Mrom_data_inst_mux_f6_43 (tcgrom_d<0>)
     FD:D                      0.709          tcgrom_reg_out_0
    ----------------------------------------
    Total                      8.077ns (4.062ns logic, 4.015ns route)
                                       (50.3% logic, 49.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              6.959ns (Levels of Logic = 1)
  Source:            vga_blue_reg_out_1 (FF)
  Destination:       vga_blue0 (PAD)
  Source Clock:      clock rising

  Data Path: vga_blue_reg_out_1 to vga_blue0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   1.085   1.206  vga_blue_reg_out_1 (vga_blue_reg_out_1)
     OBUF:I->O                 4.668          vga_blue1_OBUF (vga_blue1)
    ----------------------------------------
    Total                      6.959ns (5.753ns logic, 1.206ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
CPU : 14.81 / 15.28 s | Elapsed : 14.00 / 15.00 s
 
--> 

Total memory usage is 66772 kilobytes


