[12/04 17:12:28      0s] 
[12/04 17:12:28      0s] Cadence Innovus(TM) Implementation System.
[12/04 17:12:28      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 17:12:28      0s] 
[12/04 17:12:28      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 17:12:28      0s] Options:	
[12/04 17:12:28      0s] Date:		Wed Dec  4 17:12:28 2024
[12/04 17:12:28      0s] Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
[12/04 17:12:28      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/04 17:12:28      0s] 
[12/04 17:12:28      0s] License:
[12/04 17:12:28      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 17:12:28      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 17:12:42     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:12:42     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 17:12:42     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:12:42     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 17:12:42     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 17:12:42     12s] @(#)CDS: CPE v20.15-s071
[12/04 17:12:42     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 17:12:42     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 17:12:42     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 17:12:42     12s] @(#)CDS: RCDB 11.15.0
[12/04 17:12:42     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 17:12:42     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_92509_ee30_iclab018_ebF7KI.

[12/04 17:12:42     12s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 17:12:44     13s] 
[12/04 17:12:44     13s] **INFO:  MMMC transition support version v31-84 
[12/04 17:12:44     13s] 
[12/04 17:12:44     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 17:12:44     13s] <CMD> suppressMessage ENCEXT-2799
[12/04 17:12:44     13s] <CMD> getVersion
[12/04 17:12:44     13s] [INFO] Loading Pegasus 21.21 fill procedures
[12/04 17:12:44     13s] <CMD> win
[12/04 17:13:11     15s] <CMD> encMessage warning 0
[12/04 17:13:11     15s] Suppress "**WARN ..." messages.
[12/04 17:13:11     15s] <CMD> encMessage debug 0
[12/04 17:13:11     15s] <CMD> encMessage info 0
[12/04 17:13:11     15s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 17:13:11     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     15s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/04 17:13:11     15s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:13:11     16s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 17:13:11     16s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 17:13:11     16s] Loading view definition file from /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/viewDefinition.tcl
[12/04 17:13:12     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/04 17:13:12     16s] *** End library_loading (cpu=0.01min, real=0.02min, mem=19.5M, fe_cpu=0.28min, fe_real=0.73min, fe_mem=950.6M) ***
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 17:13:12     16s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/04 17:13:12     16s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:13:12     16s] *** Netlist is unique.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:12     16s] Loading preference file /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/gui.pref.tcl ...
[12/04 17:13:13     17s] 
[12/04 17:13:13     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/04 17:13:13     17s] 
[12/04 17:13:13     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/04 17:13:13     17s] 
[12/04 17:13:13     17s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:13:13     17s] 
[12/04 17:13:13     17s] TimeStamp Deleting Cell Server End ...
[12/04 17:13:13     17s] 
[12/04 17:13:13     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[12/04 17:13:13     17s] 
[12/04 17:13:13     17s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[12/04 17:13:13     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:13:13     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:13:13     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:13:13     17s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:13     17s] Loading place ...
[12/04 17:13:14     17s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/04 17:13:14     17s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:13:14     17s] 
[12/04 17:13:14     17s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:13:14     17s] 
[12/04 17:13:14     17s] TimeStamp Deleting Cell Server End ...
[12/04 17:13:14     17s] 
[12/04 17:13:14     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[12/04 17:13:14     17s] 
[12/04 17:13:14     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[12/04 17:13:14     17s] 
[12/04 17:13:14     17s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:13:14     17s] 
[12/04 17:13:14     17s] TimeStamp Deleting Cell Server End ...
[12/04 17:13:14     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.15-s105_1. They will be removed in the next release. 
[12/04 17:13:14     17s] timing_enable_default_delay_arc
[12/04 17:13:20     18s] <CMD> getIoFlowFlag
[12/04 17:13:32     19s] <CMD> setIoFlowFlag 0
[12/04 17:13:32     19s] <CMD> floorPlan -site core_5040 -r 0.990696095076 0.005127 1000 1000 1000 1000
[12/04 17:13:32     19s] Adjusting Core to Bottom to: 1000.6000.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:32     19s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:32     19s] Start create_tracks
[12/04 17:13:32     19s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 17:13:32     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 17:13:32     19s] <CMD> uiSetTool select
[12/04 17:13:32     19s] <CMD> getIoFlowFlag
[12/04 17:13:32     19s] <CMD> fit
[12/04 17:13:34     19s] <CMD> zoomBox 298.54100 1053.74900 5057.68700 3446.20000
[12/04 17:13:35     19s] <CMD> zoomBox -679.71300 659.15000 5907.34000 3970.50100
[12/04 17:13:36     19s] <CMD> zoomBox -2033.69900 112.99100 7083.33000 4696.17600
[12/04 17:13:38     19s] <CMD> getIoFlowFlag
[12/04 17:13:49     20s] <CMD> setIoFlowFlag 0
[12/04 17:13:49     20s] <CMD> floorPlan -site core_5040 -r 0.986717267552 0.7 10000.06 10000.6 10000.06 10000.16
[12/04 17:13:49     20s] Adjusting Core to Bottom to: 10001.4800.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 17:13:49     20s] Type 'man IMPFP-3961' for more detail.
[12/04 17:13:49     20s] Start create_tracks
[12/04 17:13:49     20s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 17:13:49     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 17:13:49     20s] <CMD> uiSetTool select
[12/04 17:13:49     20s] <CMD> getIoFlowFlag
[12/04 17:13:49     20s] <CMD> fit
[12/04 17:13:51     20s] <CMD> zoomBox 654.80100 4632.89800 20562.04300 14640.38700
[12/04 17:13:52     20s] <CMD> zoomBox 5426.87300 7104.76200 15818.58000 12328.73500
[12/04 17:13:53     20s] <CMD> zoomBox 7917.92400 8395.09100 13342.46100 11122.03800
[12/04 17:13:53     20s] <CMD> zoomBox 8672.84000 8786.12700 12592.06900 10756.34700
[12/04 17:13:54     20s] <CMD> zoomBox 5426.86700 7104.75900 15818.58000 12328.73500
[12/04 17:13:56     20s] <CMD> fit
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:14:10     21s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:14:10     21s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:14:10     21s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:14:42     23s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 17:14:42     23s] The ring targets are set to core/block ring wires.
[12/04 17:14:42     23s] addRing command will consider rows while creating rings.
[12/04 17:14:42     23s] addRing command will disallow rings to go over rows.
[12/04 17:14:42     23s] addRing command will ignore shorts while creating rings.
[12/04 17:14:42     23s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 150 -use_interleaving_wire_group 1
[12/04 17:14:42     23s] 
[12/04 17:14:42     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2190.4M)
[12/04 17:14:42     23s] Ring generation is complete.
[12/04 17:14:42     23s] vias are now being generated.
[12/04 17:15:11     52s] addRing created 1200 wires.
[12/04 17:15:11     52s] ViaGen created 177250 vias, deleted 0 via to avoid violation.
[12/04 17:15:11     52s] +--------+----------------+----------------+
[12/04 17:15:11     52s] |  Layer |     Created    |     Deleted    |
[12/04 17:15:11     52s] +--------+----------------+----------------+
[12/04 17:15:11     52s] | metal2 |       600      |       NA       |
[12/04 17:15:11     52s] |  via2  |     177250     |        0       |
[12/04 17:15:11     52s] | metal3 |       600      |       NA       |
[12/04 17:15:11     52s] +--------+----------------+----------------+
[12/04 17:15:15     53s] <CMD> zoomBox -7887.57700 743.26800 30248.44000 19914.47100
[12/04 17:15:16     53s] <CMD> zoomBox -4282.65800 2215.50600 28132.95800 18511.02900
[12/04 17:15:17     53s] <CMD> zoomBox 2807.64800 5054.80700 22714.88900 15062.29600
[12/04 17:15:18     53s] <CMD> zoomBox 1185.26700 4256.29200 24605.55300 16029.80900
[12/04 17:15:20     53s] <CMD> fit
[12/04 17:15:26     53s] <CMD> undo
[12/04 17:15:40     54s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 17:15:40     54s] The ring targets are set to core/block ring wires.
[12/04 17:15:40     54s] addRing command will consider rows while creating rings.
[12/04 17:15:40     54s] addRing command will disallow rings to go over rows.
[12/04 17:15:40     54s] addRing command will ignore shorts while creating rings.
[12/04 17:15:40     54s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 450 -use_interleaving_wire_group 1
[12/04 17:15:40     54s] 
[12/04 17:15:40     54s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2227.9M)
[12/04 17:15:40     54s] Ring generation is complete.
[12/04 17:15:40     54s] vias are now being generated.
[12/04 17:18:48    243s] addRing created 3600 wires.
[12/04 17:18:48    243s] ViaGen created 1176466 vias, deleted 0 via to avoid violation.
[12/04 17:18:48    243s] +--------+----------------+----------------+
[12/04 17:18:48    243s] |  Layer |     Created    |     Deleted    |
[12/04 17:18:48    243s] +--------+----------------+----------------+
[12/04 17:18:48    243s] | metal2 |      1800      |       NA       |
[12/04 17:18:48    243s] |  via2  |     1176466    |        0       |
[12/04 17:18:48    243s] | metal3 |      1800      |       NA       |
[12/04 17:18:48    243s] +--------+----------------+----------------+
[12/04 17:18:52    243s] <CMD> zoomBox -8980.22200 540.92600 29155.79500 19712.12900
[12/04 17:18:53    243s] <CMD> zoomBox -6476.04100 2116.35900 25939.57300 18411.88100
[12/04 17:18:53    243s] <CMD> zoomBox -4441.05000 3452.55300 23112.22200 17303.74700
[12/04 17:18:54    243s] <CMD> zoomBox -33.68800 6677.49100 16887.46600 15183.85600
[12/04 17:18:55    243s] <CMD> zoomBox 1900.46700 8216.34400 14126.00100 14362.19300
[12/04 17:18:55    243s] <CMD> zoomBox 2655.83200 8817.32800 13047.53700 14041.30000
[12/04 17:18:55    243s] <CMD> zoomBox 3796.82700 9680.87700 11304.83300 13455.19600
[12/04 17:18:56    244s] <CMD> zoomBox 4253.26600 10017.45000 10635.07200 13225.62200
[12/04 17:18:57    244s] <CMD> zoomBox 4989.17800 10542.88300 9600.03400 12860.78800
[12/04 17:19:00    244s] <CMD> fit
[12/04 17:19:44    246s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[12/04 17:19:44    246s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 17:19:45    246s] *** Begin SPECIAL ROUTE on Wed Dec  4 17:19:45 2024 ***
[12/04 17:19:45    246s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 17:19:45    246s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 17:19:45    246s] 
[12/04 17:19:45    246s] Begin option processing ...
[12/04 17:19:45    246s] srouteConnectPowerBump set to false
[12/04 17:19:45    246s] routeSelectNet set to "GND VCC"
[12/04 17:19:45    246s] routeSpecial set to true
[12/04 17:19:45    246s] srouteBlockPin set to "useLef"
[12/04 17:19:45    246s] srouteBottomLayerLimit set to 1
[12/04 17:19:45    246s] srouteBottomTargetLayerLimit set to 1
[12/04 17:19:45    246s] srouteConnectConverterPin set to false
[12/04 17:19:45    246s] srouteConnectCorePin set to false
[12/04 17:19:45    246s] srouteConnectStripe set to false
[12/04 17:19:45    246s] srouteCrossoverViaBottomLayer set to 1
[12/04 17:19:45    246s] srouteCrossoverViaTopLayer set to 6
[12/04 17:19:45    246s] srouteFollowCorePinEnd set to 3
[12/04 17:19:45    246s] srouteFollowPadPin set to false
[12/04 17:19:45    246s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 17:19:45    246s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 17:19:45    246s] sroutePadPinAllPorts set to true
[12/04 17:19:45    246s] sroutePreserveExistingRoutes set to true
[12/04 17:19:45    246s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 17:19:45    246s] srouteStopBlockPin set to "nearestTarget"
[12/04 17:19:45    246s] srouteTopLayerLimit set to 6
[12/04 17:19:45    246s] srouteTopTargetLayerLimit set to 6
[12/04 17:19:45    246s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3458.00 megs.
[12/04 17:19:45    246s] 
[12/04 17:19:45    246s] Reading DB technology information...
[12/04 17:19:45    246s] Finished reading DB technology information.
[12/04 17:19:45    246s] Reading floorplan and netlist information...
[12/04 17:19:45    247s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[12/04 17:19:46    248s] Finished reading floorplan and netlist information.
[12/04 17:19:46    248s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 17:19:46    248s] Read in 98 macros, 98 used
[12/04 17:19:46    248s] Read in 215 components
[12/04 17:19:46    248s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 17:19:46    248s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 17:19:46    248s] Read in 88 logical pins
[12/04 17:19:46    248s] Read in 88 nets
[12/04 17:19:46    248s] Read in 2 special nets, 2 routed
[12/04 17:19:46    248s] Read in 198 terminals
[12/04 17:19:46    248s] 2 nets selected.
[12/04 17:19:46    248s] 
[12/04 17:19:46    248s] Begin power routing ...
[12/04 17:19:48    250s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 17:19:48    250s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 17:21:03    325s]   Number of IO ports routed: 48
[12/04 17:21:03    325s]   Number of Block ports routed: 0
[12/04 17:21:03    325s]   Number of Power Bump ports routed: 0
[12/04 17:21:03    325s] End power routing: cpu: 0:01:16, real: 0:01:17, peak: 3671.00 megs.
[12/04 17:21:03    325s] 
[12/04 17:21:03    325s] 
[12/04 17:21:03    325s] 
[12/04 17:21:03    325s]  Begin updating DB with routing results ...
[12/04 17:21:03    325s]  Updating DB with 20 via definition ...
[12/04 17:21:03    325s] 
sroute post-processing starts at Wed Dec  4 17:21:03 2024
The viaGen is rebuilding shadow vias for net GND.
[12/04 17:21:04    326s] sroute post-processing ends at Wed Dec  4 17:21:04 2024

sroute post-processing starts at Wed Dec  4 17:21:04 2024
The viaGen is rebuilding shadow vias for net VCC.
[12/04 17:21:05    327s] sroute post-processing ends at Wed Dec  4 17:21:05 2024
sroute created 165 wires.
[12/04 17:21:05    327s] ViaGen created 12930 vias, deleted 0 via to avoid violation.
[12/04 17:21:05    327s] +--------+----------------+----------------+
[12/04 17:21:05    327s] |  Layer |     Created    |     Deleted    |
[12/04 17:21:05    327s] +--------+----------------+----------------+
[12/04 17:21:05    327s] | metal1 |       45       |       NA       |
[12/04 17:21:05    327s] |   via  |      6760      |        0       |
[12/04 17:21:05    327s] | metal2 |       24       |       NA       |
[12/04 17:21:05    327s] |  via2  |       951      |        0       |
[12/04 17:21:05    327s] | metal3 |       12       |       NA       |
[12/04 17:21:05    327s] |  via3  |      4503      |        0       |
[12/04 17:21:05    327s] | metal4 |       54       |       NA       |
[12/04 17:21:05    327s] |  via4  |       716      |        0       |
[12/04 17:21:05    327s] | metal5 |       30       |       NA       |
[12/04 17:21:05    327s] +--------+----------------+----------------+
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:21:29    328s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeRingLayers {}
[12/04 17:21:29    328s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 17:21:29    328s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 17:22:00    330s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:22:00    330s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:22:00    330s] 
[12/04 17:22:00    330s] Stripes will stop at the boundary of the specified area.
[12/04 17:22:00    330s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:22:00    330s] Stripes will not extend to closest target.
[12/04 17:22:00    330s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:22:00    330s] Stripes will not be created over regions without power planning wires.
[12/04 17:22:00    330s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:22:00    330s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:22:00    330s] Offset for stripe breaking is set to 0.
[12/04 17:22:00    330s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:22:00    330s] 
[12/04 17:22:00    330s] Initialize fgc environment(mem: 5394.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5394.7M)
[12/04 17:22:00    330s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5394.7M)
[12/04 17:22:00    330s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5394.7M)
[12/04 17:22:01    332s] Loading via instances (cpu: 0:00:01.5, real: 0:00:01.0, peak mem: 5394.7M)
[12/04 17:22:01    332s] Starting stripe generation ...
[12/04 17:22:01    332s] Non-Default Mode Option Settings :
[12/04 17:22:01    332s]   NONE
[12/04 17:22:01    332s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:22:01    332s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:22:03    333s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10202.719727 10141.599609 10202.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:03    333s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:03    333s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10207.000000 10141.599609 10207.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:03    333s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:03    333s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10302.719727 10141.599609 10302.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:03    333s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:03    333s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10307.000000 10141.599609 10307.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:03    333s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:06    333s] <CMD> zoomBox -3369.95500 286.52200 24183.31900 14137.71700
[12/04 17:22:07    333s] <CMD> zoomBox -1267.42400 599.66500 22152.86000 12373.18100
[12/04 17:22:11    334s] <CMD> zoomBox 4154.06800 5340.47000 16379.60400 11486.32000
[12/04 17:22:12    334s] <CMD> zoomBox 6986.32500 7810.79000 13368.13200 11018.96200
[12/04 17:22:13    334s] <CMD> zoomBox 9309.97300 9663.38400 11048.95800 10537.58200
[12/04 17:22:15    334s] <CMD> fit
[12/04 17:22:31    336s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:22:31    336s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:22:31    336s] 
[12/04 17:22:31    336s] Stripes will stop at the boundary of the specified area.
[12/04 17:22:31    336s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:22:31    336s] Stripes will not extend to closest target.
[12/04 17:22:31    336s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:22:31    336s] Stripes will not be created over regions without power planning wires.
[12/04 17:22:31    336s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:22:31    336s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:22:31    336s] Offset for stripe breaking is set to 0.
[12/04 17:22:31    336s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:22:31    336s] 
[12/04 17:22:31    336s] Initialize fgc environment(mem: 5380.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:22:31    336s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:22:32    336s] Loading wires (cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 5380.7M)
[12/04 17:22:33    337s] Loading via instances (cpu: 0:00:01.6, real: 0:00:01.0, peak mem: 5380.7M)
[12/04 17:22:33    337s] Starting stripe generation ...
[12/04 17:22:33    337s] Non-Default Mode Option Settings :
[12/04 17:22:33    337s]   NONE
[12/04 17:22:33    337s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:22:33    337s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:22:34    339s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10202.719727 10141.599609 10202.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:34    339s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:34    339s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10207.000000 10141.599609 10207.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:34    339s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:34    339s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10302.719727 10141.599609 10302.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:34    339s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:34    339s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10307.000000 10141.599609 10307.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:22:34    339s] Type 'man IMPPP-354' for more detail.
[12/04 17:22:41    339s] <CMD> zoomBox -1562.51700 4324.26900 21857.76700 16097.78500
[12/04 17:22:42    340s] <CMD> zoomBox 2975.15300 6612.12400 17358.13500 13842.53500
[12/04 17:22:42    340s] <CMD> zoomBox 6427.10800 8352.57100 13935.11700 12126.89200
[12/04 17:22:43    340s] <CMD> zoomBox 7473.22900 8880.01700 12897.76600 11606.96400
[12/04 17:22:44    340s] <CMD> zoomBox 5760.37300 8017.94900 14593.32600 12458.32700
[12/04 17:22:44    340s] <CMD> zoomBox 4054.89900 7161.13100 16280.43900 13306.98300
[12/04 17:22:45    340s] <CMD> zoomBox 6992.57600 8636.99800 13374.38700 11845.17200
[12/04 17:22:46    340s] <CMD> zoomBox 6131.84100 8480.56200 13639.85400 12254.88500
[12/04 17:22:47    340s] <CMD> zoomBox 8351.23400 8882.41800 12962.09200 11200.32400
[12/04 17:22:47    340s] <CMD> zoomBox 9816.97300 9106.02400 12648.61700 10529.50800
[12/04 17:22:48    341s] <CMD> zoomBox 10946.73900 9339.17100 12203.15700 9970.78000
[12/04 17:22:49    341s] <CMD> zoomBox 11290.74300 9409.93100 12062.34200 9797.81800
[12/04 17:22:50    341s] <CMD> zoomBox 10664.81700 9230.18000 12403.80800 10104.38100
[12/04 17:22:51    341s] <CMD> zoomBox 10130.47700 8985.84000 12962.13400 10409.33100
[12/04 17:22:51    341s] <CMD> zoomBox 9275.33400 8575.00200 13886.21800 10892.92100
[12/04 17:22:52    341s] <CMD> zoomBox 7348.25800 7589.92400 16181.26700 12030.33000
[12/04 17:22:53    341s] <CMD> zoomBox 3671.33400 5673.64200 20592.60500 14180.06600
[12/04 17:22:53    341s] <CMD> zoomBox 7056.24000 8362.32300 14564.29900 12136.66900
[12/04 17:22:54    341s] <CMD> zoomBox 8515.06900 9275.17000 12434.32300 11245.40200
[12/04 17:22:55    341s] <CMD> zoomBox 9482.61500 9814.00700 11221.61000 10688.21000
[12/04 17:22:55    341s] <CMD> zoomBox 9851.49400 10019.44000 10759.26100 10475.78000
[12/04 17:22:56    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:57    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:58    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:22:59    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:00    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    341s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:01    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:02    342s] <CMD> uiSetTool ruler
[12/04 17:23:15    342s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:23:15    342s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:23:15    342s] 
[12/04 17:23:15    342s] Stripes will stop at the boundary of the specified area.
[12/04 17:23:15    342s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:23:15    342s] Stripes will not extend to closest target.
[12/04 17:23:15    342s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:23:15    342s] Stripes will not be created over regions without power planning wires.
[12/04 17:23:15    342s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:23:15    342s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:23:15    342s] Offset for stripe breaking is set to 0.
[12/04 17:23:15    342s] <CMD> addStripe -nets {GND VCC} -layer metal2 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 10 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:23:15    342s] 
[12/04 17:23:15    342s] Initialize fgc environment(mem: 5380.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:15    342s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:15    342s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:17    344s] Loading via instances (cpu: 0:00:01.6, real: 0:00:02.0, peak mem: 5380.7M)
[12/04 17:23:17    344s] Starting stripe generation ...
[12/04 17:23:17    344s] Non-Default Mode Option Settings :
[12/04 17:23:17    344s]   NONE
[12/04 17:23:17    344s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:23:17    344s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10202.719727 10141.599609 10202.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10207.000000 10141.599609 10207.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10212.719727 10141.599609 10212.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10217.000000 10141.599609 10217.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 10% stripe generation(cpu: 0:00:01.3, real: 0:00:01.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10222.719727 10141.599609 10222.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10227.000000 10141.599609 10227.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10232.719727 10141.599609 10232.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10237.000000 10141.599609 10237.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10242.719727 10141.599609 10242.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10247.000000 10141.599609 10247.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10252.719727 10141.599609 10252.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10257.000000 10141.599609 10257.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10262.719727 10141.599609 10262.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10267.000000 10141.599609 10267.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10272.719727 10141.599609 10272.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10277.000000 10141.599609 10277.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10282.719727 10141.599609 10282.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10287.000000 10141.599609 10287.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10292.719727 10141.599609 10292.719727 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10297.000000 10141.599609 10297.000000 10363.360352 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:23:18    345s] Type 'man IMPPP-354' for more detail.
[12/04 17:23:18    345s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:18    345s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/04 17:23:18    345s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:23:18    345s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:23:21    346s] <CMD> zoomBox 9638.06400 9769.81200 11377.06100 10644.01600
[12/04 17:23:21    346s] <CMD> zoomBox 9078.24800 9116.91200 12997.51100 11087.14900
[12/04 17:23:21    346s] <CMD> zoomBox 8686.35100 8672.00100 14110.93700 11398.97300
[12/04 17:23:23    346s] <CMD> uiSetTool ruler
[12/04 17:23:26    346s] <CMD> zoomBox 4312.94700 7508.36900 14704.75400 12732.39200
[12/04 17:23:27    346s] <CMD> zoomBox -3964.52300 5343.07700 15942.92000 15350.66700
[12/04 17:23:28    346s] <CMD> zoomBox -14916.04500 2676.62600 17499.90100 18972.31500
[12/04 17:23:29    347s] <CMD> zoomBox -25816.70900 33.81400 19049.65200 22588.40100
[12/04 17:23:30    347s] <CMD> fit
[12/04 17:23:32    347s] <CMD> zoomBox 5809.52900 1696.97400 25716.76900 11704.46200
[12/04 17:23:33    347s] <CMD> zoomBox 14517.71200 3104.33700 22025.72000 6878.65700
[12/04 17:23:34    347s] <CMD> zoomBox 16771.08000 3641.85500 20690.30900 5612.07500
[12/04 17:23:35    348s] <CMD> zoomBox 17847.65900 3962.28000 19893.52100 4990.74700
[12/04 17:23:36    348s] <CMD> zoomBox 18538.72900 4193.76700 19310.32700 4581.65400
[12/04 17:23:37    348s] <CMD> zoomBox 18729.45800 4263.62700 19132.23900 4466.10700
[12/04 17:23:38    348s] <CMD> zoomBox 18807.59000 4297.92600 19054.94800 4422.27400
[12/04 17:23:44    348s] <CMD> zoomBox 18536.52300 4202.76400 19094.01000 4483.01600
[12/04 17:23:45    349s] <CMD> zoomBox 17728.79000 3928.16800 19206.94800 4671.24700
[12/04 17:23:46    349s] <CMD> zoomBox 16913.94400 3651.15300 19320.88200 4861.13500
[12/04 17:23:47    349s] <CMD> fit
[12/04 17:24:19    351s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:24:19    351s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:24:19    351s] 
[12/04 17:24:19    351s] Stripes will stop at the boundary of the specified area.
[12/04 17:24:19    351s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:24:19    351s] Stripes will not extend to closest target.
[12/04 17:24:19    351s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:24:19    351s] Stripes will not be created over regions without power planning wires.
[12/04 17:24:19    351s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:24:19    351s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:24:19    351s] Offset for stripe breaking is set to 0.
[12/04 17:24:19    351s] <CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 10 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:24:19    351s] 
[12/04 17:24:19    351s] Initialize fgc environment(mem: 5380.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:19    351s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:19    351s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:21    353s] Loading via instances (cpu: 0:00:01.5, real: 0:00:02.0, peak mem: 5380.7M)
[12/04 17:24:21    353s] **WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
[12/04 17:24:21    353s] Starting stripe generation ...
[12/04 17:24:21    353s] Non-Default Mode Option Settings :
[12/04 17:24:21    353s]   NONE
[12/04 17:24:21    353s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:24:21    353s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10203.599609 10370.740234 10203.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10207.879883 10370.740234 10207.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10213.599609 10370.740234 10213.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10217.879883 10370.740234 10217.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 10% stripe generation(cpu: 0:00:00.9, real: 0:00:01.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10223.599609 10370.740234 10223.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10227.879883 10370.740234 10227.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10233.599609 10370.740234 10233.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10237.879883 10370.740234 10237.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10243.599609 10370.740234 10243.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10247.879883 10370.740234 10247.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10253.599609 10370.740234 10253.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10257.879883 10370.740234 10257.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10263.599609 10370.740234 10263.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10267.879883 10370.740234 10267.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10273.599609 10370.740234 10273.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10277.879883 10370.740234 10277.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10283.599609 10370.740234 10283.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10287.879883 10370.740234 10287.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10293.599609 10370.740234 10293.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10297.879883 10370.740234 10297.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:22    354s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:22    354s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:22    354s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/04 17:24:22    354s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:24:22    354s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5380.7M)
[12/04 17:24:26    354s] <CMD> zoomBox -5230.28500 3670.65600 22322.98900 17521.85100
[12/04 17:24:27    354s] <CMD> zoomBox 246.97700 6266.67900 17168.13300 14773.04500
[12/04 17:24:28    354s] <CMD> zoomBox 3186.32800 7297.28800 15411.86300 13443.13700
[12/04 17:24:29    355s] <CMD> zoomBox -1612.50900 5632.05500 18294.73300 15639.54400
[12/04 17:24:29    355s] <CMD> zoomBox -6384.95900 3981.46800 21168.31800 17832.66400
[12/04 17:24:30    355s] <CMD> zoomBox -22132.94200 -1465.09000 30650.48500 25069.45300
[12/04 17:24:34    355s] <CMD> zoomBox -7879.25200 7344.81000 19674.02900 21196.00800
[12/04 17:24:35    356s] <CMD> zoomBox -625.94500 8594.97100 16295.21500 17101.33900
[12/04 17:24:36    356s] <CMD> zoomBox 4773.51800 9196.09100 13606.47100 13636.46900
[12/04 17:24:36    356s] <CMD> zoomBox 7017.78300 9456.38500 12442.32200 12183.33300
[12/04 17:24:37    356s] <CMD> zoomBox 9418.54200 9950.12400 10896.68000 10693.19300
[12/04 17:24:53    357s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:24:53    357s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:24:53    357s] 
[12/04 17:24:53    357s] Stripes will stop at the boundary of the specified area.
[12/04 17:24:53    357s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:24:53    357s] Stripes will not extend to closest target.
[12/04 17:24:53    357s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:24:53    357s] Stripes will not be created over regions without power planning wires.
[12/04 17:24:53    357s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:24:53    357s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:24:53    357s] Offset for stripe breaking is set to 0.
[12/04 17:24:53    357s] <CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 1 -start_from bottom -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:24:53    357s] 
[12/04 17:24:53    357s] Initialize fgc environment(mem: 5339.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:53    357s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:53    357s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:54    359s] Loading via instances (cpu: 0:00:01.5, real: 0:00:01.0, peak mem: 5339.7M)
[12/04 17:24:54    359s] **WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
[12/04 17:24:54    359s] Starting stripe generation ...
[12/04 17:24:54    359s] Non-Default Mode Option Settings :
[12/04 17:24:54    359s]   NONE
[12/04 17:24:54    359s] **WARN: (IMPPP-385):	The set width(GND width+spacing(4+0.28) + VCC width(4)=8.28) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
[12/04 17:24:54    359s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:24:54    359s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10148.599609 10370.740234 10148.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.879883 10370.740234 10152.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10149.599609 10370.740234 10149.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10153.879883 10370.740234 10153.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10150.599609 10370.740234 10150.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10154.879883 10370.740234 10154.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10151.599609 10370.740234 10151.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10155.879883 10370.740234 10155.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.599609 10370.740234 10152.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10156.879883 10370.740234 10156.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10153.599609 10370.740234 10153.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.879883 10370.740234 10157.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10154.599609 10370.740234 10154.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    359s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10158.879883 10370.740234 10158.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    359s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10155.599609 10370.740234 10155.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    360s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10159.879883 10370.740234 10159.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    360s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10156.599609 10370.740234 10156.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    360s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10160.879883 10370.740234 10160.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    360s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.599609 10370.740234 10157.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    360s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10161.879883 10370.740234 10161.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:24:55    360s] Type 'man IMPPP-354' for more detail.
[12/04 17:24:55    360s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/04 17:24:55    360s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:24:55    360s] Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 5339.7M)
[12/04 17:24:55    360s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:55    360s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:56    360s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 5339.7M)
[12/04 17:24:56    360s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:56    360s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:56    360s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:56    360s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:24:56    361s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5339.7M)
[12/04 17:25:02    361s] <CMD> zoomBox 8935.08400 9750.71800 11766.73700 11174.20700
[12/04 17:25:02    361s] <CMD> zoomBox 8008.93500 9367.16100 13433.49400 12094.11900
[12/04 17:25:03    361s] <CMD> zoomBox 2835.88900 7224.78800 22743.22800 17232.32600
[12/04 17:25:04    362s] <CMD> zoomBox -1631.94900 5374.47100 30783.83000 21670.07600
[12/04 17:25:04    362s] <CMD> zoomBox -3675.20600 4528.27400 34461.00500 23699.57400
[12/04 17:25:07    362s] <CMD> fit
[12/04 17:25:10    362s] <CMD> getMultiCpuUsage -localCpu
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -quiet -area
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 17:25:10    362s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 17:25:23    363s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/04 17:25:23    363s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 17:25:23    363s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/04 17:25:23    363s] *** Begin SPECIAL ROUTE on Wed Dec  4 17:25:23 2024 ***
[12/04 17:25:23    363s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 17:25:23    363s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 17:25:23    363s] 
[12/04 17:25:23    363s] Begin option processing ...
[12/04 17:25:23    363s] srouteConnectPowerBump set to false
[12/04 17:25:23    363s] routeSelectNet set to "GND VCC"
[12/04 17:25:23    363s] routeSpecial set to true
[12/04 17:25:23    363s] srouteBottomLayerLimit set to 1
[12/04 17:25:23    363s] srouteBottomTargetLayerLimit set to 1
[12/04 17:25:23    363s] srouteConnectBlockPin set to false
[12/04 17:25:23    363s] srouteConnectConverterPin set to false
[12/04 17:25:23    363s] srouteConnectPadPin set to false
[12/04 17:25:23    363s] srouteConnectStripe set to false
[12/04 17:25:23    363s] srouteCrossoverViaBottomLayer set to 1
[12/04 17:25:23    363s] srouteCrossoverViaTopLayer set to 6
[12/04 17:25:23    363s] srouteFollowCorePinEnd set to 3
[12/04 17:25:23    363s] srouteFollowPadPin set to false
[12/04 17:25:23    363s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 17:25:23    363s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 17:25:23    363s] sroutePadPinAllPorts set to true
[12/04 17:25:23    363s] sroutePreserveExistingRoutes set to true
[12/04 17:25:23    363s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 17:25:23    363s] srouteStopBlockPin set to "nearestTarget"
[12/04 17:25:23    363s] srouteTopLayerLimit set to 6
[12/04 17:25:23    363s] srouteTopTargetLayerLimit set to 6
[12/04 17:25:23    363s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3812.00 megs.
[12/04 17:25:23    363s] 
[12/04 17:25:23    363s] Reading DB technology information...
[12/04 17:25:23    363s] Finished reading DB technology information.
[12/04 17:25:23    363s] Reading floorplan and netlist information...
[12/04 17:25:24    364s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[12/04 17:25:25    365s] Finished reading floorplan and netlist information.
[12/04 17:25:25    365s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 17:25:25    365s] Read in 402 macros, 99 used
[12/04 17:25:25    365s] Read in 215 components
[12/04 17:25:25    365s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 17:25:25    365s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 17:25:25    365s] Read in 88 logical pins
[12/04 17:25:25    365s] Read in 88 nets
[12/04 17:25:25    365s] Read in 2 special nets, 2 routed
[12/04 17:25:25    365s] Read in 198 terminals
[12/04 17:25:25    365s] 2 nets selected.
[12/04 17:25:25    365s] 
[12/04 17:25:25    365s] Begin power routing ...
[12/04 17:25:27    367s] CPU time for FollowPin 0 seconds
[12/04 17:25:27    367s] CPU time for FollowPin 0 seconds
[12/04 17:25:31    371s]   Number of Core ports routed: 90
[12/04 17:25:31    371s]   Number of Followpin connections: 45
[12/04 17:25:31    371s] End power routing: cpu: 0:00:06, real: 0:00:06, peak: 3814.00 megs.
[12/04 17:25:31    371s] 
[12/04 17:25:31    371s] 
[12/04 17:25:31    371s] 
[12/04 17:25:31    371s]  Begin updating DB with routing results ...
[12/04 17:25:31    371s]  Updating DB with 0 via definition ...
[12/04 17:25:31    372s] sroute created 135 wires.
[12/04 17:25:31    372s] ViaGen created 40500 vias, deleted 0 via to avoid violation.
[12/04 17:25:31    372s] +--------+----------------+----------------+
[12/04 17:25:31    372s] |  Layer |     Created    |     Deleted    |
[12/04 17:25:31    372s] +--------+----------------+----------------+
[12/04 17:25:31    372s] | metal1 |       135      |       NA       |
[12/04 17:25:31    372s] |   via  |      40500     |        0       |
[12/04 17:25:31    372s] +--------+----------------+----------------+
[12/04 17:25:42    372s] <CMD> zoomBox -8834.53600 767.54900 29301.48100 19938.75200
[12/04 17:25:43    372s] <CMD> zoomBox -5955.41700 2174.43100 26460.19900 18469.95400
[12/04 17:25:44    372s] <CMD> zoomBox 5159.78500 7423.92400 15551.49200 12647.89700
[12/04 17:25:44    373s] <CMD> zoomBox 5948.06800 7788.54000 14781.01900 12228.91700
[12/04 17:25:46    373s] <CMD> zoomBox 7190.59000 8270.51500 13572.39700 11478.68700
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -quiet -area
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 17:25:58    374s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 17:26:00    374s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 17:26:00    374s] <CMD> verify_drc
[12/04 17:26:00    374s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 17:26:00    374s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 17:26:00    374s]  *** Starting Verify DRC (MEM: 2707.6) ***
[12/04 17:26:00    374s] 
[12/04 17:26:00    374s] #create default rule from bind_ndr_rule rule=0x7f8850c950e0 0x7f87ce2ec018
[12/04 17:26:00    374s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 17:26:00    374s]   VERIFY DRC ...... Starting Verification
[12/04 17:26:00    374s]   VERIFY DRC ...... Initializing
[12/04 17:26:00    374s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 17:26:00    374s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 17:26:00    374s]   VERIFY DRC ...... Using new threading
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 272.640 272.640} 1 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {272.640 0.000 545.280 272.640} 2 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {545.280 0.000 817.920 272.640} 3 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {817.920 0.000 1090.560 272.640} 4 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1090.560 0.000 1363.200 272.640} 5 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1363.200 0.000 1635.840 272.640} 6 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1635.840 0.000 1908.480 272.640} 7 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1908.480 0.000 2181.120 272.640} 8 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2181.120 0.000 2453.760 272.640} 9 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2453.760 0.000 2726.400 272.640} 10 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2726.400 0.000 2999.040 272.640} 11 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2999.040 0.000 3271.680 272.640} 12 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3271.680 0.000 3544.320 272.640} 13 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3544.320 0.000 3816.960 272.640} 14 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3816.960 0.000 4089.600 272.640} 15 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4089.600 0.000 4362.240 272.640} 16 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4362.240 0.000 4634.880 272.640} 17 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4634.880 0.000 4907.520 272.640} 18 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4907.520 0.000 5180.160 272.640} 19 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5180.160 0.000 5452.800 272.640} 20 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5452.800 0.000 5725.440 272.640} 21 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5725.440 0.000 5998.080 272.640} 22 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5998.080 0.000 6270.720 272.640} 23 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6270.720 0.000 6543.360 272.640} 24 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6543.360 0.000 6816.000 272.640} 25 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6816.000 0.000 7088.640 272.640} 26 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7088.640 0.000 7361.280 272.640} 27 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7361.280 0.000 7633.920 272.640} 28 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7633.920 0.000 7906.560 272.640} 29 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7906.560 0.000 8179.200 272.640} 30 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8179.200 0.000 8451.840 272.640} 31 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8451.840 0.000 8724.480 272.640} 32 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8724.480 0.000 8997.120 272.640} 33 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8997.120 0.000 9269.760 272.640} 34 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9269.760 0.000 9542.400 272.640} 35 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9542.400 0.000 9815.040 272.640} 36 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9815.040 0.000 10087.680 272.640} 37 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10087.680 0.000 10360.320 272.640} 38 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10360.320 0.000 10632.960 272.640} 39 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10632.960 0.000 10905.600 272.640} 40 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10905.600 0.000 11178.240 272.640} 41 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11178.240 0.000 11450.880 272.640} 42 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11450.880 0.000 11723.520 272.640} 43 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11723.520 0.000 11996.160 272.640} 44 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11996.160 0.000 12268.800 272.640} 45 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12268.800 0.000 12541.440 272.640} 46 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12541.440 0.000 12814.080 272.640} 47 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12814.080 0.000 13086.720 272.640} 48 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13086.720 0.000 13359.360 272.640} 49 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13359.360 0.000 13632.000 272.640} 50 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13632.000 0.000 13904.640 272.640} 51 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13904.640 0.000 14177.280 272.640} 52 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14177.280 0.000 14449.920 272.640} 53 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14449.920 0.000 14722.560 272.640} 54 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14722.560 0.000 14995.200 272.640} 55 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14995.200 0.000 15267.840 272.640} 56 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15267.840 0.000 15540.480 272.640} 57 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15540.480 0.000 15813.120 272.640} 58 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15813.120 0.000 16085.760 272.640} 59 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16085.760 0.000 16358.400 272.640} 60 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16358.400 0.000 16631.039 272.640} 61 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16631.039 0.000 16903.680 272.640} 62 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16903.680 0.000 17176.320 272.640} 63 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17176.320 0.000 17448.961 272.640} 64 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17448.961 0.000 17721.600 272.640} 65 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17721.600 0.000 17994.240 272.640} 66 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17994.240 0.000 18266.881 272.640} 67 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18266.881 0.000 18539.520 272.640} 68 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18539.520 0.000 18812.160 272.640} 69 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18812.160 0.000 19084.801 272.640} 70 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19084.801 0.000 19357.439 272.640} 71 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19357.439 0.000 19630.080 272.640} 72 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19630.080 0.000 19902.721 272.640} 73 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19902.721 0.000 20175.359 272.640} 74 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {20175.359 0.000 20448.000 272.640} 75 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {20448.000 0.000 20511.461 272.640} 76 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {0.000 272.640 272.640 545.280} 77 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {272.640 272.640 545.280 545.280} 78 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {545.280 272.640 817.920 545.280} 79 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {817.920 272.640 1090.560 545.280} 80 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1090.560 272.640 1363.200 545.280} 81 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1363.200 272.640 1635.840 545.280} 82 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1635.840 272.640 1908.480 545.280} 83 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1908.480 272.640 2181.120 545.280} 84 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2181.120 272.640 2453.760 545.280} 85 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2453.760 272.640 2726.400 545.280} 86 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2726.400 272.640 2999.040 545.280} 87 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2999.040 272.640 3271.680 545.280} 88 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3271.680 272.640 3544.320 545.280} 89 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3544.320 272.640 3816.960 545.280} 90 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3816.960 272.640 4089.600 545.280} 91 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4089.600 272.640 4362.240 545.280} 92 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4362.240 272.640 4634.880 545.280} 93 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4634.880 272.640 4907.520 545.280} 94 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4907.520 272.640 5180.160 545.280} 95 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5180.160 272.640 5452.800 545.280} 96 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5452.800 272.640 5725.440 545.280} 97 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5725.440 272.640 5998.080 545.280} 98 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5998.080 272.640 6270.720 545.280} 99 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6270.720 272.640 6543.360 545.280} 100 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6543.360 272.640 6816.000 545.280} 101 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6816.000 272.640 7088.640 545.280} 102 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7088.640 272.640 7361.280 545.280} 103 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7361.280 272.640 7633.920 545.280} 104 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7633.920 272.640 7906.560 545.280} 105 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7906.560 272.640 8179.200 545.280} 106 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8179.200 272.640 8451.840 545.280} 107 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8451.840 272.640 8724.480 545.280} 108 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8724.480 272.640 8997.120 545.280} 109 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8997.120 272.640 9269.760 545.280} 110 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9269.760 272.640 9542.400 545.280} 111 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9542.400 272.640 9815.040 545.280} 112 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9815.040 272.640 10087.680 545.280} 113 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10087.680 272.640 10360.320 545.280} 114 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10360.320 272.640 10632.960 545.280} 115 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10632.960 272.640 10905.600 545.280} 116 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10905.600 272.640 11178.240 545.280} 117 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11178.240 272.640 11450.880 545.280} 118 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11450.880 272.640 11723.520 545.280} 119 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11723.520 272.640 11996.160 545.280} 120 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11996.160 272.640 12268.800 545.280} 121 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12268.800 272.640 12541.440 545.280} 122 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12541.440 272.640 12814.080 545.280} 123 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12814.080 272.640 13086.720 545.280} 124 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13086.720 272.640 13359.360 545.280} 125 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13359.360 272.640 13632.000 545.280} 126 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13632.000 272.640 13904.640 545.280} 127 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13904.640 272.640 14177.280 545.280} 128 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14177.280 272.640 14449.920 545.280} 129 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14449.920 272.640 14722.560 545.280} 130 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14722.560 272.640 14995.200 545.280} 131 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14995.200 272.640 15267.840 545.280} 132 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15267.840 272.640 15540.480 545.280} 133 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15540.480 272.640 15813.120 545.280} 134 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15813.120 272.640 16085.760 545.280} 135 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16085.760 272.640 16358.400 545.280} 136 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16358.400 272.640 16631.039 545.280} 137 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16631.039 272.640 16903.680 545.280} 138 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16903.680 272.640 17176.320 545.280} 139 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17176.320 272.640 17448.961 545.280} 140 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17448.961 272.640 17721.600 545.280} 141 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17721.600 272.640 17994.240 545.280} 142 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17994.240 272.640 18266.881 545.280} 143 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18266.881 272.640 18539.520 545.280} 144 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18539.520 272.640 18812.160 545.280} 145 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18812.160 272.640 19084.801 545.280} 146 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19084.801 272.640 19357.439 545.280} 147 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19357.439 272.640 19630.080 545.280} 148 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19630.080 272.640 19902.721 545.280} 149 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19902.721 272.640 20175.359 545.280} 150 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {20175.359 272.640 20448.000 545.280} 151 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {20448.000 272.640 20511.461 545.280} 152 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {0.000 545.280 272.640 817.920} 153 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {272.640 545.280 545.280 817.920} 154 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {545.280 545.280 817.920 817.920} 155 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {817.920 545.280 1090.560 817.920} 156 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1090.560 545.280 1363.200 817.920} 157 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1363.200 545.280 1635.840 817.920} 158 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1635.840 545.280 1908.480 817.920} 159 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1908.480 545.280 2181.120 817.920} 160 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2181.120 545.280 2453.760 817.920} 161 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2453.760 545.280 2726.400 817.920} 162 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2726.400 545.280 2999.040 817.920} 163 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {2999.040 545.280 3271.680 817.920} 164 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3271.680 545.280 3544.320 817.920} 165 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3544.320 545.280 3816.960 817.920} 166 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {3816.960 545.280 4089.600 817.920} 167 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4089.600 545.280 4362.240 817.920} 168 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4362.240 545.280 4634.880 817.920} 169 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4634.880 545.280 4907.520 817.920} 170 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {4907.520 545.280 5180.160 817.920} 171 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5180.160 545.280 5452.800 817.920} 172 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5452.800 545.280 5725.440 817.920} 173 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5725.440 545.280 5998.080 817.920} 174 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {5998.080 545.280 6270.720 817.920} 175 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6270.720 545.280 6543.360 817.920} 176 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6543.360 545.280 6816.000 817.920} 177 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {6816.000 545.280 7088.640 817.920} 178 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7088.640 545.280 7361.280 817.920} 179 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7361.280 545.280 7633.920 817.920} 180 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7633.920 545.280 7906.560 817.920} 181 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {7906.560 545.280 8179.200 817.920} 182 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8179.200 545.280 8451.840 817.920} 183 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8451.840 545.280 8724.480 817.920} 184 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8724.480 545.280 8997.120 817.920} 185 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {8997.120 545.280 9269.760 817.920} 186 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9269.760 545.280 9542.400 817.920} 187 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9542.400 545.280 9815.040 817.920} 188 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {9815.040 545.280 10087.680 817.920} 189 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10087.680 545.280 10360.320 817.920} 190 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10360.320 545.280 10632.960 817.920} 191 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10632.960 545.280 10905.600 817.920} 192 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {10905.600 545.280 11178.240 817.920} 193 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11178.240 545.280 11450.880 817.920} 194 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11450.880 545.280 11723.520 817.920} 195 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11723.520 545.280 11996.160 817.920} 196 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {11996.160 545.280 12268.800 817.920} 197 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12268.800 545.280 12541.440 817.920} 198 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12541.440 545.280 12814.080 817.920} 199 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {12814.080 545.280 13086.720 817.920} 200 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13086.720 545.280 13359.360 817.920} 201 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13359.360 545.280 13632.000 817.920} 202 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13632.000 545.280 13904.640 817.920} 203 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {13904.640 545.280 14177.280 817.920} 204 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14177.280 545.280 14449.920 817.920} 205 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14449.920 545.280 14722.560 817.920} 206 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14722.560 545.280 14995.200 817.920} 207 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {14995.200 545.280 15267.840 817.920} 208 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15267.840 545.280 15540.480 817.920} 209 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15540.480 545.280 15813.120 817.920} 210 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {15813.120 545.280 16085.760 817.920} 211 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16085.760 545.280 16358.400 817.920} 212 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16358.400 545.280 16631.039 817.920} 213 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16631.039 545.280 16903.680 817.920} 214 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {16903.680 545.280 17176.320 817.920} 215 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17176.320 545.280 17448.961 817.920} 216 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17448.961 545.280 17721.600 817.920} 217 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17721.600 545.280 17994.240 817.920} 218 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {17994.240 545.280 18266.881 817.920} 219 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18266.881 545.280 18539.520 817.920} 220 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18539.520 545.280 18812.160 817.920} 221 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {18812.160 545.280 19084.801 817.920} 222 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19084.801 545.280 19357.439 817.920} 223 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19357.439 545.280 19630.080 817.920} 224 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19630.080 545.280 19902.721 817.920} 225 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {19902.721 545.280 20175.359 817.920} 226 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {20175.359 545.280 20448.000 817.920} 227 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {20448.000 545.280 20511.461 817.920} 228 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {0.000 817.920 272.640 1090.560} 229 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {272.640 817.920 545.280 1090.560} 230 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {545.280 817.920 817.920 1090.560} 231 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {817.920 817.920 1090.560 1090.560} 232 of 5776
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[12/04 17:26:00    374s]   VERIFY DRC ...... Sub-Area: {1090.560 817.920 1363.200 1090.560} 233 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {1363.200 817.920 1635.840 1090.560} 234 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {1635.840 817.920 1908.480 1090.560} 235 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {1908.480 817.920 2181.120 1090.560} 236 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {2181.120 817.920 2453.760 1090.560} 237 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {2453.760 817.920 2726.400 1090.560} 238 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {2726.400 817.920 2999.040 1090.560} 239 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {2999.040 817.920 3271.680 1090.560} 240 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {3271.680 817.920 3544.320 1090.560} 241 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {3544.320 817.920 3816.960 1090.560} 242 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {3816.960 817.920 4089.600 1090.560} 243 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {4089.600 817.920 4362.240 1090.560} 244 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {4362.240 817.920 4634.880 1090.560} 245 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {4634.880 817.920 4907.520 1090.560} 246 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {4907.520 817.920 5180.160 1090.560} 247 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {5180.160 817.920 5452.800 1090.560} 248 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {5452.800 817.920 5725.440 1090.560} 249 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {5725.440 817.920 5998.080 1090.560} 250 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {5998.080 817.920 6270.720 1090.560} 251 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {6270.720 817.920 6543.360 1090.560} 252 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {6543.360 817.920 6816.000 1090.560} 253 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {6816.000 817.920 7088.640 1090.560} 254 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {7088.640 817.920 7361.280 1090.560} 255 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {7361.280 817.920 7633.920 1090.560} 256 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {7633.920 817.920 7906.560 1090.560} 257 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {7906.560 817.920 8179.200 1090.560} 258 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {8179.200 817.920 8451.840 1090.560} 259 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {8451.840 817.920 8724.480 1090.560} 260 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {8724.480 817.920 8997.120 1090.560} 261 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {8997.120 817.920 9269.760 1090.560} 262 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {9269.760 817.920 9542.400 1090.560} 263 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {9542.400 817.920 9815.040 1090.560} 264 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {9815.040 817.920 10087.680 1090.560} 265 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {10087.680 817.920 10360.320 1090.560} 266 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {10360.320 817.920 10632.960 1090.560} 267 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {10632.960 817.920 10905.600 1090.560} 268 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {10905.600 817.920 11178.240 1090.560} 269 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {11178.240 817.920 11450.880 1090.560} 270 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {11450.880 817.920 11723.520 1090.560} 271 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {11723.520 817.920 11996.160 1090.560} 272 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {11996.160 817.920 12268.800 1090.560} 273 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {12268.800 817.920 12541.440 1090.560} 274 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {12541.440 817.920 12814.080 1090.560} 275 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {12814.080 817.920 13086.720 1090.560} 276 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {13086.720 817.920 13359.360 1090.560} 277 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {13359.360 817.920 13632.000 1090.560} 278 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {13632.000 817.920 13904.640 1090.560} 279 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {13904.640 817.920 14177.280 1090.560} 280 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {14177.280 817.920 14449.920 1090.560} 281 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {14449.920 817.920 14722.560 1090.560} 282 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {14722.560 817.920 14995.200 1090.560} 283 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {14995.200 817.920 15267.840 1090.560} 284 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {15267.840 817.920 15540.480 1090.560} 285 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {15540.480 817.920 15813.120 1090.560} 286 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {15813.120 817.920 16085.760 1090.560} 287 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {16085.760 817.920 16358.400 1090.560} 288 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {16358.400 817.920 16631.039 1090.560} 289 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {16631.039 817.920 16903.680 1090.560} 290 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {16903.680 817.920 17176.320 1090.560} 291 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {17176.320 817.920 17448.961 1090.560} 292 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {17448.961 817.920 17721.600 1090.560} 293 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {17721.600 817.920 17994.240 1090.560} 294 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {17994.240 817.920 18266.881 1090.560} 295 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {18266.881 817.920 18539.520 1090.560} 296 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {18539.520 817.920 18812.160 1090.560} 297 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {18812.160 817.920 19084.801 1090.560} 298 of 5776
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[12/04 17:26:01    374s]   VERIFY DRC ...... Sub-Area: {19084.801 817.920 19357.439 1090.560} 299 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {19357.439 817.920 19630.080 1090.560} 300 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {19630.080 817.920 19902.721 1090.560} 301 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {19902.721 817.920 20175.359 1090.560} 302 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {20175.359 817.920 20448.000 1090.560} 303 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {20448.000 817.920 20511.461 1090.560} 304 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {0.000 1090.560 272.640 1363.200} 305 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {272.640 1090.560 545.280 1363.200} 306 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {545.280 1090.560 817.920 1363.200} 307 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {817.920 1090.560 1090.560 1363.200} 308 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {1090.560 1090.560 1363.200 1363.200} 309 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {1363.200 1090.560 1635.840 1363.200} 310 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {1635.840 1090.560 1908.480 1363.200} 311 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {1908.480 1090.560 2181.120 1363.200} 312 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {2181.120 1090.560 2453.760 1363.200} 313 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {2453.760 1090.560 2726.400 1363.200} 314 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {2726.400 1090.560 2999.040 1363.200} 315 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {2999.040 1090.560 3271.680 1363.200} 316 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {3271.680 1090.560 3544.320 1363.200} 317 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {3544.320 1090.560 3816.960 1363.200} 318 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {3816.960 1090.560 4089.600 1363.200} 319 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {4089.600 1090.560 4362.240 1363.200} 320 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {4362.240 1090.560 4634.880 1363.200} 321 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {4634.880 1090.560 4907.520 1363.200} 322 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {4907.520 1090.560 5180.160 1363.200} 323 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {5180.160 1090.560 5452.800 1363.200} 324 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {5452.800 1090.560 5725.440 1363.200} 325 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 325 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {5725.440 1090.560 5998.080 1363.200} 326 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 326 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {5998.080 1090.560 6270.720 1363.200} 327 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 327 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {6270.720 1090.560 6543.360 1363.200} 328 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 328 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {6543.360 1090.560 6816.000 1363.200} 329 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 329 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {6816.000 1090.560 7088.640 1363.200} 330 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 330 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {7088.640 1090.560 7361.280 1363.200} 331 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 331 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {7361.280 1090.560 7633.920 1363.200} 332 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 332 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {7633.920 1090.560 7906.560 1363.200} 333 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 333 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {7906.560 1090.560 8179.200 1363.200} 334 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 334 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {8179.200 1090.560 8451.840 1363.200} 335 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 335 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {8451.840 1090.560 8724.480 1363.200} 336 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 336 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {8724.480 1090.560 8997.120 1363.200} 337 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 337 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {8997.120 1090.560 9269.760 1363.200} 338 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 338 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {9269.760 1090.560 9542.400 1363.200} 339 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 339 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {9542.400 1090.560 9815.040 1363.200} 340 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 340 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {9815.040 1090.560 10087.680 1363.200} 341 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 341 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {10087.680 1090.560 10360.320 1363.200} 342 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 342 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {10360.320 1090.560 10632.960 1363.200} 343 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 343 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {10632.960 1090.560 10905.600 1363.200} 344 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 344 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {10905.600 1090.560 11178.240 1363.200} 345 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 345 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {11178.240 1090.560 11450.880 1363.200} 346 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 346 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {11450.880 1090.560 11723.520 1363.200} 347 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 347 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {11723.520 1090.560 11996.160 1363.200} 348 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 348 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {11996.160 1090.560 12268.800 1363.200} 349 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 349 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {12268.800 1090.560 12541.440 1363.200} 350 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 350 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {12541.440 1090.560 12814.080 1363.200} 351 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 351 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {12814.080 1090.560 13086.720 1363.200} 352 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 352 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {13086.720 1090.560 13359.360 1363.200} 353 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 353 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {13359.360 1090.560 13632.000 1363.200} 354 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 354 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {13632.000 1090.560 13904.640 1363.200} 355 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 355 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {13904.640 1090.560 14177.280 1363.200} 356 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 356 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {14177.280 1090.560 14449.920 1363.200} 357 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 357 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {14449.920 1090.560 14722.560 1363.200} 358 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 358 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {14722.560 1090.560 14995.200 1363.200} 359 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 359 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {14995.200 1090.560 15267.840 1363.200} 360 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 360 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {15267.840 1090.560 15540.480 1363.200} 361 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 361 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {15540.480 1090.560 15813.120 1363.200} 362 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 362 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {15813.120 1090.560 16085.760 1363.200} 363 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 363 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {16085.760 1090.560 16358.400 1363.200} 364 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 364 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {16358.400 1090.560 16631.039 1363.200} 365 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 365 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {16631.039 1090.560 16903.680 1363.200} 366 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 366 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {16903.680 1090.560 17176.320 1363.200} 367 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 367 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {17176.320 1090.560 17448.961 1363.200} 368 of 5776
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area : 368 complete 0 Viols.
[12/04 17:26:01    375s]   VERIFY DRC ...... Sub-Area: {17448.961 1090.560 17721.600 1363.200} 369 of 5776
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area : 369 complete 0 Viols.
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area: {17721.600 1090.560 17994.240 1363.200} 370 of 5776
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area : 370 complete 0 Viols.
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area: {17994.240 1090.560 18266.881 1363.200} 371 of 5776
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area : 371 complete 0 Viols.
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area: {18266.881 1090.560 18539.520 1363.200} 372 of 5776
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area : 372 complete 0 Viols.
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area: {18539.520 1090.560 18812.160 1363.200} 373 of 5776
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area : 373 complete 0 Viols.
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area: {18812.160 1090.560 19084.801 1363.200} 374 of 5776
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area : 374 complete 0 Viols.
[12/04 17:26:02    375s]   VERIFY DRC ...... Sub-Area: {19084.801 1090.560 19357.439 1363.200} 375 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 375 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {19357.439 1090.560 19630.080 1363.200} 376 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 376 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {19630.080 1090.560 19902.721 1363.200} 377 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 377 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {19902.721 1090.560 20175.359 1363.200} 378 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 378 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {20175.359 1090.560 20448.000 1363.200} 379 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 379 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {20448.000 1090.560 20511.461 1363.200} 380 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 380 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {0.000 1363.200 272.640 1635.840} 381 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 381 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {272.640 1363.200 545.280 1635.840} 382 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 382 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {545.280 1363.200 817.920 1635.840} 383 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 383 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {817.920 1363.200 1090.560 1635.840} 384 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 384 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {1090.560 1363.200 1363.200 1635.840} 385 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 385 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {1363.200 1363.200 1635.840 1635.840} 386 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 386 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {1635.840 1363.200 1908.480 1635.840} 387 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 387 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {1908.480 1363.200 2181.120 1635.840} 388 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 388 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {2181.120 1363.200 2453.760 1635.840} 389 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 389 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {2453.760 1363.200 2726.400 1635.840} 390 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 390 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {2726.400 1363.200 2999.040 1635.840} 391 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 391 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {2999.040 1363.200 3271.680 1635.840} 392 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 392 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {3271.680 1363.200 3544.320 1635.840} 393 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 393 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {3544.320 1363.200 3816.960 1635.840} 394 of 5776
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area : 394 complete 0 Viols.
[12/04 17:26:02    376s]   VERIFY DRC ...... Sub-Area: {3816.960 1363.200 4089.600 1635.840} 395 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 395 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {4089.600 1363.200 4362.240 1635.840} 396 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 396 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {4362.240 1363.200 4634.880 1635.840} 397 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 397 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {4634.880 1363.200 4907.520 1635.840} 398 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 398 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {4907.520 1363.200 5180.160 1635.840} 399 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 399 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {5180.160 1363.200 5452.800 1635.840} 400 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 400 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {5452.800 1363.200 5725.440 1635.840} 401 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 401 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {5725.440 1363.200 5998.080 1635.840} 402 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 402 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {5998.080 1363.200 6270.720 1635.840} 403 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 403 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {6270.720 1363.200 6543.360 1635.840} 404 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 404 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {6543.360 1363.200 6816.000 1635.840} 405 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 405 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {6816.000 1363.200 7088.640 1635.840} 406 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 406 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {7088.640 1363.200 7361.280 1635.840} 407 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 407 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {7361.280 1363.200 7633.920 1635.840} 408 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 408 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {7633.920 1363.200 7906.560 1635.840} 409 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 409 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {7906.560 1363.200 8179.200 1635.840} 410 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 410 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {8179.200 1363.200 8451.840 1635.840} 411 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 411 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {8451.840 1363.200 8724.480 1635.840} 412 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 412 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {8724.480 1363.200 8997.120 1635.840} 413 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 413 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {8997.120 1363.200 9269.760 1635.840} 414 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 414 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {9269.760 1363.200 9542.400 1635.840} 415 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 415 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {9542.400 1363.200 9815.040 1635.840} 416 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 416 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {9815.040 1363.200 10087.680 1635.840} 417 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 417 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {10087.680 1363.200 10360.320 1635.840} 418 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 418 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {10360.320 1363.200 10632.960 1635.840} 419 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 419 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {10632.960 1363.200 10905.600 1635.840} 420 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 420 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {10905.600 1363.200 11178.240 1635.840} 421 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 421 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {11178.240 1363.200 11450.880 1635.840} 422 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 422 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {11450.880 1363.200 11723.520 1635.840} 423 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 423 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {11723.520 1363.200 11996.160 1635.840} 424 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 424 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {11996.160 1363.200 12268.800 1635.840} 425 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 425 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {12268.800 1363.200 12541.440 1635.840} 426 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 426 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {12541.440 1363.200 12814.080 1635.840} 427 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 427 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {12814.080 1363.200 13086.720 1635.840} 428 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 428 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {13086.720 1363.200 13359.360 1635.840} 429 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 429 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {13359.360 1363.200 13632.000 1635.840} 430 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 430 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {13632.000 1363.200 13904.640 1635.840} 431 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 431 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {13904.640 1363.200 14177.280 1635.840} 432 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 432 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {14177.280 1363.200 14449.920 1635.840} 433 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 433 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {14449.920 1363.200 14722.560 1635.840} 434 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 434 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {14722.560 1363.200 14995.200 1635.840} 435 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 435 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {14995.200 1363.200 15267.840 1635.840} 436 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 436 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {15267.840 1363.200 15540.480 1635.840} 437 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 437 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {15540.480 1363.200 15813.120 1635.840} 438 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 438 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {15813.120 1363.200 16085.760 1635.840} 439 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 439 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {16085.760 1363.200 16358.400 1635.840} 440 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 440 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {16358.400 1363.200 16631.039 1635.840} 441 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 441 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {16631.039 1363.200 16903.680 1635.840} 442 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 442 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {16903.680 1363.200 17176.320 1635.840} 443 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 443 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {17176.320 1363.200 17448.961 1635.840} 444 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 444 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {17448.961 1363.200 17721.600 1635.840} 445 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 445 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {17721.600 1363.200 17994.240 1635.840} 446 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 446 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {17994.240 1363.200 18266.881 1635.840} 447 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 447 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {18266.881 1363.200 18539.520 1635.840} 448 of 5776
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area : 448 complete 0 Viols.
[12/04 17:26:03    376s]   VERIFY DRC ...... Sub-Area: {18539.520 1363.200 18812.160 1635.840} 449 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 449 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {18812.160 1363.200 19084.801 1635.840} 450 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 450 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {19084.801 1363.200 19357.439 1635.840} 451 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 451 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {19357.439 1363.200 19630.080 1635.840} 452 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 452 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {19630.080 1363.200 19902.721 1635.840} 453 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 453 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {19902.721 1363.200 20175.359 1635.840} 454 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 454 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {20175.359 1363.200 20448.000 1635.840} 455 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 455 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {20448.000 1363.200 20511.461 1635.840} 456 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 456 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {0.000 1635.840 272.640 1908.480} 457 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 457 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {272.640 1635.840 545.280 1908.480} 458 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 458 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {545.280 1635.840 817.920 1908.480} 459 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 459 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {817.920 1635.840 1090.560 1908.480} 460 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 460 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {1090.560 1635.840 1363.200 1908.480} 461 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 461 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {1363.200 1635.840 1635.840 1908.480} 462 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 462 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {1635.840 1635.840 1908.480 1908.480} 463 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 463 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {1908.480 1635.840 2181.120 1908.480} 464 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 464 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {2181.120 1635.840 2453.760 1908.480} 465 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 465 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {2453.760 1635.840 2726.400 1908.480} 466 of 5776
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area : 466 complete 0 Viols.
[12/04 17:26:03    377s]   VERIFY DRC ...... Sub-Area: {2726.400 1635.840 2999.040 1908.480} 467 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 467 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {2999.040 1635.840 3271.680 1908.480} 468 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 468 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {3271.680 1635.840 3544.320 1908.480} 469 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 469 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {3544.320 1635.840 3816.960 1908.480} 470 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 470 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {3816.960 1635.840 4089.600 1908.480} 471 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 471 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {4089.600 1635.840 4362.240 1908.480} 472 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 472 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {4362.240 1635.840 4634.880 1908.480} 473 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 473 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {4634.880 1635.840 4907.520 1908.480} 474 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 474 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {4907.520 1635.840 5180.160 1908.480} 475 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 475 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {5180.160 1635.840 5452.800 1908.480} 476 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 476 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {5452.800 1635.840 5725.440 1908.480} 477 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 477 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {5725.440 1635.840 5998.080 1908.480} 478 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 478 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {5998.080 1635.840 6270.720 1908.480} 479 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 479 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {6270.720 1635.840 6543.360 1908.480} 480 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 480 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {6543.360 1635.840 6816.000 1908.480} 481 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 481 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {6816.000 1635.840 7088.640 1908.480} 482 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 482 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {7088.640 1635.840 7361.280 1908.480} 483 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 483 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {7361.280 1635.840 7633.920 1908.480} 484 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 484 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {7633.920 1635.840 7906.560 1908.480} 485 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 485 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {7906.560 1635.840 8179.200 1908.480} 486 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 486 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {8179.200 1635.840 8451.840 1908.480} 487 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 487 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {8451.840 1635.840 8724.480 1908.480} 488 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 488 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {8724.480 1635.840 8997.120 1908.480} 489 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 489 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {8997.120 1635.840 9269.760 1908.480} 490 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 490 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {9269.760 1635.840 9542.400 1908.480} 491 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 491 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {9542.400 1635.840 9815.040 1908.480} 492 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 492 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {9815.040 1635.840 10087.680 1908.480} 493 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 493 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {10087.680 1635.840 10360.320 1908.480} 494 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 494 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {10360.320 1635.840 10632.960 1908.480} 495 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 495 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {10632.960 1635.840 10905.600 1908.480} 496 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 496 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {10905.600 1635.840 11178.240 1908.480} 497 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 497 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {11178.240 1635.840 11450.880 1908.480} 498 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 498 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {11450.880 1635.840 11723.520 1908.480} 499 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 499 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {11723.520 1635.840 11996.160 1908.480} 500 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 500 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {11996.160 1635.840 12268.800 1908.480} 501 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 501 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {12268.800 1635.840 12541.440 1908.480} 502 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 502 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {12541.440 1635.840 12814.080 1908.480} 503 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 503 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {12814.080 1635.840 13086.720 1908.480} 504 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 504 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {13086.720 1635.840 13359.360 1908.480} 505 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 505 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {13359.360 1635.840 13632.000 1908.480} 506 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 506 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {13632.000 1635.840 13904.640 1908.480} 507 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 507 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {13904.640 1635.840 14177.280 1908.480} 508 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 508 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {14177.280 1635.840 14449.920 1908.480} 509 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 509 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {14449.920 1635.840 14722.560 1908.480} 510 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 510 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {14722.560 1635.840 14995.200 1908.480} 511 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 511 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {14995.200 1635.840 15267.840 1908.480} 512 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 512 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {15267.840 1635.840 15540.480 1908.480} 513 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 513 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {15540.480 1635.840 15813.120 1908.480} 514 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 514 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {15813.120 1635.840 16085.760 1908.480} 515 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 515 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {16085.760 1635.840 16358.400 1908.480} 516 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 516 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {16358.400 1635.840 16631.039 1908.480} 517 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 517 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {16631.039 1635.840 16903.680 1908.480} 518 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 518 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {16903.680 1635.840 17176.320 1908.480} 519 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 519 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {17176.320 1635.840 17448.961 1908.480} 520 of 5776
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area : 520 complete 0 Viols.
[12/04 17:26:04    377s]   VERIFY DRC ...... Sub-Area: {17448.961 1635.840 17721.600 1908.480} 521 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 521 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {17721.600 1635.840 17994.240 1908.480} 522 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 522 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {17994.240 1635.840 18266.881 1908.480} 523 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 523 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {18266.881 1635.840 18539.520 1908.480} 524 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 524 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {18539.520 1635.840 18812.160 1908.480} 525 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 525 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {18812.160 1635.840 19084.801 1908.480} 526 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 526 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {19084.801 1635.840 19357.439 1908.480} 527 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 527 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {19357.439 1635.840 19630.080 1908.480} 528 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 528 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {19630.080 1635.840 19902.721 1908.480} 529 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 529 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {19902.721 1635.840 20175.359 1908.480} 530 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 530 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {20175.359 1635.840 20448.000 1908.480} 531 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 531 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {20448.000 1635.840 20511.461 1908.480} 532 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 532 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {0.000 1908.480 272.640 2181.120} 533 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 533 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {272.640 1908.480 545.280 2181.120} 534 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 534 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {545.280 1908.480 817.920 2181.120} 535 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 535 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {817.920 1908.480 1090.560 2181.120} 536 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 536 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {1090.560 1908.480 1363.200 2181.120} 537 of 5776
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area : 537 complete 0 Viols.
[12/04 17:26:04    378s]   VERIFY DRC ...... Sub-Area: {1363.200 1908.480 1635.840 2181.120} 538 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 538 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {1635.840 1908.480 1908.480 2181.120} 539 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 539 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {1908.480 1908.480 2181.120 2181.120} 540 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 540 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {2181.120 1908.480 2453.760 2181.120} 541 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 541 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {2453.760 1908.480 2726.400 2181.120} 542 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 542 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {2726.400 1908.480 2999.040 2181.120} 543 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 543 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {2999.040 1908.480 3271.680 2181.120} 544 of 5776
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area : 544 complete 0 Viols.
[12/04 17:26:05    378s]   VERIFY DRC ...... Sub-Area: {3271.680 1908.480 3544.320 2181.120} 545 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 545 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {3544.320 1908.480 3816.960 2181.120} 546 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 546 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {3816.960 1908.480 4089.600 2181.120} 547 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 547 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {4089.600 1908.480 4362.240 2181.120} 548 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 548 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {4362.240 1908.480 4634.880 2181.120} 549 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 549 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {4634.880 1908.480 4907.520 2181.120} 550 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 550 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {4907.520 1908.480 5180.160 2181.120} 551 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 551 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {5180.160 1908.480 5452.800 2181.120} 552 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 552 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {5452.800 1908.480 5725.440 2181.120} 553 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 553 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {5725.440 1908.480 5998.080 2181.120} 554 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 554 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {5998.080 1908.480 6270.720 2181.120} 555 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 555 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {6270.720 1908.480 6543.360 2181.120} 556 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 556 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {6543.360 1908.480 6816.000 2181.120} 557 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 557 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {6816.000 1908.480 7088.640 2181.120} 558 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 558 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {7088.640 1908.480 7361.280 2181.120} 559 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 559 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {7361.280 1908.480 7633.920 2181.120} 560 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 560 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {7633.920 1908.480 7906.560 2181.120} 561 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 561 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {7906.560 1908.480 8179.200 2181.120} 562 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 562 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {8179.200 1908.480 8451.840 2181.120} 563 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 563 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {8451.840 1908.480 8724.480 2181.120} 564 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 564 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {8724.480 1908.480 8997.120 2181.120} 565 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 565 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {8997.120 1908.480 9269.760 2181.120} 566 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 566 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {9269.760 1908.480 9542.400 2181.120} 567 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 567 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {9542.400 1908.480 9815.040 2181.120} 568 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 568 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {9815.040 1908.480 10087.680 2181.120} 569 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 569 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {10087.680 1908.480 10360.320 2181.120} 570 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 570 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {10360.320 1908.480 10632.960 2181.120} 571 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 571 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {10632.960 1908.480 10905.600 2181.120} 572 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 572 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {10905.600 1908.480 11178.240 2181.120} 573 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 573 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {11178.240 1908.480 11450.880 2181.120} 574 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 574 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {11450.880 1908.480 11723.520 2181.120} 575 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 575 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {11723.520 1908.480 11996.160 2181.120} 576 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 576 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {11996.160 1908.480 12268.800 2181.120} 577 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 577 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {12268.800 1908.480 12541.440 2181.120} 578 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 578 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {12541.440 1908.480 12814.080 2181.120} 579 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 579 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {12814.080 1908.480 13086.720 2181.120} 580 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 580 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {13086.720 1908.480 13359.360 2181.120} 581 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 581 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {13359.360 1908.480 13632.000 2181.120} 582 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 582 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {13632.000 1908.480 13904.640 2181.120} 583 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 583 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {13904.640 1908.480 14177.280 2181.120} 584 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 584 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {14177.280 1908.480 14449.920 2181.120} 585 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 585 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {14449.920 1908.480 14722.560 2181.120} 586 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 586 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {14722.560 1908.480 14995.200 2181.120} 587 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 587 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {14995.200 1908.480 15267.840 2181.120} 588 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 588 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {15267.840 1908.480 15540.480 2181.120} 589 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 589 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {15540.480 1908.480 15813.120 2181.120} 590 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 590 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {15813.120 1908.480 16085.760 2181.120} 591 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 591 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {16085.760 1908.480 16358.400 2181.120} 592 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 592 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {16358.400 1908.480 16631.039 2181.120} 593 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 593 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {16631.039 1908.480 16903.680 2181.120} 594 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 594 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {16903.680 1908.480 17176.320 2181.120} 595 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 595 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {17176.320 1908.480 17448.961 2181.120} 596 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 596 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {17448.961 1908.480 17721.600 2181.120} 597 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 597 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {17721.600 1908.480 17994.240 2181.120} 598 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 598 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {17994.240 1908.480 18266.881 2181.120} 599 of 5776
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area : 599 complete 0 Viols.
[12/04 17:26:05    379s]   VERIFY DRC ...... Sub-Area: {18266.881 1908.480 18539.520 2181.120} 600 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 600 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {18539.520 1908.480 18812.160 2181.120} 601 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 601 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {18812.160 1908.480 19084.801 2181.120} 602 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 602 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {19084.801 1908.480 19357.439 2181.120} 603 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 603 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {19357.439 1908.480 19630.080 2181.120} 604 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 604 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {19630.080 1908.480 19902.721 2181.120} 605 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 605 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {19902.721 1908.480 20175.359 2181.120} 606 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 606 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {20175.359 1908.480 20448.000 2181.120} 607 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 607 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {20448.000 1908.480 20511.461 2181.120} 608 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 608 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {0.000 2181.120 272.640 2453.760} 609 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 609 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {272.640 2181.120 545.280 2453.760} 610 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 610 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {545.280 2181.120 817.920 2453.760} 611 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 611 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {817.920 2181.120 1090.560 2453.760} 612 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 612 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {1090.560 2181.120 1363.200 2453.760} 613 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 613 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {1363.200 2181.120 1635.840 2453.760} 614 of 5776
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area : 614 complete 0 Viols.
[12/04 17:26:06    379s]   VERIFY DRC ...... Sub-Area: {1635.840 2181.120 1908.480 2453.760} 615 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 615 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {1908.480 2181.120 2181.120 2453.760} 616 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 616 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {2181.120 2181.120 2453.760 2453.760} 617 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 617 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {2453.760 2181.120 2726.400 2453.760} 618 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 618 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {2726.400 2181.120 2999.040 2453.760} 619 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 619 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {2999.040 2181.120 3271.680 2453.760} 620 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 620 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {3271.680 2181.120 3544.320 2453.760} 621 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 621 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {3544.320 2181.120 3816.960 2453.760} 622 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 622 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {3816.960 2181.120 4089.600 2453.760} 623 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 623 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {4089.600 2181.120 4362.240 2453.760} 624 of 5776
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area : 624 complete 0 Viols.
[12/04 17:26:06    380s]   VERIFY DRC ...... Sub-Area: {4362.240 2181.120 4634.880 2453.760} 625 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 625 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {4634.880 2181.120 4907.520 2453.760} 626 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 626 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {4907.520 2181.120 5180.160 2453.760} 627 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 627 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {5180.160 2181.120 5452.800 2453.760} 628 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 628 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {5452.800 2181.120 5725.440 2453.760} 629 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 629 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {5725.440 2181.120 5998.080 2453.760} 630 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 630 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {5998.080 2181.120 6270.720 2453.760} 631 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 631 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {6270.720 2181.120 6543.360 2453.760} 632 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 632 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {6543.360 2181.120 6816.000 2453.760} 633 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 633 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {6816.000 2181.120 7088.640 2453.760} 634 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 634 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {7088.640 2181.120 7361.280 2453.760} 635 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 635 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {7361.280 2181.120 7633.920 2453.760} 636 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 636 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {7633.920 2181.120 7906.560 2453.760} 637 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 637 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {7906.560 2181.120 8179.200 2453.760} 638 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 638 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {8179.200 2181.120 8451.840 2453.760} 639 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 639 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {8451.840 2181.120 8724.480 2453.760} 640 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 640 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {8724.480 2181.120 8997.120 2453.760} 641 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 641 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {8997.120 2181.120 9269.760 2453.760} 642 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 642 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {9269.760 2181.120 9542.400 2453.760} 643 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 643 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {9542.400 2181.120 9815.040 2453.760} 644 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 644 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {9815.040 2181.120 10087.680 2453.760} 645 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 645 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {10087.680 2181.120 10360.320 2453.760} 646 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 646 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {10360.320 2181.120 10632.960 2453.760} 647 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 647 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {10632.960 2181.120 10905.600 2453.760} 648 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 648 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {10905.600 2181.120 11178.240 2453.760} 649 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 649 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {11178.240 2181.120 11450.880 2453.760} 650 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 650 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {11450.880 2181.120 11723.520 2453.760} 651 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 651 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {11723.520 2181.120 11996.160 2453.760} 652 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 652 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {11996.160 2181.120 12268.800 2453.760} 653 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 653 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {12268.800 2181.120 12541.440 2453.760} 654 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 654 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {12541.440 2181.120 12814.080 2453.760} 655 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 655 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {12814.080 2181.120 13086.720 2453.760} 656 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 656 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {13086.720 2181.120 13359.360 2453.760} 657 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 657 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {13359.360 2181.120 13632.000 2453.760} 658 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 658 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {13632.000 2181.120 13904.640 2453.760} 659 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 659 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {13904.640 2181.120 14177.280 2453.760} 660 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 660 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {14177.280 2181.120 14449.920 2453.760} 661 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 661 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {14449.920 2181.120 14722.560 2453.760} 662 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 662 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {14722.560 2181.120 14995.200 2453.760} 663 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 663 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {14995.200 2181.120 15267.840 2453.760} 664 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 664 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {15267.840 2181.120 15540.480 2453.760} 665 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 665 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {15540.480 2181.120 15813.120 2453.760} 666 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 666 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {15813.120 2181.120 16085.760 2453.760} 667 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 667 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {16085.760 2181.120 16358.400 2453.760} 668 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 668 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {16358.400 2181.120 16631.039 2453.760} 669 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 669 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {16631.039 2181.120 16903.680 2453.760} 670 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 670 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {16903.680 2181.120 17176.320 2453.760} 671 of 5776
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area : 671 complete 0 Viols.
[12/04 17:26:07    380s]   VERIFY DRC ...... Sub-Area: {17176.320 2181.120 17448.961 2453.760} 672 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 672 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {17448.961 2181.120 17721.600 2453.760} 673 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 673 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {17721.600 2181.120 17994.240 2453.760} 674 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 674 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {17994.240 2181.120 18266.881 2453.760} 675 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 675 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {18266.881 2181.120 18539.520 2453.760} 676 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 676 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {18539.520 2181.120 18812.160 2453.760} 677 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 677 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {18812.160 2181.120 19084.801 2453.760} 678 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 678 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {19084.801 2181.120 19357.439 2453.760} 679 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 679 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {19357.439 2181.120 19630.080 2453.760} 680 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 680 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {19630.080 2181.120 19902.721 2453.760} 681 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 681 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {19902.721 2181.120 20175.359 2453.760} 682 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 682 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {20175.359 2181.120 20448.000 2453.760} 683 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 683 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {20448.000 2181.120 20511.461 2453.760} 684 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 684 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {0.000 2453.760 272.640 2726.400} 685 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 685 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {272.640 2453.760 545.280 2726.400} 686 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 686 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {545.280 2453.760 817.920 2726.400} 687 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 687 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {817.920 2453.760 1090.560 2726.400} 688 of 5776
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area : 688 complete 0 Viols.
[12/04 17:26:07    381s]   VERIFY DRC ...... Sub-Area: {1090.560 2453.760 1363.200 2726.400} 689 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 689 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {1363.200 2453.760 1635.840 2726.400} 690 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 690 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {1635.840 2453.760 1908.480 2726.400} 691 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 691 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {1908.480 2453.760 2181.120 2726.400} 692 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 692 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {2181.120 2453.760 2453.760 2726.400} 693 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 693 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {2453.760 2453.760 2726.400 2726.400} 694 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 694 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {2726.400 2453.760 2999.040 2726.400} 695 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 695 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {2999.040 2453.760 3271.680 2726.400} 696 of 5776
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area : 696 complete 0 Viols.
[12/04 17:26:08    381s]   VERIFY DRC ...... Sub-Area: {3271.680 2453.760 3544.320 2726.400} 697 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 697 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {3544.320 2453.760 3816.960 2726.400} 698 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 698 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {3816.960 2453.760 4089.600 2726.400} 699 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 699 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {4089.600 2453.760 4362.240 2726.400} 700 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 700 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {4362.240 2453.760 4634.880 2726.400} 701 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 701 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {4634.880 2453.760 4907.520 2726.400} 702 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 702 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {4907.520 2453.760 5180.160 2726.400} 703 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 703 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {5180.160 2453.760 5452.800 2726.400} 704 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 704 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {5452.800 2453.760 5725.440 2726.400} 705 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 705 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {5725.440 2453.760 5998.080 2726.400} 706 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 706 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {5998.080 2453.760 6270.720 2726.400} 707 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 707 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {6270.720 2453.760 6543.360 2726.400} 708 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 708 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {6543.360 2453.760 6816.000 2726.400} 709 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 709 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {6816.000 2453.760 7088.640 2726.400} 710 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 710 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {7088.640 2453.760 7361.280 2726.400} 711 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 711 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {7361.280 2453.760 7633.920 2726.400} 712 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 712 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {7633.920 2453.760 7906.560 2726.400} 713 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 713 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {7906.560 2453.760 8179.200 2726.400} 714 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 714 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {8179.200 2453.760 8451.840 2726.400} 715 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 715 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {8451.840 2453.760 8724.480 2726.400} 716 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 716 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {8724.480 2453.760 8997.120 2726.400} 717 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 717 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {8997.120 2453.760 9269.760 2726.400} 718 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 718 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {9269.760 2453.760 9542.400 2726.400} 719 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 719 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {9542.400 2453.760 9815.040 2726.400} 720 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 720 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {9815.040 2453.760 10087.680 2726.400} 721 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 721 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {10087.680 2453.760 10360.320 2726.400} 722 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 722 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {10360.320 2453.760 10632.960 2726.400} 723 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 723 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {10632.960 2453.760 10905.600 2726.400} 724 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 724 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {10905.600 2453.760 11178.240 2726.400} 725 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 725 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {11178.240 2453.760 11450.880 2726.400} 726 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 726 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {11450.880 2453.760 11723.520 2726.400} 727 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 727 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {11723.520 2453.760 11996.160 2726.400} 728 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 728 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {11996.160 2453.760 12268.800 2726.400} 729 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 729 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {12268.800 2453.760 12541.440 2726.400} 730 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 730 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {12541.440 2453.760 12814.080 2726.400} 731 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 731 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {12814.080 2453.760 13086.720 2726.400} 732 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 732 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {13086.720 2453.760 13359.360 2726.400} 733 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 733 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {13359.360 2453.760 13632.000 2726.400} 734 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 734 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {13632.000 2453.760 13904.640 2726.400} 735 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 735 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {13904.640 2453.760 14177.280 2726.400} 736 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 736 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {14177.280 2453.760 14449.920 2726.400} 737 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 737 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {14449.920 2453.760 14722.560 2726.400} 738 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 738 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {14722.560 2453.760 14995.200 2726.400} 739 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 739 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {14995.200 2453.760 15267.840 2726.400} 740 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 740 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {15267.840 2453.760 15540.480 2726.400} 741 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 741 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {15540.480 2453.760 15813.120 2726.400} 742 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 742 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {15813.120 2453.760 16085.760 2726.400} 743 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 743 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {16085.760 2453.760 16358.400 2726.400} 744 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 744 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {16358.400 2453.760 16631.039 2726.400} 745 of 5776
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area : 745 complete 0 Viols.
[12/04 17:26:08    382s]   VERIFY DRC ...... Sub-Area: {16631.039 2453.760 16903.680 2726.400} 746 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 746 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {16903.680 2453.760 17176.320 2726.400} 747 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 747 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {17176.320 2453.760 17448.961 2726.400} 748 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 748 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {17448.961 2453.760 17721.600 2726.400} 749 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 749 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {17721.600 2453.760 17994.240 2726.400} 750 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 750 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {17994.240 2453.760 18266.881 2726.400} 751 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 751 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {18266.881 2453.760 18539.520 2726.400} 752 of 5776
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area : 752 complete 0 Viols.
[12/04 17:26:09    382s]   VERIFY DRC ...... Sub-Area: {18539.520 2453.760 18812.160 2726.400} 753 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 753 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {18812.160 2453.760 19084.801 2726.400} 754 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 754 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {19084.801 2453.760 19357.439 2726.400} 755 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 755 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {19357.439 2453.760 19630.080 2726.400} 756 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 756 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {19630.080 2453.760 19902.721 2726.400} 757 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 757 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {19902.721 2453.760 20175.359 2726.400} 758 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 758 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {20175.359 2453.760 20448.000 2726.400} 759 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 759 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {20448.000 2453.760 20511.461 2726.400} 760 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 760 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {0.000 2726.400 272.640 2999.040} 761 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 761 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {272.640 2726.400 545.280 2999.040} 762 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 762 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {545.280 2726.400 817.920 2999.040} 763 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 763 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {817.920 2726.400 1090.560 2999.040} 764 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 764 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {1090.560 2726.400 1363.200 2999.040} 765 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 765 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {1363.200 2726.400 1635.840 2999.040} 766 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 766 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {1635.840 2726.400 1908.480 2999.040} 767 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 767 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {1908.480 2726.400 2181.120 2999.040} 768 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 768 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {2181.120 2726.400 2453.760 2999.040} 769 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 769 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {2453.760 2726.400 2726.400 2999.040} 770 of 5776
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area : 770 complete 0 Viols.
[12/04 17:26:09    383s]   VERIFY DRC ...... Sub-Area: {2726.400 2726.400 2999.040 2999.040} 771 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 771 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {2999.040 2726.400 3271.680 2999.040} 772 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 772 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {3271.680 2726.400 3544.320 2999.040} 773 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 773 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {3544.320 2726.400 3816.960 2999.040} 774 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 774 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {3816.960 2726.400 4089.600 2999.040} 775 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 775 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {4089.600 2726.400 4362.240 2999.040} 776 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 776 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {4362.240 2726.400 4634.880 2999.040} 777 of 5776
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area : 777 complete 0 Viols.
[12/04 17:26:10    383s]   VERIFY DRC ...... Sub-Area: {4634.880 2726.400 4907.520 2999.040} 778 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 778 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {4907.520 2726.400 5180.160 2999.040} 779 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 779 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {5180.160 2726.400 5452.800 2999.040} 780 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 780 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {5452.800 2726.400 5725.440 2999.040} 781 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 781 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {5725.440 2726.400 5998.080 2999.040} 782 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 782 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {5998.080 2726.400 6270.720 2999.040} 783 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 783 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {6270.720 2726.400 6543.360 2999.040} 784 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 784 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {6543.360 2726.400 6816.000 2999.040} 785 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 785 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {6816.000 2726.400 7088.640 2999.040} 786 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 786 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {7088.640 2726.400 7361.280 2999.040} 787 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 787 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {7361.280 2726.400 7633.920 2999.040} 788 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 788 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {7633.920 2726.400 7906.560 2999.040} 789 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 789 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {7906.560 2726.400 8179.200 2999.040} 790 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 790 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {8179.200 2726.400 8451.840 2999.040} 791 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 791 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {8451.840 2726.400 8724.480 2999.040} 792 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 792 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {8724.480 2726.400 8997.120 2999.040} 793 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 793 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {8997.120 2726.400 9269.760 2999.040} 794 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 794 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {9269.760 2726.400 9542.400 2999.040} 795 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 795 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {9542.400 2726.400 9815.040 2999.040} 796 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 796 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {9815.040 2726.400 10087.680 2999.040} 797 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 797 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {10087.680 2726.400 10360.320 2999.040} 798 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 798 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {10360.320 2726.400 10632.960 2999.040} 799 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 799 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {10632.960 2726.400 10905.600 2999.040} 800 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 800 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {10905.600 2726.400 11178.240 2999.040} 801 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 801 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {11178.240 2726.400 11450.880 2999.040} 802 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 802 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {11450.880 2726.400 11723.520 2999.040} 803 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 803 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {11723.520 2726.400 11996.160 2999.040} 804 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 804 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {11996.160 2726.400 12268.800 2999.040} 805 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 805 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {12268.800 2726.400 12541.440 2999.040} 806 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 806 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {12541.440 2726.400 12814.080 2999.040} 807 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 807 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {12814.080 2726.400 13086.720 2999.040} 808 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 808 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {13086.720 2726.400 13359.360 2999.040} 809 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 809 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {13359.360 2726.400 13632.000 2999.040} 810 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 810 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {13632.000 2726.400 13904.640 2999.040} 811 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 811 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {13904.640 2726.400 14177.280 2999.040} 812 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 812 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {14177.280 2726.400 14449.920 2999.040} 813 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 813 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {14449.920 2726.400 14722.560 2999.040} 814 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 814 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {14722.560 2726.400 14995.200 2999.040} 815 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 815 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {14995.200 2726.400 15267.840 2999.040} 816 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 816 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {15267.840 2726.400 15540.480 2999.040} 817 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 817 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {15540.480 2726.400 15813.120 2999.040} 818 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 818 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {15813.120 2726.400 16085.760 2999.040} 819 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 819 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {16085.760 2726.400 16358.400 2999.040} 820 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 820 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {16358.400 2726.400 16631.039 2999.040} 821 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 821 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {16631.039 2726.400 16903.680 2999.040} 822 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 822 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {16903.680 2726.400 17176.320 2999.040} 823 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 823 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {17176.320 2726.400 17448.961 2999.040} 824 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 824 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {17448.961 2726.400 17721.600 2999.040} 825 of 5776
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area : 825 complete 0 Viols.
[12/04 17:26:10    384s]   VERIFY DRC ...... Sub-Area: {17721.600 2726.400 17994.240 2999.040} 826 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 826 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {17994.240 2726.400 18266.881 2999.040} 827 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 827 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {18266.881 2726.400 18539.520 2999.040} 828 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 828 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {18539.520 2726.400 18812.160 2999.040} 829 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 829 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {18812.160 2726.400 19084.801 2999.040} 830 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 830 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {19084.801 2726.400 19357.439 2999.040} 831 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 831 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {19357.439 2726.400 19630.080 2999.040} 832 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 832 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {19630.080 2726.400 19902.721 2999.040} 833 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 833 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {19902.721 2726.400 20175.359 2999.040} 834 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 834 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {20175.359 2726.400 20448.000 2999.040} 835 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 835 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {20448.000 2726.400 20511.461 2999.040} 836 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 836 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {0.000 2999.040 272.640 3271.680} 837 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 837 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {272.640 2999.040 545.280 3271.680} 838 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 838 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {545.280 2999.040 817.920 3271.680} 839 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 839 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {817.920 2999.040 1090.560 3271.680} 840 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 840 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {1090.560 2999.040 1363.200 3271.680} 841 of 5776
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area : 841 complete 0 Viols.
[12/04 17:26:11    384s]   VERIFY DRC ...... Sub-Area: {1363.200 2999.040 1635.840 3271.680} 842 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 842 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {1635.840 2999.040 1908.480 3271.680} 843 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 843 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {1908.480 2999.040 2181.120 3271.680} 844 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 844 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {2181.120 2999.040 2453.760 3271.680} 845 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 845 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {2453.760 2999.040 2726.400 3271.680} 846 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 846 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {2726.400 2999.040 2999.040 3271.680} 847 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 847 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {2999.040 2999.040 3271.680 3271.680} 848 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 848 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {3271.680 2999.040 3544.320 3271.680} 849 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 849 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {3544.320 2999.040 3816.960 3271.680} 850 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 850 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {3816.960 2999.040 4089.600 3271.680} 851 of 5776
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area : 851 complete 0 Viols.
[12/04 17:26:11    385s]   VERIFY DRC ...... Sub-Area: {4089.600 2999.040 4362.240 3271.680} 852 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 852 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {4362.240 2999.040 4634.880 3271.680} 853 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 853 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {4634.880 2999.040 4907.520 3271.680} 854 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 854 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {4907.520 2999.040 5180.160 3271.680} 855 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 855 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {5180.160 2999.040 5452.800 3271.680} 856 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 856 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {5452.800 2999.040 5725.440 3271.680} 857 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 857 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {5725.440 2999.040 5998.080 3271.680} 858 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 858 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {5998.080 2999.040 6270.720 3271.680} 859 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 859 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {6270.720 2999.040 6543.360 3271.680} 860 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 860 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {6543.360 2999.040 6816.000 3271.680} 861 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 861 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {6816.000 2999.040 7088.640 3271.680} 862 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 862 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {7088.640 2999.040 7361.280 3271.680} 863 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 863 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {7361.280 2999.040 7633.920 3271.680} 864 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 864 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {7633.920 2999.040 7906.560 3271.680} 865 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 865 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {7906.560 2999.040 8179.200 3271.680} 866 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 866 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {8179.200 2999.040 8451.840 3271.680} 867 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 867 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {8451.840 2999.040 8724.480 3271.680} 868 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 868 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {8724.480 2999.040 8997.120 3271.680} 869 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 869 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {8997.120 2999.040 9269.760 3271.680} 870 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 870 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {9269.760 2999.040 9542.400 3271.680} 871 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 871 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {9542.400 2999.040 9815.040 3271.680} 872 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 872 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {9815.040 2999.040 10087.680 3271.680} 873 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 873 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {10087.680 2999.040 10360.320 3271.680} 874 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 874 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {10360.320 2999.040 10632.960 3271.680} 875 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 875 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {10632.960 2999.040 10905.600 3271.680} 876 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 876 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {10905.600 2999.040 11178.240 3271.680} 877 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 877 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {11178.240 2999.040 11450.880 3271.680} 878 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 878 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {11450.880 2999.040 11723.520 3271.680} 879 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 879 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {11723.520 2999.040 11996.160 3271.680} 880 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 880 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {11996.160 2999.040 12268.800 3271.680} 881 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 881 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {12268.800 2999.040 12541.440 3271.680} 882 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 882 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {12541.440 2999.040 12814.080 3271.680} 883 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 883 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {12814.080 2999.040 13086.720 3271.680} 884 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 884 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {13086.720 2999.040 13359.360 3271.680} 885 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 885 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {13359.360 2999.040 13632.000 3271.680} 886 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 886 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {13632.000 2999.040 13904.640 3271.680} 887 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 887 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {13904.640 2999.040 14177.280 3271.680} 888 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 888 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {14177.280 2999.040 14449.920 3271.680} 889 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 889 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {14449.920 2999.040 14722.560 3271.680} 890 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 890 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {14722.560 2999.040 14995.200 3271.680} 891 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 891 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {14995.200 2999.040 15267.840 3271.680} 892 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 892 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {15267.840 2999.040 15540.480 3271.680} 893 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 893 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {15540.480 2999.040 15813.120 3271.680} 894 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 894 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {15813.120 2999.040 16085.760 3271.680} 895 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 895 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {16085.760 2999.040 16358.400 3271.680} 896 of 5776
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area : 896 complete 0 Viols.
[12/04 17:26:12    385s]   VERIFY DRC ...... Sub-Area: {16358.400 2999.040 16631.039 3271.680} 897 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 897 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {16631.039 2999.040 16903.680 3271.680} 898 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 898 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {16903.680 2999.040 17176.320 3271.680} 899 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 899 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {17176.320 2999.040 17448.961 3271.680} 900 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 900 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {17448.961 2999.040 17721.600 3271.680} 901 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 901 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {17721.600 2999.040 17994.240 3271.680} 902 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 902 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {17994.240 2999.040 18266.881 3271.680} 903 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 903 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {18266.881 2999.040 18539.520 3271.680} 904 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 904 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {18539.520 2999.040 18812.160 3271.680} 905 of 5776
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area : 905 complete 0 Viols.
[12/04 17:26:12    386s]   VERIFY DRC ...... Sub-Area: {18812.160 2999.040 19084.801 3271.680} 906 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 906 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {19084.801 2999.040 19357.439 3271.680} 907 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 907 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {19357.439 2999.040 19630.080 3271.680} 908 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 908 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {19630.080 2999.040 19902.721 3271.680} 909 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 909 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {19902.721 2999.040 20175.359 3271.680} 910 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 910 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {20175.359 2999.040 20448.000 3271.680} 911 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 911 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {20448.000 2999.040 20511.461 3271.680} 912 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 912 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {0.000 3271.680 272.640 3544.320} 913 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 913 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {272.640 3271.680 545.280 3544.320} 914 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 914 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {545.280 3271.680 817.920 3544.320} 915 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 915 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {817.920 3271.680 1090.560 3544.320} 916 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 916 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {1090.560 3271.680 1363.200 3544.320} 917 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 917 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {1363.200 3271.680 1635.840 3544.320} 918 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 918 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {1635.840 3271.680 1908.480 3544.320} 919 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 919 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {1908.480 3271.680 2181.120 3544.320} 920 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 920 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {2181.120 3271.680 2453.760 3544.320} 921 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 921 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {2453.760 3271.680 2726.400 3544.320} 922 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 922 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {2726.400 3271.680 2999.040 3544.320} 923 of 5776
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area : 923 complete 0 Viols.
[12/04 17:26:13    386s]   VERIFY DRC ...... Sub-Area: {2999.040 3271.680 3271.680 3544.320} 924 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 924 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {3271.680 3271.680 3544.320 3544.320} 925 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 925 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {3544.320 3271.680 3816.960 3544.320} 926 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 926 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {3816.960 3271.680 4089.600 3544.320} 927 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 927 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {4089.600 3271.680 4362.240 3544.320} 928 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 928 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {4362.240 3271.680 4634.880 3544.320} 929 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 929 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {4634.880 3271.680 4907.520 3544.320} 930 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 930 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {4907.520 3271.680 5180.160 3544.320} 931 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 931 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {5180.160 3271.680 5452.800 3544.320} 932 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 932 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {5452.800 3271.680 5725.440 3544.320} 933 of 5776
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area : 933 complete 0 Viols.
[12/04 17:26:13    387s]   VERIFY DRC ...... Sub-Area: {5725.440 3271.680 5998.080 3544.320} 934 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 934 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {5998.080 3271.680 6270.720 3544.320} 935 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 935 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {6270.720 3271.680 6543.360 3544.320} 936 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 936 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {6543.360 3271.680 6816.000 3544.320} 937 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 937 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {6816.000 3271.680 7088.640 3544.320} 938 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 938 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {7088.640 3271.680 7361.280 3544.320} 939 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 939 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {7361.280 3271.680 7633.920 3544.320} 940 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 940 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {7633.920 3271.680 7906.560 3544.320} 941 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 941 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {7906.560 3271.680 8179.200 3544.320} 942 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 942 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {8179.200 3271.680 8451.840 3544.320} 943 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 943 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {8451.840 3271.680 8724.480 3544.320} 944 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 944 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {8724.480 3271.680 8997.120 3544.320} 945 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 945 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {8997.120 3271.680 9269.760 3544.320} 946 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 946 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {9269.760 3271.680 9542.400 3544.320} 947 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 947 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {9542.400 3271.680 9815.040 3544.320} 948 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 948 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {9815.040 3271.680 10087.680 3544.320} 949 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 949 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {10087.680 3271.680 10360.320 3544.320} 950 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 950 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {10360.320 3271.680 10632.960 3544.320} 951 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 951 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {10632.960 3271.680 10905.600 3544.320} 952 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 952 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {10905.600 3271.680 11178.240 3544.320} 953 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 953 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {11178.240 3271.680 11450.880 3544.320} 954 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 954 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {11450.880 3271.680 11723.520 3544.320} 955 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 955 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {11723.520 3271.680 11996.160 3544.320} 956 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 956 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {11996.160 3271.680 12268.800 3544.320} 957 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 957 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {12268.800 3271.680 12541.440 3544.320} 958 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 958 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {12541.440 3271.680 12814.080 3544.320} 959 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 959 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {12814.080 3271.680 13086.720 3544.320} 960 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 960 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {13086.720 3271.680 13359.360 3544.320} 961 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 961 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {13359.360 3271.680 13632.000 3544.320} 962 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 962 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {13632.000 3271.680 13904.640 3544.320} 963 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 963 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {13904.640 3271.680 14177.280 3544.320} 964 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 964 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {14177.280 3271.680 14449.920 3544.320} 965 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 965 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {14449.920 3271.680 14722.560 3544.320} 966 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 966 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {14722.560 3271.680 14995.200 3544.320} 967 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 967 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {14995.200 3271.680 15267.840 3544.320} 968 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 968 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {15267.840 3271.680 15540.480 3544.320} 969 of 5776
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area : 969 complete 0 Viols.
[12/04 17:26:14    387s]   VERIFY DRC ...... Sub-Area: {15540.480 3271.680 15813.120 3544.320} 970 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 970 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {15813.120 3271.680 16085.760 3544.320} 971 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 971 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {16085.760 3271.680 16358.400 3544.320} 972 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 972 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {16358.400 3271.680 16631.039 3544.320} 973 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 973 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {16631.039 3271.680 16903.680 3544.320} 974 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 974 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {16903.680 3271.680 17176.320 3544.320} 975 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 975 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {17176.320 3271.680 17448.961 3544.320} 976 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 976 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {17448.961 3271.680 17721.600 3544.320} 977 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 977 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {17721.600 3271.680 17994.240 3544.320} 978 of 5776
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area : 978 complete 0 Viols.
[12/04 17:26:14    388s]   VERIFY DRC ...... Sub-Area: {17994.240 3271.680 18266.881 3544.320} 979 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 979 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {18266.881 3271.680 18539.520 3544.320} 980 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 980 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {18539.520 3271.680 18812.160 3544.320} 981 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 981 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {18812.160 3271.680 19084.801 3544.320} 982 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 982 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {19084.801 3271.680 19357.439 3544.320} 983 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 983 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {19357.439 3271.680 19630.080 3544.320} 984 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 984 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {19630.080 3271.680 19902.721 3544.320} 985 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 985 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {19902.721 3271.680 20175.359 3544.320} 986 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 986 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {20175.359 3271.680 20448.000 3544.320} 987 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 987 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {20448.000 3271.680 20511.461 3544.320} 988 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 988 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {0.000 3544.320 272.640 3816.960} 989 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 989 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {272.640 3544.320 545.280 3816.960} 990 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 990 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {545.280 3544.320 817.920 3816.960} 991 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 991 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {817.920 3544.320 1090.560 3816.960} 992 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 992 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {1090.560 3544.320 1363.200 3816.960} 993 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 993 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {1363.200 3544.320 1635.840 3816.960} 994 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 994 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {1635.840 3544.320 1908.480 3816.960} 995 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 995 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {1908.480 3544.320 2181.120 3816.960} 996 of 5776
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area : 996 complete 0 Viols.
[12/04 17:26:15    388s]   VERIFY DRC ...... Sub-Area: {2181.120 3544.320 2453.760 3816.960} 997 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 997 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {2453.760 3544.320 2726.400 3816.960} 998 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 998 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {2726.400 3544.320 2999.040 3816.960} 999 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 999 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {2999.040 3544.320 3271.680 3816.960} 1000 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 1000 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {3271.680 3544.320 3544.320 3816.960} 1001 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 1001 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {3544.320 3544.320 3816.960 3816.960} 1002 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 1002 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {3816.960 3544.320 4089.600 3816.960} 1003 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 1003 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {4089.600 3544.320 4362.240 3816.960} 1004 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 1004 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {4362.240 3544.320 4634.880 3816.960} 1005 of 5776
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area : 1005 complete 0 Viols.
[12/04 17:26:15    389s]   VERIFY DRC ...... Sub-Area: {4634.880 3544.320 4907.520 3816.960} 1006 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1006 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {4907.520 3544.320 5180.160 3816.960} 1007 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1007 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {5180.160 3544.320 5452.800 3816.960} 1008 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1008 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {5452.800 3544.320 5725.440 3816.960} 1009 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1009 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {5725.440 3544.320 5998.080 3816.960} 1010 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1010 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {5998.080 3544.320 6270.720 3816.960} 1011 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1011 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {6270.720 3544.320 6543.360 3816.960} 1012 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1012 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {6543.360 3544.320 6816.000 3816.960} 1013 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1013 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {6816.000 3544.320 7088.640 3816.960} 1014 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1014 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {7088.640 3544.320 7361.280 3816.960} 1015 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1015 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {7361.280 3544.320 7633.920 3816.960} 1016 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1016 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {7633.920 3544.320 7906.560 3816.960} 1017 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1017 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {7906.560 3544.320 8179.200 3816.960} 1018 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1018 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {8179.200 3544.320 8451.840 3816.960} 1019 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1019 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {8451.840 3544.320 8724.480 3816.960} 1020 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1020 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {8724.480 3544.320 8997.120 3816.960} 1021 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1021 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {8997.120 3544.320 9269.760 3816.960} 1022 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1022 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {9269.760 3544.320 9542.400 3816.960} 1023 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1023 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {9542.400 3544.320 9815.040 3816.960} 1024 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1024 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {9815.040 3544.320 10087.680 3816.960} 1025 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1025 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {10087.680 3544.320 10360.320 3816.960} 1026 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1026 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {10360.320 3544.320 10632.960 3816.960} 1027 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1027 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {10632.960 3544.320 10905.600 3816.960} 1028 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1028 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {10905.600 3544.320 11178.240 3816.960} 1029 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1029 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {11178.240 3544.320 11450.880 3816.960} 1030 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1030 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {11450.880 3544.320 11723.520 3816.960} 1031 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1031 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {11723.520 3544.320 11996.160 3816.960} 1032 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1032 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {11996.160 3544.320 12268.800 3816.960} 1033 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1033 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {12268.800 3544.320 12541.440 3816.960} 1034 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1034 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {12541.440 3544.320 12814.080 3816.960} 1035 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1035 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {12814.080 3544.320 13086.720 3816.960} 1036 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1036 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {13086.720 3544.320 13359.360 3816.960} 1037 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1037 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {13359.360 3544.320 13632.000 3816.960} 1038 of 5776
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area : 1038 complete 0 Viols.
[12/04 17:26:16    389s]   VERIFY DRC ...... Sub-Area: {13632.000 3544.320 13904.640 3816.960} 1039 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1039 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {13904.640 3544.320 14177.280 3816.960} 1040 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1040 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {14177.280 3544.320 14449.920 3816.960} 1041 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1041 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {14449.920 3544.320 14722.560 3816.960} 1042 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1042 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {14722.560 3544.320 14995.200 3816.960} 1043 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1043 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {14995.200 3544.320 15267.840 3816.960} 1044 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1044 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {15267.840 3544.320 15540.480 3816.960} 1045 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1045 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {15540.480 3544.320 15813.120 3816.960} 1046 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1046 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {15813.120 3544.320 16085.760 3816.960} 1047 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1047 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {16085.760 3544.320 16358.400 3816.960} 1048 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1048 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {16358.400 3544.320 16631.039 3816.960} 1049 of 5776
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area : 1049 complete 0 Viols.
[12/04 17:26:16    390s]   VERIFY DRC ...... Sub-Area: {16631.039 3544.320 16903.680 3816.960} 1050 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1050 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {16903.680 3544.320 17176.320 3816.960} 1051 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1051 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {17176.320 3544.320 17448.961 3816.960} 1052 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1052 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {17448.961 3544.320 17721.600 3816.960} 1053 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1053 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {17721.600 3544.320 17994.240 3816.960} 1054 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1054 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {17994.240 3544.320 18266.881 3816.960} 1055 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1055 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {18266.881 3544.320 18539.520 3816.960} 1056 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1056 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {18539.520 3544.320 18812.160 3816.960} 1057 of 5776
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area : 1057 complete 0 Viols.
[12/04 17:26:17    390s]   VERIFY DRC ...... Sub-Area: {18812.160 3544.320 19084.801 3816.960} 1058 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1058 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {19084.801 3544.320 19357.439 3816.960} 1059 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1059 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {19357.439 3544.320 19630.080 3816.960} 1060 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1060 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {19630.080 3544.320 19902.721 3816.960} 1061 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1061 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {19902.721 3544.320 20175.359 3816.960} 1062 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1062 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {20175.359 3544.320 20448.000 3816.960} 1063 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1063 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {20448.000 3544.320 20511.461 3816.960} 1064 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1064 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {0.000 3816.960 272.640 4089.600} 1065 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1065 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {272.640 3816.960 545.280 4089.600} 1066 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1066 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {545.280 3816.960 817.920 4089.600} 1067 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1067 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {817.920 3816.960 1090.560 4089.600} 1068 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1068 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {1090.560 3816.960 1363.200 4089.600} 1069 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1069 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {1363.200 3816.960 1635.840 4089.600} 1070 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1070 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {1635.840 3816.960 1908.480 4089.600} 1071 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1071 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {1908.480 3816.960 2181.120 4089.600} 1072 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1072 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {2181.120 3816.960 2453.760 4089.600} 1073 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1073 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {2453.760 3816.960 2726.400 4089.600} 1074 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1074 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {2726.400 3816.960 2999.040 4089.600} 1075 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1075 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {2999.040 3816.960 3271.680 4089.600} 1076 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1076 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {3271.680 3816.960 3544.320 4089.600} 1077 of 5776
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area : 1077 complete 0 Viols.
[12/04 17:26:17    391s]   VERIFY DRC ...... Sub-Area: {3544.320 3816.960 3816.960 4089.600} 1078 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1078 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {3816.960 3816.960 4089.600 4089.600} 1079 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1079 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {4089.600 3816.960 4362.240 4089.600} 1080 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1080 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {4362.240 3816.960 4634.880 4089.600} 1081 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1081 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {4634.880 3816.960 4907.520 4089.600} 1082 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1082 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {4907.520 3816.960 5180.160 4089.600} 1083 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1083 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {5180.160 3816.960 5452.800 4089.600} 1084 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1084 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {5452.800 3816.960 5725.440 4089.600} 1085 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1085 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {5725.440 3816.960 5998.080 4089.600} 1086 of 5776
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area : 1086 complete 0 Viols.
[12/04 17:26:18    391s]   VERIFY DRC ...... Sub-Area: {5998.080 3816.960 6270.720 4089.600} 1087 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1087 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {6270.720 3816.960 6543.360 4089.600} 1088 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1088 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {6543.360 3816.960 6816.000 4089.600} 1089 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1089 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {6816.000 3816.960 7088.640 4089.600} 1090 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1090 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {7088.640 3816.960 7361.280 4089.600} 1091 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1091 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {7361.280 3816.960 7633.920 4089.600} 1092 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1092 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {7633.920 3816.960 7906.560 4089.600} 1093 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1093 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {7906.560 3816.960 8179.200 4089.600} 1094 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1094 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {8179.200 3816.960 8451.840 4089.600} 1095 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1095 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {8451.840 3816.960 8724.480 4089.600} 1096 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1096 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {8724.480 3816.960 8997.120 4089.600} 1097 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1097 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {8997.120 3816.960 9269.760 4089.600} 1098 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1098 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {9269.760 3816.960 9542.400 4089.600} 1099 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1099 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {9542.400 3816.960 9815.040 4089.600} 1100 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1100 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {9815.040 3816.960 10087.680 4089.600} 1101 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1101 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {10087.680 3816.960 10360.320 4089.600} 1102 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1102 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {10360.320 3816.960 10632.960 4089.600} 1103 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1103 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {10632.960 3816.960 10905.600 4089.600} 1104 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1104 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {10905.600 3816.960 11178.240 4089.600} 1105 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1105 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {11178.240 3816.960 11450.880 4089.600} 1106 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1106 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {11450.880 3816.960 11723.520 4089.600} 1107 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1107 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {11723.520 3816.960 11996.160 4089.600} 1108 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1108 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {11996.160 3816.960 12268.800 4089.600} 1109 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1109 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {12268.800 3816.960 12541.440 4089.600} 1110 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1110 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {12541.440 3816.960 12814.080 4089.600} 1111 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1111 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {12814.080 3816.960 13086.720 4089.600} 1112 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1112 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {13086.720 3816.960 13359.360 4089.600} 1113 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1113 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {13359.360 3816.960 13632.000 4089.600} 1114 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1114 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {13632.000 3816.960 13904.640 4089.600} 1115 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1115 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {13904.640 3816.960 14177.280 4089.600} 1116 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1116 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {14177.280 3816.960 14449.920 4089.600} 1117 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1117 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {14449.920 3816.960 14722.560 4089.600} 1118 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1118 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {14722.560 3816.960 14995.200 4089.600} 1119 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1119 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {14995.200 3816.960 15267.840 4089.600} 1120 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1120 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {15267.840 3816.960 15540.480 4089.600} 1121 of 5776
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area : 1121 complete 0 Viols.
[12/04 17:26:18    392s]   VERIFY DRC ...... Sub-Area: {15540.480 3816.960 15813.120 4089.600} 1122 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1122 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {15813.120 3816.960 16085.760 4089.600} 1123 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1123 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {16085.760 3816.960 16358.400 4089.600} 1124 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1124 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {16358.400 3816.960 16631.039 4089.600} 1125 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1125 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {16631.039 3816.960 16903.680 4089.600} 1126 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1126 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {16903.680 3816.960 17176.320 4089.600} 1127 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1127 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {17176.320 3816.960 17448.961 4089.600} 1128 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1128 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {17448.961 3816.960 17721.600 4089.600} 1129 of 5776
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area : 1129 complete 0 Viols.
[12/04 17:26:19    392s]   VERIFY DRC ...... Sub-Area: {17721.600 3816.960 17994.240 4089.600} 1130 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1130 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {17994.240 3816.960 18266.881 4089.600} 1131 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1131 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {18266.881 3816.960 18539.520 4089.600} 1132 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1132 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {18539.520 3816.960 18812.160 4089.600} 1133 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1133 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {18812.160 3816.960 19084.801 4089.600} 1134 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1134 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {19084.801 3816.960 19357.439 4089.600} 1135 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1135 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {19357.439 3816.960 19630.080 4089.600} 1136 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1136 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {19630.080 3816.960 19902.721 4089.600} 1137 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1137 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {19902.721 3816.960 20175.359 4089.600} 1138 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1138 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {20175.359 3816.960 20448.000 4089.600} 1139 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1139 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {20448.000 3816.960 20511.461 4089.600} 1140 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1140 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {0.000 4089.600 272.640 4362.240} 1141 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1141 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {272.640 4089.600 545.280 4362.240} 1142 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1142 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {545.280 4089.600 817.920 4362.240} 1143 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1143 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {817.920 4089.600 1090.560 4362.240} 1144 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1144 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {1090.560 4089.600 1363.200 4362.240} 1145 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1145 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {1363.200 4089.600 1635.840 4362.240} 1146 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1146 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {1635.840 4089.600 1908.480 4362.240} 1147 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1147 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {1908.480 4089.600 2181.120 4362.240} 1148 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1148 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {2181.120 4089.600 2453.760 4362.240} 1149 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1149 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {2453.760 4089.600 2726.400 4362.240} 1150 of 5776
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area : 1150 complete 0 Viols.
[12/04 17:26:19    393s]   VERIFY DRC ...... Sub-Area: {2726.400 4089.600 2999.040 4362.240} 1151 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1151 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {2999.040 4089.600 3271.680 4362.240} 1152 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1152 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {3271.680 4089.600 3544.320 4362.240} 1153 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1153 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {3544.320 4089.600 3816.960 4362.240} 1154 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1154 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {3816.960 4089.600 4089.600 4362.240} 1155 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1155 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {4089.600 4089.600 4362.240 4362.240} 1156 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1156 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {4362.240 4089.600 4634.880 4362.240} 1157 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1157 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {4634.880 4089.600 4907.520 4362.240} 1158 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1158 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {4907.520 4089.600 5180.160 4362.240} 1159 of 5776
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area : 1159 complete 0 Viols.
[12/04 17:26:20    393s]   VERIFY DRC ...... Sub-Area: {5180.160 4089.600 5452.800 4362.240} 1160 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1160 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {5452.800 4089.600 5725.440 4362.240} 1161 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1161 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {5725.440 4089.600 5998.080 4362.240} 1162 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1162 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {5998.080 4089.600 6270.720 4362.240} 1163 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1163 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {6270.720 4089.600 6543.360 4362.240} 1164 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1164 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {6543.360 4089.600 6816.000 4362.240} 1165 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1165 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {6816.000 4089.600 7088.640 4362.240} 1166 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1166 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {7088.640 4089.600 7361.280 4362.240} 1167 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1167 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {7361.280 4089.600 7633.920 4362.240} 1168 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1168 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {7633.920 4089.600 7906.560 4362.240} 1169 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1169 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {7906.560 4089.600 8179.200 4362.240} 1170 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1170 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {8179.200 4089.600 8451.840 4362.240} 1171 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1171 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {8451.840 4089.600 8724.480 4362.240} 1172 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1172 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {8724.480 4089.600 8997.120 4362.240} 1173 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1173 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {8997.120 4089.600 9269.760 4362.240} 1174 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1174 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {9269.760 4089.600 9542.400 4362.240} 1175 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1175 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {9542.400 4089.600 9815.040 4362.240} 1176 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1176 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {9815.040 4089.600 10087.680 4362.240} 1177 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1177 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {10087.680 4089.600 10360.320 4362.240} 1178 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1178 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {10360.320 4089.600 10632.960 4362.240} 1179 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1179 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {10632.960 4089.600 10905.600 4362.240} 1180 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1180 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {10905.600 4089.600 11178.240 4362.240} 1181 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1181 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {11178.240 4089.600 11450.880 4362.240} 1182 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1182 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {11450.880 4089.600 11723.520 4362.240} 1183 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1183 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {11723.520 4089.600 11996.160 4362.240} 1184 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1184 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {11996.160 4089.600 12268.800 4362.240} 1185 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1185 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {12268.800 4089.600 12541.440 4362.240} 1186 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1186 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {12541.440 4089.600 12814.080 4362.240} 1187 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1187 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {12814.080 4089.600 13086.720 4362.240} 1188 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1188 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {13086.720 4089.600 13359.360 4362.240} 1189 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1189 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {13359.360 4089.600 13632.000 4362.240} 1190 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1190 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {13632.000 4089.600 13904.640 4362.240} 1191 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1191 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {13904.640 4089.600 14177.280 4362.240} 1192 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1192 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {14177.280 4089.600 14449.920 4362.240} 1193 of 5776
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area : 1193 complete 0 Viols.
[12/04 17:26:20    394s]   VERIFY DRC ...... Sub-Area: {14449.920 4089.600 14722.560 4362.240} 1194 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1194 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {14722.560 4089.600 14995.200 4362.240} 1195 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1195 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {14995.200 4089.600 15267.840 4362.240} 1196 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1196 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {15267.840 4089.600 15540.480 4362.240} 1197 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1197 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {15540.480 4089.600 15813.120 4362.240} 1198 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1198 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {15813.120 4089.600 16085.760 4362.240} 1199 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1199 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {16085.760 4089.600 16358.400 4362.240} 1200 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1200 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {16358.400 4089.600 16631.039 4362.240} 1201 of 5776
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area : 1201 complete 0 Viols.
[12/04 17:26:21    394s]   VERIFY DRC ...... Sub-Area: {16631.039 4089.600 16903.680 4362.240} 1202 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1202 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {16903.680 4089.600 17176.320 4362.240} 1203 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1203 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {17176.320 4089.600 17448.961 4362.240} 1204 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1204 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {17448.961 4089.600 17721.600 4362.240} 1205 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1205 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {17721.600 4089.600 17994.240 4362.240} 1206 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1206 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {17994.240 4089.600 18266.881 4362.240} 1207 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1207 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {18266.881 4089.600 18539.520 4362.240} 1208 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1208 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {18539.520 4089.600 18812.160 4362.240} 1209 of 5776
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area : 1209 complete 0 Viols.
[12/04 17:26:21    395s]   VERIFY DRC ...... Sub-Area: {18812.160 4089.600 19084.801 4362.240} 1210 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1210 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {19084.801 4089.600 19357.439 4362.240} 1211 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1211 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {19357.439 4089.600 19630.080 4362.240} 1212 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1212 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {19630.080 4089.600 19902.721 4362.240} 1213 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1213 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {19902.721 4089.600 20175.359 4362.240} 1214 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1214 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {20175.359 4089.600 20448.000 4362.240} 1215 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1215 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {20448.000 4089.600 20511.461 4362.240} 1216 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1216 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {0.000 4362.240 272.640 4634.880} 1217 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1217 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {272.640 4362.240 545.280 4634.880} 1218 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1218 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {545.280 4362.240 817.920 4634.880} 1219 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1219 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {817.920 4362.240 1090.560 4634.880} 1220 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1220 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {1090.560 4362.240 1363.200 4634.880} 1221 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1221 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {1363.200 4362.240 1635.840 4634.880} 1222 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1222 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {1635.840 4362.240 1908.480 4634.880} 1223 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1223 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {1908.480 4362.240 2181.120 4634.880} 1224 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1224 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {2181.120 4362.240 2453.760 4634.880} 1225 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1225 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {2453.760 4362.240 2726.400 4634.880} 1226 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1226 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {2726.400 4362.240 2999.040 4634.880} 1227 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1227 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {2999.040 4362.240 3271.680 4634.880} 1228 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1228 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {3271.680 4362.240 3544.320 4634.880} 1229 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1229 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {3544.320 4362.240 3816.960 4634.880} 1230 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1230 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {3816.960 4362.240 4089.600 4634.880} 1231 of 5776
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area : 1231 complete 0 Viols.
[12/04 17:26:22    395s]   VERIFY DRC ...... Sub-Area: {4089.600 4362.240 4362.240 4634.880} 1232 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1232 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {4362.240 4362.240 4634.880 4634.880} 1233 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1233 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {4634.880 4362.240 4907.520 4634.880} 1234 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1234 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {4907.520 4362.240 5180.160 4634.880} 1235 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1235 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {5180.160 4362.240 5452.800 4634.880} 1236 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1236 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {5452.800 4362.240 5725.440 4634.880} 1237 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1237 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {5725.440 4362.240 5998.080 4634.880} 1238 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1238 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {5998.080 4362.240 6270.720 4634.880} 1239 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1239 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {6270.720 4362.240 6543.360 4634.880} 1240 of 5776
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area : 1240 complete 0 Viols.
[12/04 17:26:22    396s]   VERIFY DRC ...... Sub-Area: {6543.360 4362.240 6816.000 4634.880} 1241 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1241 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {6816.000 4362.240 7088.640 4634.880} 1242 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1242 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {7088.640 4362.240 7361.280 4634.880} 1243 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1243 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {7361.280 4362.240 7633.920 4634.880} 1244 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1244 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {7633.920 4362.240 7906.560 4634.880} 1245 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1245 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {7906.560 4362.240 8179.200 4634.880} 1246 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1246 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {8179.200 4362.240 8451.840 4634.880} 1247 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1247 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {8451.840 4362.240 8724.480 4634.880} 1248 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1248 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {8724.480 4362.240 8997.120 4634.880} 1249 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1249 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {8997.120 4362.240 9269.760 4634.880} 1250 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1250 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {9269.760 4362.240 9542.400 4634.880} 1251 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1251 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {9542.400 4362.240 9815.040 4634.880} 1252 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1252 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {9815.040 4362.240 10087.680 4634.880} 1253 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1253 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {10087.680 4362.240 10360.320 4634.880} 1254 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1254 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {10360.320 4362.240 10632.960 4634.880} 1255 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1255 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {10632.960 4362.240 10905.600 4634.880} 1256 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1256 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {10905.600 4362.240 11178.240 4634.880} 1257 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1257 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {11178.240 4362.240 11450.880 4634.880} 1258 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1258 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {11450.880 4362.240 11723.520 4634.880} 1259 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1259 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {11723.520 4362.240 11996.160 4634.880} 1260 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1260 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {11996.160 4362.240 12268.800 4634.880} 1261 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1261 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {12268.800 4362.240 12541.440 4634.880} 1262 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1262 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {12541.440 4362.240 12814.080 4634.880} 1263 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1263 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {12814.080 4362.240 13086.720 4634.880} 1264 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1264 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {13086.720 4362.240 13359.360 4634.880} 1265 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1265 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {13359.360 4362.240 13632.000 4634.880} 1266 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1266 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {13632.000 4362.240 13904.640 4634.880} 1267 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1267 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {13904.640 4362.240 14177.280 4634.880} 1268 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1268 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {14177.280 4362.240 14449.920 4634.880} 1269 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1269 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {14449.920 4362.240 14722.560 4634.880} 1270 of 5776
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area : 1270 complete 0 Viols.
[12/04 17:26:23    396s]   VERIFY DRC ...... Sub-Area: {14722.560 4362.240 14995.200 4634.880} 1271 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1271 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {14995.200 4362.240 15267.840 4634.880} 1272 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1272 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {15267.840 4362.240 15540.480 4634.880} 1273 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1273 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {15540.480 4362.240 15813.120 4634.880} 1274 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1274 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {15813.120 4362.240 16085.760 4634.880} 1275 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1275 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {16085.760 4362.240 16358.400 4634.880} 1276 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1276 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {16358.400 4362.240 16631.039 4634.880} 1277 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1277 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {16631.039 4362.240 16903.680 4634.880} 1278 of 5776
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area : 1278 complete 0 Viols.
[12/04 17:26:23    397s]   VERIFY DRC ...... Sub-Area: {16903.680 4362.240 17176.320 4634.880} 1279 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1279 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {17176.320 4362.240 17448.961 4634.880} 1280 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1280 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {17448.961 4362.240 17721.600 4634.880} 1281 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1281 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {17721.600 4362.240 17994.240 4634.880} 1282 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1282 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {17994.240 4362.240 18266.881 4634.880} 1283 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1283 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {18266.881 4362.240 18539.520 4634.880} 1284 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1284 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {18539.520 4362.240 18812.160 4634.880} 1285 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1285 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {18812.160 4362.240 19084.801 4634.880} 1286 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1286 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {19084.801 4362.240 19357.439 4634.880} 1287 of 5776
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area : 1287 complete 0 Viols.
[12/04 17:26:24    397s]   VERIFY DRC ...... Sub-Area: {19357.439 4362.240 19630.080 4634.880} 1288 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1288 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {19630.080 4362.240 19902.721 4634.880} 1289 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1289 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {19902.721 4362.240 20175.359 4634.880} 1290 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1290 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {20175.359 4362.240 20448.000 4634.880} 1291 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1291 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {20448.000 4362.240 20511.461 4634.880} 1292 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1292 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {0.000 4634.880 272.640 4907.520} 1293 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1293 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {272.640 4634.880 545.280 4907.520} 1294 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1294 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {545.280 4634.880 817.920 4907.520} 1295 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1295 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {817.920 4634.880 1090.560 4907.520} 1296 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1296 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {1090.560 4634.880 1363.200 4907.520} 1297 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1297 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {1363.200 4634.880 1635.840 4907.520} 1298 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1298 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {1635.840 4634.880 1908.480 4907.520} 1299 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1299 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {1908.480 4634.880 2181.120 4907.520} 1300 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1300 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {2181.120 4634.880 2453.760 4907.520} 1301 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1301 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {2453.760 4634.880 2726.400 4907.520} 1302 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1302 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {2726.400 4634.880 2999.040 4907.520} 1303 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1303 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {2999.040 4634.880 3271.680 4907.520} 1304 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1304 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {3271.680 4634.880 3544.320 4907.520} 1305 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1305 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {3544.320 4634.880 3816.960 4907.520} 1306 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1306 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {3816.960 4634.880 4089.600 4907.520} 1307 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1307 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {4089.600 4634.880 4362.240 4907.520} 1308 of 5776
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area : 1308 complete 0 Viols.
[12/04 17:26:24    398s]   VERIFY DRC ...... Sub-Area: {4362.240 4634.880 4634.880 4907.520} 1309 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1309 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {4634.880 4634.880 4907.520 4907.520} 1310 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1310 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {4907.520 4634.880 5180.160 4907.520} 1311 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1311 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {5180.160 4634.880 5452.800 4907.520} 1312 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1312 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {5452.800 4634.880 5725.440 4907.520} 1313 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1313 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {5725.440 4634.880 5998.080 4907.520} 1314 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1314 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {5998.080 4634.880 6270.720 4907.520} 1315 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1315 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {6270.720 4634.880 6543.360 4907.520} 1316 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1316 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {6543.360 4634.880 6816.000 4907.520} 1317 of 5776
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area : 1317 complete 0 Viols.
[12/04 17:26:25    398s]   VERIFY DRC ...... Sub-Area: {6816.000 4634.880 7088.640 4907.520} 1318 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1318 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {7088.640 4634.880 7361.280 4907.520} 1319 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1319 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {7361.280 4634.880 7633.920 4907.520} 1320 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1320 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {7633.920 4634.880 7906.560 4907.520} 1321 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1321 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {7906.560 4634.880 8179.200 4907.520} 1322 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1322 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {8179.200 4634.880 8451.840 4907.520} 1323 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1323 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {8451.840 4634.880 8724.480 4907.520} 1324 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1324 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {8724.480 4634.880 8997.120 4907.520} 1325 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1325 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {8997.120 4634.880 9269.760 4907.520} 1326 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1326 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {9269.760 4634.880 9542.400 4907.520} 1327 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1327 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {9542.400 4634.880 9815.040 4907.520} 1328 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1328 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {9815.040 4634.880 10087.680 4907.520} 1329 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1329 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {10087.680 4634.880 10360.320 4907.520} 1330 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1330 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {10360.320 4634.880 10632.960 4907.520} 1331 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1331 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {10632.960 4634.880 10905.600 4907.520} 1332 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1332 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {10905.600 4634.880 11178.240 4907.520} 1333 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1333 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {11178.240 4634.880 11450.880 4907.520} 1334 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1334 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {11450.880 4634.880 11723.520 4907.520} 1335 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1335 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {11723.520 4634.880 11996.160 4907.520} 1336 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1336 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {11996.160 4634.880 12268.800 4907.520} 1337 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1337 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {12268.800 4634.880 12541.440 4907.520} 1338 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1338 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {12541.440 4634.880 12814.080 4907.520} 1339 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1339 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {12814.080 4634.880 13086.720 4907.520} 1340 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1340 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {13086.720 4634.880 13359.360 4907.520} 1341 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1341 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {13359.360 4634.880 13632.000 4907.520} 1342 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1342 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {13632.000 4634.880 13904.640 4907.520} 1343 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1343 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {13904.640 4634.880 14177.280 4907.520} 1344 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1344 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {14177.280 4634.880 14449.920 4907.520} 1345 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1345 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {14449.920 4634.880 14722.560 4907.520} 1346 of 5776
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area : 1346 complete 0 Viols.
[12/04 17:26:25    399s]   VERIFY DRC ...... Sub-Area: {14722.560 4634.880 14995.200 4907.520} 1347 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1347 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {14995.200 4634.880 15267.840 4907.520} 1348 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1348 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {15267.840 4634.880 15540.480 4907.520} 1349 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1349 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {15540.480 4634.880 15813.120 4907.520} 1350 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1350 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {15813.120 4634.880 16085.760 4907.520} 1351 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1351 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {16085.760 4634.880 16358.400 4907.520} 1352 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1352 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {16358.400 4634.880 16631.039 4907.520} 1353 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1353 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {16631.039 4634.880 16903.680 4907.520} 1354 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1354 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {16903.680 4634.880 17176.320 4907.520} 1355 of 5776
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area : 1355 complete 0 Viols.
[12/04 17:26:26    399s]   VERIFY DRC ...... Sub-Area: {17176.320 4634.880 17448.961 4907.520} 1356 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1356 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {17448.961 4634.880 17721.600 4907.520} 1357 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1357 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {17721.600 4634.880 17994.240 4907.520} 1358 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1358 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {17994.240 4634.880 18266.881 4907.520} 1359 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1359 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {18266.881 4634.880 18539.520 4907.520} 1360 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1360 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {18539.520 4634.880 18812.160 4907.520} 1361 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1361 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {18812.160 4634.880 19084.801 4907.520} 1362 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1362 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {19084.801 4634.880 19357.439 4907.520} 1363 of 5776
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area : 1363 complete 0 Viols.
[12/04 17:26:26    400s]   VERIFY DRC ...... Sub-Area: {19357.439 4634.880 19630.080 4907.520} 1364 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1364 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {19630.080 4634.880 19902.721 4907.520} 1365 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1365 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {19902.721 4634.880 20175.359 4907.520} 1366 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1366 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {20175.359 4634.880 20448.000 4907.520} 1367 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1367 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {20448.000 4634.880 20511.461 4907.520} 1368 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1368 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {0.000 4907.520 272.640 5180.160} 1369 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1369 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {272.640 4907.520 545.280 5180.160} 1370 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1370 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {545.280 4907.520 817.920 5180.160} 1371 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1371 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {817.920 4907.520 1090.560 5180.160} 1372 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1372 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {1090.560 4907.520 1363.200 5180.160} 1373 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1373 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {1363.200 4907.520 1635.840 5180.160} 1374 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1374 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {1635.840 4907.520 1908.480 5180.160} 1375 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1375 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {1908.480 4907.520 2181.120 5180.160} 1376 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1376 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {2181.120 4907.520 2453.760 5180.160} 1377 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1377 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {2453.760 4907.520 2726.400 5180.160} 1378 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1378 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {2726.400 4907.520 2999.040 5180.160} 1379 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1379 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {2999.040 4907.520 3271.680 5180.160} 1380 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1380 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {3271.680 4907.520 3544.320 5180.160} 1381 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1381 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {3544.320 4907.520 3816.960 5180.160} 1382 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1382 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {3816.960 4907.520 4089.600 5180.160} 1383 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1383 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {4089.600 4907.520 4362.240 5180.160} 1384 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1384 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {4362.240 4907.520 4634.880 5180.160} 1385 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1385 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {4634.880 4907.520 4907.520 5180.160} 1386 of 5776
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area : 1386 complete 0 Viols.
[12/04 17:26:27    400s]   VERIFY DRC ...... Sub-Area: {4907.520 4907.520 5180.160 5180.160} 1387 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1387 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {5180.160 4907.520 5452.800 5180.160} 1388 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1388 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {5452.800 4907.520 5725.440 5180.160} 1389 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1389 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {5725.440 4907.520 5998.080 5180.160} 1390 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1390 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {5998.080 4907.520 6270.720 5180.160} 1391 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1391 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {6270.720 4907.520 6543.360 5180.160} 1392 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1392 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {6543.360 4907.520 6816.000 5180.160} 1393 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1393 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {6816.000 4907.520 7088.640 5180.160} 1394 of 5776
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area : 1394 complete 0 Viols.
[12/04 17:26:27    401s]   VERIFY DRC ...... Sub-Area: {7088.640 4907.520 7361.280 5180.160} 1395 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1395 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {7361.280 4907.520 7633.920 5180.160} 1396 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1396 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {7633.920 4907.520 7906.560 5180.160} 1397 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1397 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {7906.560 4907.520 8179.200 5180.160} 1398 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1398 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {8179.200 4907.520 8451.840 5180.160} 1399 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1399 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {8451.840 4907.520 8724.480 5180.160} 1400 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1400 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {8724.480 4907.520 8997.120 5180.160} 1401 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1401 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {8997.120 4907.520 9269.760 5180.160} 1402 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1402 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {9269.760 4907.520 9542.400 5180.160} 1403 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1403 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {9542.400 4907.520 9815.040 5180.160} 1404 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1404 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {9815.040 4907.520 10087.680 5180.160} 1405 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1405 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {10087.680 4907.520 10360.320 5180.160} 1406 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1406 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {10360.320 4907.520 10632.960 5180.160} 1407 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1407 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {10632.960 4907.520 10905.600 5180.160} 1408 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1408 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {10905.600 4907.520 11178.240 5180.160} 1409 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1409 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {11178.240 4907.520 11450.880 5180.160} 1410 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1410 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {11450.880 4907.520 11723.520 5180.160} 1411 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1411 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {11723.520 4907.520 11996.160 5180.160} 1412 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1412 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {11996.160 4907.520 12268.800 5180.160} 1413 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1413 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {12268.800 4907.520 12541.440 5180.160} 1414 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1414 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {12541.440 4907.520 12814.080 5180.160} 1415 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1415 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {12814.080 4907.520 13086.720 5180.160} 1416 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1416 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {13086.720 4907.520 13359.360 5180.160} 1417 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1417 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {13359.360 4907.520 13632.000 5180.160} 1418 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1418 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {13632.000 4907.520 13904.640 5180.160} 1419 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1419 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {13904.640 4907.520 14177.280 5180.160} 1420 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1420 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {14177.280 4907.520 14449.920 5180.160} 1421 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1421 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {14449.920 4907.520 14722.560 5180.160} 1422 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1422 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {14722.560 4907.520 14995.200 5180.160} 1423 of 5776
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area : 1423 complete 0 Viols.
[12/04 17:26:28    401s]   VERIFY DRC ...... Sub-Area: {14995.200 4907.520 15267.840 5180.160} 1424 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1424 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {15267.840 4907.520 15540.480 5180.160} 1425 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1425 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {15540.480 4907.520 15813.120 5180.160} 1426 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1426 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {15813.120 4907.520 16085.760 5180.160} 1427 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1427 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {16085.760 4907.520 16358.400 5180.160} 1428 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1428 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {16358.400 4907.520 16631.039 5180.160} 1429 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1429 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {16631.039 4907.520 16903.680 5180.160} 1430 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1430 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {16903.680 4907.520 17176.320 5180.160} 1431 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1431 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {17176.320 4907.520 17448.961 5180.160} 1432 of 5776
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area : 1432 complete 0 Viols.
[12/04 17:26:28    402s]   VERIFY DRC ...... Sub-Area: {17448.961 4907.520 17721.600 5180.160} 1433 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1433 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {17721.600 4907.520 17994.240 5180.160} 1434 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1434 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {17994.240 4907.520 18266.881 5180.160} 1435 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1435 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {18266.881 4907.520 18539.520 5180.160} 1436 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1436 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {18539.520 4907.520 18812.160 5180.160} 1437 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1437 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {18812.160 4907.520 19084.801 5180.160} 1438 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1438 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {19084.801 4907.520 19357.439 5180.160} 1439 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1439 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {19357.439 4907.520 19630.080 5180.160} 1440 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1440 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {19630.080 4907.520 19902.721 5180.160} 1441 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1441 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {19902.721 4907.520 20175.359 5180.160} 1442 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1442 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {20175.359 4907.520 20448.000 5180.160} 1443 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1443 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {20448.000 4907.520 20511.461 5180.160} 1444 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1444 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {0.000 5180.160 272.640 5452.800} 1445 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1445 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {272.640 5180.160 545.280 5452.800} 1446 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1446 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {545.280 5180.160 817.920 5452.800} 1447 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1447 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {817.920 5180.160 1090.560 5452.800} 1448 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1448 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {1090.560 5180.160 1363.200 5452.800} 1449 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1449 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {1363.200 5180.160 1635.840 5452.800} 1450 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1450 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {1635.840 5180.160 1908.480 5452.800} 1451 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1451 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {1908.480 5180.160 2181.120 5452.800} 1452 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1452 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {2181.120 5180.160 2453.760 5452.800} 1453 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1453 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {2453.760 5180.160 2726.400 5452.800} 1454 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1454 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {2726.400 5180.160 2999.040 5452.800} 1455 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1455 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {2999.040 5180.160 3271.680 5452.800} 1456 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1456 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {3271.680 5180.160 3544.320 5452.800} 1457 of 5776
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area : 1457 complete 0 Viols.
[12/04 17:26:29    402s]   VERIFY DRC ...... Sub-Area: {3544.320 5180.160 3816.960 5452.800} 1458 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1458 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {3816.960 5180.160 4089.600 5452.800} 1459 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1459 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {4089.600 5180.160 4362.240 5452.800} 1460 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1460 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {4362.240 5180.160 4634.880 5452.800} 1461 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1461 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {4634.880 5180.160 4907.520 5452.800} 1462 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1462 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {4907.520 5180.160 5180.160 5452.800} 1463 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1463 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {5180.160 5180.160 5452.800 5452.800} 1464 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1464 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {5452.800 5180.160 5725.440 5452.800} 1465 of 5776
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area : 1465 complete 0 Viols.
[12/04 17:26:29    403s]   VERIFY DRC ...... Sub-Area: {5725.440 5180.160 5998.080 5452.800} 1466 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1466 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {5998.080 5180.160 6270.720 5452.800} 1467 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1467 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {6270.720 5180.160 6543.360 5452.800} 1468 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1468 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {6543.360 5180.160 6816.000 5452.800} 1469 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1469 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {6816.000 5180.160 7088.640 5452.800} 1470 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1470 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {7088.640 5180.160 7361.280 5452.800} 1471 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1471 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {7361.280 5180.160 7633.920 5452.800} 1472 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1472 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {7633.920 5180.160 7906.560 5452.800} 1473 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1473 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {7906.560 5180.160 8179.200 5452.800} 1474 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1474 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {8179.200 5180.160 8451.840 5452.800} 1475 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1475 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {8451.840 5180.160 8724.480 5452.800} 1476 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1476 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {8724.480 5180.160 8997.120 5452.800} 1477 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1477 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {8997.120 5180.160 9269.760 5452.800} 1478 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1478 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {9269.760 5180.160 9542.400 5452.800} 1479 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1479 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {9542.400 5180.160 9815.040 5452.800} 1480 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1480 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {9815.040 5180.160 10087.680 5452.800} 1481 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1481 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {10087.680 5180.160 10360.320 5452.800} 1482 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1482 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {10360.320 5180.160 10632.960 5452.800} 1483 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1483 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {10632.960 5180.160 10905.600 5452.800} 1484 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1484 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {10905.600 5180.160 11178.240 5452.800} 1485 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1485 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {11178.240 5180.160 11450.880 5452.800} 1486 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1486 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {11450.880 5180.160 11723.520 5452.800} 1487 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1487 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {11723.520 5180.160 11996.160 5452.800} 1488 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1488 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {11996.160 5180.160 12268.800 5452.800} 1489 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1489 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {12268.800 5180.160 12541.440 5452.800} 1490 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1490 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {12541.440 5180.160 12814.080 5452.800} 1491 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1491 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {12814.080 5180.160 13086.720 5452.800} 1492 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1492 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {13086.720 5180.160 13359.360 5452.800} 1493 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1493 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {13359.360 5180.160 13632.000 5452.800} 1494 of 5776
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area : 1494 complete 0 Viols.
[12/04 17:26:30    403s]   VERIFY DRC ...... Sub-Area: {13632.000 5180.160 13904.640 5452.800} 1495 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1495 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {13904.640 5180.160 14177.280 5452.800} 1496 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1496 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {14177.280 5180.160 14449.920 5452.800} 1497 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1497 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {14449.920 5180.160 14722.560 5452.800} 1498 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1498 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {14722.560 5180.160 14995.200 5452.800} 1499 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1499 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {14995.200 5180.160 15267.840 5452.800} 1500 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1500 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {15267.840 5180.160 15540.480 5452.800} 1501 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1501 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {15540.480 5180.160 15813.120 5452.800} 1502 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1502 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {15813.120 5180.160 16085.760 5452.800} 1503 of 5776
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area : 1503 complete 0 Viols.
[12/04 17:26:30    404s]   VERIFY DRC ...... Sub-Area: {16085.760 5180.160 16358.400 5452.800} 1504 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1504 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {16358.400 5180.160 16631.039 5452.800} 1505 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1505 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {16631.039 5180.160 16903.680 5452.800} 1506 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1506 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {16903.680 5180.160 17176.320 5452.800} 1507 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1507 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {17176.320 5180.160 17448.961 5452.800} 1508 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1508 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {17448.961 5180.160 17721.600 5452.800} 1509 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1509 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {17721.600 5180.160 17994.240 5452.800} 1510 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1510 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {17994.240 5180.160 18266.881 5452.800} 1511 of 5776
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area : 1511 complete 0 Viols.
[12/04 17:26:31    404s]   VERIFY DRC ...... Sub-Area: {18266.881 5180.160 18539.520 5452.800} 1512 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1512 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {18539.520 5180.160 18812.160 5452.800} 1513 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1513 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {18812.160 5180.160 19084.801 5452.800} 1514 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1514 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {19084.801 5180.160 19357.439 5452.800} 1515 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1515 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {19357.439 5180.160 19630.080 5452.800} 1516 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1516 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {19630.080 5180.160 19902.721 5452.800} 1517 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1517 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {19902.721 5180.160 20175.359 5452.800} 1518 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1518 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {20175.359 5180.160 20448.000 5452.800} 1519 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1519 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {20448.000 5180.160 20511.461 5452.800} 1520 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1520 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {0.000 5452.800 272.640 5725.440} 1521 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1521 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {272.640 5452.800 545.280 5725.440} 1522 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1522 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {545.280 5452.800 817.920 5725.440} 1523 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1523 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {817.920 5452.800 1090.560 5725.440} 1524 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1524 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {1090.560 5452.800 1363.200 5725.440} 1525 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1525 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {1363.200 5452.800 1635.840 5725.440} 1526 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1526 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {1635.840 5452.800 1908.480 5725.440} 1527 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1527 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {1908.480 5452.800 2181.120 5725.440} 1528 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1528 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {2181.120 5452.800 2453.760 5725.440} 1529 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1529 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {2453.760 5452.800 2726.400 5725.440} 1530 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1530 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {2726.400 5452.800 2999.040 5725.440} 1531 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1531 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {2999.040 5452.800 3271.680 5725.440} 1532 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1532 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {3271.680 5452.800 3544.320 5725.440} 1533 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1533 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {3544.320 5452.800 3816.960 5725.440} 1534 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1534 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {3816.960 5452.800 4089.600 5725.440} 1535 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1535 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {4089.600 5452.800 4362.240 5725.440} 1536 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1536 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {4362.240 5452.800 4634.880 5725.440} 1537 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1537 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {4634.880 5452.800 4907.520 5725.440} 1538 of 5776
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area : 1538 complete 0 Viols.
[12/04 17:26:31    405s]   VERIFY DRC ...... Sub-Area: {4907.520 5452.800 5180.160 5725.440} 1539 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1539 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {5180.160 5452.800 5452.800 5725.440} 1540 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1540 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {5452.800 5452.800 5725.440 5725.440} 1541 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1541 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {5725.440 5452.800 5998.080 5725.440} 1542 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1542 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {5998.080 5452.800 6270.720 5725.440} 1543 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1543 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {6270.720 5452.800 6543.360 5725.440} 1544 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1544 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {6543.360 5452.800 6816.000 5725.440} 1545 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1545 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {6816.000 5452.800 7088.640 5725.440} 1546 of 5776
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area : 1546 complete 0 Viols.
[12/04 17:26:32    405s]   VERIFY DRC ...... Sub-Area: {7088.640 5452.800 7361.280 5725.440} 1547 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1547 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {7361.280 5452.800 7633.920 5725.440} 1548 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1548 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {7633.920 5452.800 7906.560 5725.440} 1549 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1549 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {7906.560 5452.800 8179.200 5725.440} 1550 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1550 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {8179.200 5452.800 8451.840 5725.440} 1551 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1551 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {8451.840 5452.800 8724.480 5725.440} 1552 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1552 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {8724.480 5452.800 8997.120 5725.440} 1553 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1553 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {8997.120 5452.800 9269.760 5725.440} 1554 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1554 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {9269.760 5452.800 9542.400 5725.440} 1555 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1555 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {9542.400 5452.800 9815.040 5725.440} 1556 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1556 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {9815.040 5452.800 10087.680 5725.440} 1557 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1557 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {10087.680 5452.800 10360.320 5725.440} 1558 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1558 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {10360.320 5452.800 10632.960 5725.440} 1559 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1559 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {10632.960 5452.800 10905.600 5725.440} 1560 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1560 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {10905.600 5452.800 11178.240 5725.440} 1561 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1561 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {11178.240 5452.800 11450.880 5725.440} 1562 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1562 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {11450.880 5452.800 11723.520 5725.440} 1563 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1563 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {11723.520 5452.800 11996.160 5725.440} 1564 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1564 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {11996.160 5452.800 12268.800 5725.440} 1565 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1565 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {12268.800 5452.800 12541.440 5725.440} 1566 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1566 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {12541.440 5452.800 12814.080 5725.440} 1567 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1567 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {12814.080 5452.800 13086.720 5725.440} 1568 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1568 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {13086.720 5452.800 13359.360 5725.440} 1569 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1569 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {13359.360 5452.800 13632.000 5725.440} 1570 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1570 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {13632.000 5452.800 13904.640 5725.440} 1571 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1571 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {13904.640 5452.800 14177.280 5725.440} 1572 of 5776
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area : 1572 complete 0 Viols.
[12/04 17:26:32    406s]   VERIFY DRC ...... Sub-Area: {14177.280 5452.800 14449.920 5725.440} 1573 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1573 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {14449.920 5452.800 14722.560 5725.440} 1574 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1574 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {14722.560 5452.800 14995.200 5725.440} 1575 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1575 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {14995.200 5452.800 15267.840 5725.440} 1576 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1576 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {15267.840 5452.800 15540.480 5725.440} 1577 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1577 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {15540.480 5452.800 15813.120 5725.440} 1578 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1578 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {15813.120 5452.800 16085.760 5725.440} 1579 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1579 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {16085.760 5452.800 16358.400 5725.440} 1580 of 5776
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area : 1580 complete 0 Viols.
[12/04 17:26:33    406s]   VERIFY DRC ...... Sub-Area: {16358.400 5452.800 16631.039 5725.440} 1581 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1581 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {16631.039 5452.800 16903.680 5725.440} 1582 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1582 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {16903.680 5452.800 17176.320 5725.440} 1583 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1583 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {17176.320 5452.800 17448.961 5725.440} 1584 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1584 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {17448.961 5452.800 17721.600 5725.440} 1585 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1585 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {17721.600 5452.800 17994.240 5725.440} 1586 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1586 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {17994.240 5452.800 18266.881 5725.440} 1587 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1587 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {18266.881 5452.800 18539.520 5725.440} 1588 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1588 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {18539.520 5452.800 18812.160 5725.440} 1589 of 5776
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area : 1589 complete 0 Viols.
[12/04 17:26:33    407s]   VERIFY DRC ...... Sub-Area: {18812.160 5452.800 19084.801 5725.440} 1590 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1590 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {19084.801 5452.800 19357.439 5725.440} 1591 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1591 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {19357.439 5452.800 19630.080 5725.440} 1592 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1592 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {19630.080 5452.800 19902.721 5725.440} 1593 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1593 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {19902.721 5452.800 20175.359 5725.440} 1594 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1594 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {20175.359 5452.800 20448.000 5725.440} 1595 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1595 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {20448.000 5452.800 20511.461 5725.440} 1596 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1596 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {0.000 5725.440 272.640 5998.080} 1597 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1597 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {272.640 5725.440 545.280 5998.080} 1598 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1598 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {545.280 5725.440 817.920 5998.080} 1599 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1599 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {817.920 5725.440 1090.560 5998.080} 1600 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1600 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {1090.560 5725.440 1363.200 5998.080} 1601 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1601 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {1363.200 5725.440 1635.840 5998.080} 1602 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1602 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {1635.840 5725.440 1908.480 5998.080} 1603 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1603 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {1908.480 5725.440 2181.120 5998.080} 1604 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1604 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {2181.120 5725.440 2453.760 5998.080} 1605 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1605 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {2453.760 5725.440 2726.400 5998.080} 1606 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1606 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {2726.400 5725.440 2999.040 5998.080} 1607 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1607 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {2999.040 5725.440 3271.680 5998.080} 1608 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1608 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {3271.680 5725.440 3544.320 5998.080} 1609 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1609 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {3544.320 5725.440 3816.960 5998.080} 1610 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1610 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {3816.960 5725.440 4089.600 5998.080} 1611 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1611 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {4089.600 5725.440 4362.240 5998.080} 1612 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1612 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {4362.240 5725.440 4634.880 5998.080} 1613 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1613 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {4634.880 5725.440 4907.520 5998.080} 1614 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1614 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {4907.520 5725.440 5180.160 5998.080} 1615 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1615 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {5180.160 5725.440 5452.800 5998.080} 1616 of 5776
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area : 1616 complete 0 Viols.
[12/04 17:26:34    407s]   VERIFY DRC ...... Sub-Area: {5452.800 5725.440 5725.440 5998.080} 1617 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1617 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {5725.440 5725.440 5998.080 5998.080} 1618 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1618 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {5998.080 5725.440 6270.720 5998.080} 1619 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1619 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {6270.720 5725.440 6543.360 5998.080} 1620 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1620 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {6543.360 5725.440 6816.000 5998.080} 1621 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1621 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {6816.000 5725.440 7088.640 5998.080} 1622 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1622 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {7088.640 5725.440 7361.280 5998.080} 1623 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1623 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {7361.280 5725.440 7633.920 5998.080} 1624 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1624 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {7633.920 5725.440 7906.560 5998.080} 1625 of 5776
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area : 1625 complete 0 Viols.
[12/04 17:26:34    408s]   VERIFY DRC ...... Sub-Area: {7906.560 5725.440 8179.200 5998.080} 1626 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1626 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {8179.200 5725.440 8451.840 5998.080} 1627 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1627 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {8451.840 5725.440 8724.480 5998.080} 1628 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1628 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {8724.480 5725.440 8997.120 5998.080} 1629 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1629 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {8997.120 5725.440 9269.760 5998.080} 1630 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1630 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {9269.760 5725.440 9542.400 5998.080} 1631 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1631 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {9542.400 5725.440 9815.040 5998.080} 1632 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1632 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {9815.040 5725.440 10087.680 5998.080} 1633 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1633 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {10087.680 5725.440 10360.320 5998.080} 1634 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1634 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {10360.320 5725.440 10632.960 5998.080} 1635 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1635 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {10632.960 5725.440 10905.600 5998.080} 1636 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1636 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {10905.600 5725.440 11178.240 5998.080} 1637 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1637 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {11178.240 5725.440 11450.880 5998.080} 1638 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1638 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {11450.880 5725.440 11723.520 5998.080} 1639 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1639 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {11723.520 5725.440 11996.160 5998.080} 1640 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1640 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {11996.160 5725.440 12268.800 5998.080} 1641 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1641 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {12268.800 5725.440 12541.440 5998.080} 1642 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1642 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {12541.440 5725.440 12814.080 5998.080} 1643 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1643 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {12814.080 5725.440 13086.720 5998.080} 1644 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1644 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {13086.720 5725.440 13359.360 5998.080} 1645 of 5776
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area : 1645 complete 0 Viols.
[12/04 17:26:35    408s]   VERIFY DRC ...... Sub-Area: {13359.360 5725.440 13632.000 5998.080} 1646 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1646 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {13632.000 5725.440 13904.640 5998.080} 1647 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1647 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {13904.640 5725.440 14177.280 5998.080} 1648 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1648 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {14177.280 5725.440 14449.920 5998.080} 1649 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1649 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {14449.920 5725.440 14722.560 5998.080} 1650 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1650 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {14722.560 5725.440 14995.200 5998.080} 1651 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1651 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {14995.200 5725.440 15267.840 5998.080} 1652 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1652 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {15267.840 5725.440 15540.480 5998.080} 1653 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1653 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {15540.480 5725.440 15813.120 5998.080} 1654 of 5776
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area : 1654 complete 0 Viols.
[12/04 17:26:35    409s]   VERIFY DRC ...... Sub-Area: {15813.120 5725.440 16085.760 5998.080} 1655 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1655 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {16085.760 5725.440 16358.400 5998.080} 1656 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1656 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {16358.400 5725.440 16631.039 5998.080} 1657 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1657 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {16631.039 5725.440 16903.680 5998.080} 1658 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1658 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {16903.680 5725.440 17176.320 5998.080} 1659 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1659 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {17176.320 5725.440 17448.961 5998.080} 1660 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1660 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {17448.961 5725.440 17721.600 5998.080} 1661 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1661 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {17721.600 5725.440 17994.240 5998.080} 1662 of 5776
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area : 1662 complete 0 Viols.
[12/04 17:26:36    409s]   VERIFY DRC ...... Sub-Area: {17994.240 5725.440 18266.881 5998.080} 1663 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1663 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {18266.881 5725.440 18539.520 5998.080} 1664 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1664 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {18539.520 5725.440 18812.160 5998.080} 1665 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1665 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {18812.160 5725.440 19084.801 5998.080} 1666 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1666 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {19084.801 5725.440 19357.439 5998.080} 1667 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1667 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {19357.439 5725.440 19630.080 5998.080} 1668 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1668 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {19630.080 5725.440 19902.721 5998.080} 1669 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1669 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {19902.721 5725.440 20175.359 5998.080} 1670 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1670 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {20175.359 5725.440 20448.000 5998.080} 1671 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1671 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {20448.000 5725.440 20511.461 5998.080} 1672 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1672 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {0.000 5998.080 272.640 6270.720} 1673 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1673 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {272.640 5998.080 545.280 6270.720} 1674 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1674 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {545.280 5998.080 817.920 6270.720} 1675 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1675 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {817.920 5998.080 1090.560 6270.720} 1676 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1676 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {1090.560 5998.080 1363.200 6270.720} 1677 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1677 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {1363.200 5998.080 1635.840 6270.720} 1678 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1678 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {1635.840 5998.080 1908.480 6270.720} 1679 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1679 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {1908.480 5998.080 2181.120 6270.720} 1680 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1680 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {2181.120 5998.080 2453.760 6270.720} 1681 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1681 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {2453.760 5998.080 2726.400 6270.720} 1682 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1682 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {2726.400 5998.080 2999.040 6270.720} 1683 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1683 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {2999.040 5998.080 3271.680 6270.720} 1684 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1684 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {3271.680 5998.080 3544.320 6270.720} 1685 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1685 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {3544.320 5998.080 3816.960 6270.720} 1686 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1686 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {3816.960 5998.080 4089.600 6270.720} 1687 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1687 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {4089.600 5998.080 4362.240 6270.720} 1688 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1688 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {4362.240 5998.080 4634.880 6270.720} 1689 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1689 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {4634.880 5998.080 4907.520 6270.720} 1690 of 5776
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area : 1690 complete 0 Viols.
[12/04 17:26:36    410s]   VERIFY DRC ...... Sub-Area: {4907.520 5998.080 5180.160 6270.720} 1691 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1691 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {5180.160 5998.080 5452.800 6270.720} 1692 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1692 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {5452.800 5998.080 5725.440 6270.720} 1693 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1693 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {5725.440 5998.080 5998.080 6270.720} 1694 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1694 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {5998.080 5998.080 6270.720 6270.720} 1695 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1695 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {6270.720 5998.080 6543.360 6270.720} 1696 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1696 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {6543.360 5998.080 6816.000 6270.720} 1697 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1697 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {6816.000 5998.080 7088.640 6270.720} 1698 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1698 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {7088.640 5998.080 7361.280 6270.720} 1699 of 5776
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area : 1699 complete 0 Viols.
[12/04 17:26:37    410s]   VERIFY DRC ...... Sub-Area: {7361.280 5998.080 7633.920 6270.720} 1700 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1700 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {7633.920 5998.080 7906.560 6270.720} 1701 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1701 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {7906.560 5998.080 8179.200 6270.720} 1702 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1702 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {8179.200 5998.080 8451.840 6270.720} 1703 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1703 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {8451.840 5998.080 8724.480 6270.720} 1704 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1704 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {8724.480 5998.080 8997.120 6270.720} 1705 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1705 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {8997.120 5998.080 9269.760 6270.720} 1706 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1706 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {9269.760 5998.080 9542.400 6270.720} 1707 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1707 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {9542.400 5998.080 9815.040 6270.720} 1708 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1708 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {9815.040 5998.080 10087.680 6270.720} 1709 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1709 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {10087.680 5998.080 10360.320 6270.720} 1710 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1710 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {10360.320 5998.080 10632.960 6270.720} 1711 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1711 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {10632.960 5998.080 10905.600 6270.720} 1712 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1712 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {10905.600 5998.080 11178.240 6270.720} 1713 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1713 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {11178.240 5998.080 11450.880 6270.720} 1714 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1714 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {11450.880 5998.080 11723.520 6270.720} 1715 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1715 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {11723.520 5998.080 11996.160 6270.720} 1716 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1716 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {11996.160 5998.080 12268.800 6270.720} 1717 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1717 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {12268.800 5998.080 12541.440 6270.720} 1718 of 5776
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area : 1718 complete 0 Viols.
[12/04 17:26:37    411s]   VERIFY DRC ...... Sub-Area: {12541.440 5998.080 12814.080 6270.720} 1719 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1719 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {12814.080 5998.080 13086.720 6270.720} 1720 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1720 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {13086.720 5998.080 13359.360 6270.720} 1721 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1721 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {13359.360 5998.080 13632.000 6270.720} 1722 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1722 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {13632.000 5998.080 13904.640 6270.720} 1723 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1723 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {13904.640 5998.080 14177.280 6270.720} 1724 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1724 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {14177.280 5998.080 14449.920 6270.720} 1725 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1725 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {14449.920 5998.080 14722.560 6270.720} 1726 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1726 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {14722.560 5998.080 14995.200 6270.720} 1727 of 5776
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area : 1727 complete 0 Viols.
[12/04 17:26:38    411s]   VERIFY DRC ...... Sub-Area: {14995.200 5998.080 15267.840 6270.720} 1728 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1728 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {15267.840 5998.080 15540.480 6270.720} 1729 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1729 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {15540.480 5998.080 15813.120 6270.720} 1730 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1730 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {15813.120 5998.080 16085.760 6270.720} 1731 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1731 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {16085.760 5998.080 16358.400 6270.720} 1732 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1732 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {16358.400 5998.080 16631.039 6270.720} 1733 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1733 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {16631.039 5998.080 16903.680 6270.720} 1734 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1734 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {16903.680 5998.080 17176.320 6270.720} 1735 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1735 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {17176.320 5998.080 17448.961 6270.720} 1736 of 5776
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area : 1736 complete 0 Viols.
[12/04 17:26:38    412s]   VERIFY DRC ...... Sub-Area: {17448.961 5998.080 17721.600 6270.720} 1737 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1737 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {17721.600 5998.080 17994.240 6270.720} 1738 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1738 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {17994.240 5998.080 18266.881 6270.720} 1739 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1739 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {18266.881 5998.080 18539.520 6270.720} 1740 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1740 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {18539.520 5998.080 18812.160 6270.720} 1741 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1741 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {18812.160 5998.080 19084.801 6270.720} 1742 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1742 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {19084.801 5998.080 19357.439 6270.720} 1743 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1743 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {19357.439 5998.080 19630.080 6270.720} 1744 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1744 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {19630.080 5998.080 19902.721 6270.720} 1745 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1745 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {19902.721 5998.080 20175.359 6270.720} 1746 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1746 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {20175.359 5998.080 20448.000 6270.720} 1747 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1747 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {20448.000 5998.080 20511.461 6270.720} 1748 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1748 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {0.000 6270.720 272.640 6543.360} 1749 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1749 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {272.640 6270.720 545.280 6543.360} 1750 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1750 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {545.280 6270.720 817.920 6543.360} 1751 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1751 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {817.920 6270.720 1090.560 6543.360} 1752 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1752 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {1090.560 6270.720 1363.200 6543.360} 1753 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1753 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {1363.200 6270.720 1635.840 6543.360} 1754 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1754 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {1635.840 6270.720 1908.480 6543.360} 1755 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1755 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {1908.480 6270.720 2181.120 6543.360} 1756 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1756 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {2181.120 6270.720 2453.760 6543.360} 1757 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1757 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {2453.760 6270.720 2726.400 6543.360} 1758 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1758 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {2726.400 6270.720 2999.040 6543.360} 1759 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1759 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {2999.040 6270.720 3271.680 6543.360} 1760 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1760 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {3271.680 6270.720 3544.320 6543.360} 1761 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1761 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {3544.320 6270.720 3816.960 6543.360} 1762 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1762 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {3816.960 6270.720 4089.600 6543.360} 1763 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1763 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {4089.600 6270.720 4362.240 6543.360} 1764 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1764 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {4362.240 6270.720 4634.880 6543.360} 1765 of 5776
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area : 1765 complete 0 Viols.
[12/04 17:26:39    412s]   VERIFY DRC ...... Sub-Area: {4634.880 6270.720 4907.520 6543.360} 1766 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1766 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {4907.520 6270.720 5180.160 6543.360} 1767 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1767 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {5180.160 6270.720 5452.800 6543.360} 1768 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1768 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {5452.800 6270.720 5725.440 6543.360} 1769 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1769 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {5725.440 6270.720 5998.080 6543.360} 1770 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1770 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {5998.080 6270.720 6270.720 6543.360} 1771 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1771 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {6270.720 6270.720 6543.360 6543.360} 1772 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1772 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {6543.360 6270.720 6816.000 6543.360} 1773 of 5776
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area : 1773 complete 0 Viols.
[12/04 17:26:39    413s]   VERIFY DRC ...... Sub-Area: {6816.000 6270.720 7088.640 6543.360} 1774 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1774 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {7088.640 6270.720 7361.280 6543.360} 1775 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1775 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {7361.280 6270.720 7633.920 6543.360} 1776 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1776 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {7633.920 6270.720 7906.560 6543.360} 1777 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1777 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {7906.560 6270.720 8179.200 6543.360} 1778 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1778 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {8179.200 6270.720 8451.840 6543.360} 1779 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1779 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {8451.840 6270.720 8724.480 6543.360} 1780 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1780 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {8724.480 6270.720 8997.120 6543.360} 1781 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1781 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {8997.120 6270.720 9269.760 6543.360} 1782 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1782 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {9269.760 6270.720 9542.400 6543.360} 1783 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1783 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {9542.400 6270.720 9815.040 6543.360} 1784 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1784 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {9815.040 6270.720 10087.680 6543.360} 1785 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1785 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {10087.680 6270.720 10360.320 6543.360} 1786 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1786 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {10360.320 6270.720 10632.960 6543.360} 1787 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1787 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {10632.960 6270.720 10905.600 6543.360} 1788 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1788 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {10905.600 6270.720 11178.240 6543.360} 1789 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1789 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {11178.240 6270.720 11450.880 6543.360} 1790 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1790 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {11450.880 6270.720 11723.520 6543.360} 1791 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1791 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {11723.520 6270.720 11996.160 6543.360} 1792 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1792 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {11996.160 6270.720 12268.800 6543.360} 1793 of 5776
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area : 1793 complete 0 Viols.
[12/04 17:26:40    413s]   VERIFY DRC ...... Sub-Area: {12268.800 6270.720 12541.440 6543.360} 1794 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1794 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {12541.440 6270.720 12814.080 6543.360} 1795 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1795 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {12814.080 6270.720 13086.720 6543.360} 1796 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1796 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {13086.720 6270.720 13359.360 6543.360} 1797 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1797 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {13359.360 6270.720 13632.000 6543.360} 1798 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1798 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {13632.000 6270.720 13904.640 6543.360} 1799 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1799 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {13904.640 6270.720 14177.280 6543.360} 1800 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1800 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {14177.280 6270.720 14449.920 6543.360} 1801 of 5776
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area : 1801 complete 0 Viols.
[12/04 17:26:40    414s]   VERIFY DRC ...... Sub-Area: {14449.920 6270.720 14722.560 6543.360} 1802 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1802 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {14722.560 6270.720 14995.200 6543.360} 1803 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1803 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {14995.200 6270.720 15267.840 6543.360} 1804 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1804 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {15267.840 6270.720 15540.480 6543.360} 1805 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1805 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {15540.480 6270.720 15813.120 6543.360} 1806 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1806 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {15813.120 6270.720 16085.760 6543.360} 1807 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1807 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {16085.760 6270.720 16358.400 6543.360} 1808 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1808 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {16358.400 6270.720 16631.039 6543.360} 1809 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1809 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {16631.039 6270.720 16903.680 6543.360} 1810 of 5776
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area : 1810 complete 0 Viols.
[12/04 17:26:41    414s]   VERIFY DRC ...... Sub-Area: {16903.680 6270.720 17176.320 6543.360} 1811 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1811 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {17176.320 6270.720 17448.961 6543.360} 1812 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1812 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {17448.961 6270.720 17721.600 6543.360} 1813 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1813 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {17721.600 6270.720 17994.240 6543.360} 1814 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1814 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {17994.240 6270.720 18266.881 6543.360} 1815 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1815 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {18266.881 6270.720 18539.520 6543.360} 1816 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1816 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {18539.520 6270.720 18812.160 6543.360} 1817 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1817 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {18812.160 6270.720 19084.801 6543.360} 1818 of 5776
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area : 1818 complete 0 Viols.
[12/04 17:26:41    415s]   VERIFY DRC ...... Sub-Area: {19084.801 6270.720 19357.439 6543.360} 1819 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1819 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {19357.439 6270.720 19630.080 6543.360} 1820 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1820 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {19630.080 6270.720 19902.721 6543.360} 1821 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1821 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {19902.721 6270.720 20175.359 6543.360} 1822 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1822 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {20175.359 6270.720 20448.000 6543.360} 1823 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1823 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {20448.000 6270.720 20511.461 6543.360} 1824 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1824 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {0.000 6543.360 272.640 6816.000} 1825 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1825 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {272.640 6543.360 545.280 6816.000} 1826 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1826 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {545.280 6543.360 817.920 6816.000} 1827 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1827 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {817.920 6543.360 1090.560 6816.000} 1828 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1828 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {1090.560 6543.360 1363.200 6816.000} 1829 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1829 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {1363.200 6543.360 1635.840 6816.000} 1830 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1830 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {1635.840 6543.360 1908.480 6816.000} 1831 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1831 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {1908.480 6543.360 2181.120 6816.000} 1832 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1832 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {2181.120 6543.360 2453.760 6816.000} 1833 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1833 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {2453.760 6543.360 2726.400 6816.000} 1834 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1834 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {2726.400 6543.360 2999.040 6816.000} 1835 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1835 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {2999.040 6543.360 3271.680 6816.000} 1836 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1836 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {3271.680 6543.360 3544.320 6816.000} 1837 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1837 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {3544.320 6543.360 3816.960 6816.000} 1838 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1838 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {3816.960 6543.360 4089.600 6816.000} 1839 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1839 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {4089.600 6543.360 4362.240 6816.000} 1840 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1840 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {4362.240 6543.360 4634.880 6816.000} 1841 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1841 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {4634.880 6543.360 4907.520 6816.000} 1842 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1842 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {4907.520 6543.360 5180.160 6816.000} 1843 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1843 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {5180.160 6543.360 5452.800 6816.000} 1844 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1844 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {5452.800 6543.360 5725.440 6816.000} 1845 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1845 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {5725.440 6543.360 5998.080 6816.000} 1846 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1846 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {5998.080 6543.360 6270.720 6816.000} 1847 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1847 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {6270.720 6543.360 6543.360 6816.000} 1848 of 5776
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area : 1848 complete 0 Viols.
[12/04 17:26:42    415s]   VERIFY DRC ...... Sub-Area: {6543.360 6543.360 6816.000 6816.000} 1849 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1849 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {6816.000 6543.360 7088.640 6816.000} 1850 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1850 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {7088.640 6543.360 7361.280 6816.000} 1851 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1851 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {7361.280 6543.360 7633.920 6816.000} 1852 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1852 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {7633.920 6543.360 7906.560 6816.000} 1853 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1853 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {7906.560 6543.360 8179.200 6816.000} 1854 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1854 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {8179.200 6543.360 8451.840 6816.000} 1855 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1855 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {8451.840 6543.360 8724.480 6816.000} 1856 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1856 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {8724.480 6543.360 8997.120 6816.000} 1857 of 5776
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area : 1857 complete 0 Viols.
[12/04 17:26:42    416s]   VERIFY DRC ...... Sub-Area: {8997.120 6543.360 9269.760 6816.000} 1858 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1858 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {9269.760 6543.360 9542.400 6816.000} 1859 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1859 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {9542.400 6543.360 9815.040 6816.000} 1860 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1860 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {9815.040 6543.360 10087.680 6816.000} 1861 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1861 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {10087.680 6543.360 10360.320 6816.000} 1862 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1862 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {10360.320 6543.360 10632.960 6816.000} 1863 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1863 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {10632.960 6543.360 10905.600 6816.000} 1864 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1864 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {10905.600 6543.360 11178.240 6816.000} 1865 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1865 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {11178.240 6543.360 11450.880 6816.000} 1866 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1866 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {11450.880 6543.360 11723.520 6816.000} 1867 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1867 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {11723.520 6543.360 11996.160 6816.000} 1868 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1868 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {11996.160 6543.360 12268.800 6816.000} 1869 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1869 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {12268.800 6543.360 12541.440 6816.000} 1870 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1870 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {12541.440 6543.360 12814.080 6816.000} 1871 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1871 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {12814.080 6543.360 13086.720 6816.000} 1872 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1872 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {13086.720 6543.360 13359.360 6816.000} 1873 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1873 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {13359.360 6543.360 13632.000 6816.000} 1874 of 5776
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area : 1874 complete 0 Viols.
[12/04 17:26:43    416s]   VERIFY DRC ...... Sub-Area: {13632.000 6543.360 13904.640 6816.000} 1875 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1875 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {13904.640 6543.360 14177.280 6816.000} 1876 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1876 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {14177.280 6543.360 14449.920 6816.000} 1877 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1877 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {14449.920 6543.360 14722.560 6816.000} 1878 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1878 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {14722.560 6543.360 14995.200 6816.000} 1879 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1879 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {14995.200 6543.360 15267.840 6816.000} 1880 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1880 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {15267.840 6543.360 15540.480 6816.000} 1881 of 5776
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area : 1881 complete 0 Viols.
[12/04 17:26:43    417s]   VERIFY DRC ...... Sub-Area: {15540.480 6543.360 15813.120 6816.000} 1882 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1882 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {15813.120 6543.360 16085.760 6816.000} 1883 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1883 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {16085.760 6543.360 16358.400 6816.000} 1884 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1884 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {16358.400 6543.360 16631.039 6816.000} 1885 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1885 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {16631.039 6543.360 16903.680 6816.000} 1886 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1886 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {16903.680 6543.360 17176.320 6816.000} 1887 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1887 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {17176.320 6543.360 17448.961 6816.000} 1888 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1888 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {17448.961 6543.360 17721.600 6816.000} 1889 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1889 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {17721.600 6543.360 17994.240 6816.000} 1890 of 5776
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area : 1890 complete 0 Viols.
[12/04 17:26:44    417s]   VERIFY DRC ...... Sub-Area: {17994.240 6543.360 18266.881 6816.000} 1891 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1891 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {18266.881 6543.360 18539.520 6816.000} 1892 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1892 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {18539.520 6543.360 18812.160 6816.000} 1893 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1893 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {18812.160 6543.360 19084.801 6816.000} 1894 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1894 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {19084.801 6543.360 19357.439 6816.000} 1895 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1895 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {19357.439 6543.360 19630.080 6816.000} 1896 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1896 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {19630.080 6543.360 19902.721 6816.000} 1897 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1897 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {19902.721 6543.360 20175.359 6816.000} 1898 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1898 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {20175.359 6543.360 20448.000 6816.000} 1899 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1899 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {20448.000 6543.360 20511.461 6816.000} 1900 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1900 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {0.000 6816.000 272.640 7088.640} 1901 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1901 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {272.640 6816.000 545.280 7088.640} 1902 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1902 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {545.280 6816.000 817.920 7088.640} 1903 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1903 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {817.920 6816.000 1090.560 7088.640} 1904 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1904 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {1090.560 6816.000 1363.200 7088.640} 1905 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1905 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {1363.200 6816.000 1635.840 7088.640} 1906 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1906 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {1635.840 6816.000 1908.480 7088.640} 1907 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1907 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {1908.480 6816.000 2181.120 7088.640} 1908 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1908 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {2181.120 6816.000 2453.760 7088.640} 1909 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1909 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {2453.760 6816.000 2726.400 7088.640} 1910 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1910 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {2726.400 6816.000 2999.040 7088.640} 1911 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1911 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {2999.040 6816.000 3271.680 7088.640} 1912 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1912 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {3271.680 6816.000 3544.320 7088.640} 1913 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1913 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {3544.320 6816.000 3816.960 7088.640} 1914 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1914 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {3816.960 6816.000 4089.600 7088.640} 1915 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1915 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {4089.600 6816.000 4362.240 7088.640} 1916 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1916 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {4362.240 6816.000 4634.880 7088.640} 1917 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1917 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {4634.880 6816.000 4907.520 7088.640} 1918 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1918 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {4907.520 6816.000 5180.160 7088.640} 1919 of 5776
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area : 1919 complete 0 Viols.
[12/04 17:26:44    418s]   VERIFY DRC ...... Sub-Area: {5180.160 6816.000 5452.800 7088.640} 1920 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1920 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {5452.800 6816.000 5725.440 7088.640} 1921 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1921 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {5725.440 6816.000 5998.080 7088.640} 1922 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1922 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {5998.080 6816.000 6270.720 7088.640} 1923 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1923 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {6270.720 6816.000 6543.360 7088.640} 1924 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1924 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {6543.360 6816.000 6816.000 7088.640} 1925 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1925 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {6816.000 6816.000 7088.640 7088.640} 1926 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1926 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {7088.640 6816.000 7361.280 7088.640} 1927 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1927 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {7361.280 6816.000 7633.920 7088.640} 1928 of 5776
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area : 1928 complete 0 Viols.
[12/04 17:26:45    418s]   VERIFY DRC ...... Sub-Area: {7633.920 6816.000 7906.560 7088.640} 1929 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1929 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {7906.560 6816.000 8179.200 7088.640} 1930 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1930 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {8179.200 6816.000 8451.840 7088.640} 1931 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1931 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {8451.840 6816.000 8724.480 7088.640} 1932 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1932 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {8724.480 6816.000 8997.120 7088.640} 1933 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1933 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {8997.120 6816.000 9269.760 7088.640} 1934 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1934 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {9269.760 6816.000 9542.400 7088.640} 1935 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1935 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {9542.400 6816.000 9815.040 7088.640} 1936 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1936 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {9815.040 6816.000 10087.680 7088.640} 1937 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1937 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {10087.680 6816.000 10360.320 7088.640} 1938 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1938 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {10360.320 6816.000 10632.960 7088.640} 1939 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1939 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {10632.960 6816.000 10905.600 7088.640} 1940 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1940 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {10905.600 6816.000 11178.240 7088.640} 1941 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1941 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {11178.240 6816.000 11450.880 7088.640} 1942 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1942 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {11450.880 6816.000 11723.520 7088.640} 1943 of 5776
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area : 1943 complete 0 Viols.
[12/04 17:26:45    419s]   VERIFY DRC ...... Sub-Area: {11723.520 6816.000 11996.160 7088.640} 1944 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1944 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {11996.160 6816.000 12268.800 7088.640} 1945 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1945 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {12268.800 6816.000 12541.440 7088.640} 1946 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1946 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {12541.440 6816.000 12814.080 7088.640} 1947 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1947 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {12814.080 6816.000 13086.720 7088.640} 1948 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1948 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {13086.720 6816.000 13359.360 7088.640} 1949 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1949 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {13359.360 6816.000 13632.000 7088.640} 1950 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1950 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {13632.000 6816.000 13904.640 7088.640} 1951 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1951 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {13904.640 6816.000 14177.280 7088.640} 1952 of 5776
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area : 1952 complete 0 Viols.
[12/04 17:26:46    419s]   VERIFY DRC ...... Sub-Area: {14177.280 6816.000 14449.920 7088.640} 1953 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1953 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {14449.920 6816.000 14722.560 7088.640} 1954 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1954 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {14722.560 6816.000 14995.200 7088.640} 1955 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1955 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {14995.200 6816.000 15267.840 7088.640} 1956 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1956 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {15267.840 6816.000 15540.480 7088.640} 1957 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1957 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {15540.480 6816.000 15813.120 7088.640} 1958 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1958 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {15813.120 6816.000 16085.760 7088.640} 1959 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1959 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {16085.760 6816.000 16358.400 7088.640} 1960 of 5776
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area : 1960 complete 0 Viols.
[12/04 17:26:46    420s]   VERIFY DRC ...... Sub-Area: {16358.400 6816.000 16631.039 7088.640} 1961 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1961 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {16631.039 6816.000 16903.680 7088.640} 1962 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1962 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {16903.680 6816.000 17176.320 7088.640} 1963 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1963 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {17176.320 6816.000 17448.961 7088.640} 1964 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1964 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {17448.961 6816.000 17721.600 7088.640} 1965 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1965 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {17721.600 6816.000 17994.240 7088.640} 1966 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1966 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {17994.240 6816.000 18266.881 7088.640} 1967 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1967 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {18266.881 6816.000 18539.520 7088.640} 1968 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1968 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {18539.520 6816.000 18812.160 7088.640} 1969 of 5776
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area : 1969 complete 0 Viols.
[12/04 17:26:47    420s]   VERIFY DRC ...... Sub-Area: {18812.160 6816.000 19084.801 7088.640} 1970 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1970 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {19084.801 6816.000 19357.439 7088.640} 1971 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1971 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {19357.439 6816.000 19630.080 7088.640} 1972 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1972 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {19630.080 6816.000 19902.721 7088.640} 1973 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1973 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {19902.721 6816.000 20175.359 7088.640} 1974 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1974 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {20175.359 6816.000 20448.000 7088.640} 1975 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1975 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {20448.000 6816.000 20511.461 7088.640} 1976 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1976 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {0.000 7088.640 272.640 7361.280} 1977 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1977 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {272.640 7088.640 545.280 7361.280} 1978 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1978 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {545.280 7088.640 817.920 7361.280} 1979 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1979 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {817.920 7088.640 1090.560 7361.280} 1980 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1980 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {1090.560 7088.640 1363.200 7361.280} 1981 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1981 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {1363.200 7088.640 1635.840 7361.280} 1982 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1982 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {1635.840 7088.640 1908.480 7361.280} 1983 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1983 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {1908.480 7088.640 2181.120 7361.280} 1984 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1984 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {2181.120 7088.640 2453.760 7361.280} 1985 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1985 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {2453.760 7088.640 2726.400 7361.280} 1986 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1986 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {2726.400 7088.640 2999.040 7361.280} 1987 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1987 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {2999.040 7088.640 3271.680 7361.280} 1988 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1988 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {3271.680 7088.640 3544.320 7361.280} 1989 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1989 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {3544.320 7088.640 3816.960 7361.280} 1990 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1990 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {3816.960 7088.640 4089.600 7361.280} 1991 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1991 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {4089.600 7088.640 4362.240 7361.280} 1992 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1992 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {4362.240 7088.640 4634.880 7361.280} 1993 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1993 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {4634.880 7088.640 4907.520 7361.280} 1994 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1994 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {4907.520 7088.640 5180.160 7361.280} 1995 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1995 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {5180.160 7088.640 5452.800 7361.280} 1996 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1996 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {5452.800 7088.640 5725.440 7361.280} 1997 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1997 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {5725.440 7088.640 5998.080 7361.280} 1998 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1998 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {5998.080 7088.640 6270.720 7361.280} 1999 of 5776
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area : 1999 complete 0 Viols.
[12/04 17:26:47    421s]   VERIFY DRC ...... Sub-Area: {6270.720 7088.640 6543.360 7361.280} 2000 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2000 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {6543.360 7088.640 6816.000 7361.280} 2001 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2001 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {6816.000 7088.640 7088.640 7361.280} 2002 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2002 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {7088.640 7088.640 7361.280 7361.280} 2003 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2003 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {7361.280 7088.640 7633.920 7361.280} 2004 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2004 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {7633.920 7088.640 7906.560 7361.280} 2005 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2005 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {7906.560 7088.640 8179.200 7361.280} 2006 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2006 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {8179.200 7088.640 8451.840 7361.280} 2007 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2007 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {8451.840 7088.640 8724.480 7361.280} 2008 of 5776
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area : 2008 complete 0 Viols.
[12/04 17:26:48    421s]   VERIFY DRC ...... Sub-Area: {8724.480 7088.640 8997.120 7361.280} 2009 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2009 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {8997.120 7088.640 9269.760 7361.280} 2010 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2010 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {9269.760 7088.640 9542.400 7361.280} 2011 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2011 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {9542.400 7088.640 9815.040 7361.280} 2012 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2012 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {9815.040 7088.640 10087.680 7361.280} 2013 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2013 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {10087.680 7088.640 10360.320 7361.280} 2014 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2014 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {10360.320 7088.640 10632.960 7361.280} 2015 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2015 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {10632.960 7088.640 10905.600 7361.280} 2016 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2016 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {10905.600 7088.640 11178.240 7361.280} 2017 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2017 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {11178.240 7088.640 11450.880 7361.280} 2018 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2018 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {11450.880 7088.640 11723.520 7361.280} 2019 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2019 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {11723.520 7088.640 11996.160 7361.280} 2020 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2020 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {11996.160 7088.640 12268.800 7361.280} 2021 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2021 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {12268.800 7088.640 12541.440 7361.280} 2022 of 5776
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area : 2022 complete 0 Viols.
[12/04 17:26:48    422s]   VERIFY DRC ...... Sub-Area: {12541.440 7088.640 12814.080 7361.280} 2023 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2023 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {12814.080 7088.640 13086.720 7361.280} 2024 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2024 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {13086.720 7088.640 13359.360 7361.280} 2025 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2025 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {13359.360 7088.640 13632.000 7361.280} 2026 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2026 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {13632.000 7088.640 13904.640 7361.280} 2027 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2027 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {13904.640 7088.640 14177.280 7361.280} 2028 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2028 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {14177.280 7088.640 14449.920 7361.280} 2029 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2029 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {14449.920 7088.640 14722.560 7361.280} 2030 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2030 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {14722.560 7088.640 14995.200 7361.280} 2031 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2031 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {14995.200 7088.640 15267.840 7361.280} 2032 of 5776
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area : 2032 complete 0 Viols.
[12/04 17:26:49    422s]   VERIFY DRC ...... Sub-Area: {15267.840 7088.640 15540.480 7361.280} 2033 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2033 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {15540.480 7088.640 15813.120 7361.280} 2034 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2034 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {15813.120 7088.640 16085.760 7361.280} 2035 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2035 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {16085.760 7088.640 16358.400 7361.280} 2036 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2036 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {16358.400 7088.640 16631.039 7361.280} 2037 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2037 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {16631.039 7088.640 16903.680 7361.280} 2038 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2038 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {16903.680 7088.640 17176.320 7361.280} 2039 of 5776
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area : 2039 complete 0 Viols.
[12/04 17:26:49    423s]   VERIFY DRC ...... Sub-Area: {17176.320 7088.640 17448.961 7361.280} 2040 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2040 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {17448.961 7088.640 17721.600 7361.280} 2041 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2041 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {17721.600 7088.640 17994.240 7361.280} 2042 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2042 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {17994.240 7088.640 18266.881 7361.280} 2043 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2043 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {18266.881 7088.640 18539.520 7361.280} 2044 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2044 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {18539.520 7088.640 18812.160 7361.280} 2045 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2045 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {18812.160 7088.640 19084.801 7361.280} 2046 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2046 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {19084.801 7088.640 19357.439 7361.280} 2047 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2047 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {19357.439 7088.640 19630.080 7361.280} 2048 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2048 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {19630.080 7088.640 19902.721 7361.280} 2049 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2049 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {19902.721 7088.640 20175.359 7361.280} 2050 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2050 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {20175.359 7088.640 20448.000 7361.280} 2051 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2051 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {20448.000 7088.640 20511.461 7361.280} 2052 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2052 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {0.000 7361.280 272.640 7633.920} 2053 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2053 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {272.640 7361.280 545.280 7633.920} 2054 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2054 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {545.280 7361.280 817.920 7633.920} 2055 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2055 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {817.920 7361.280 1090.560 7633.920} 2056 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2056 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {1090.560 7361.280 1363.200 7633.920} 2057 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2057 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {1363.200 7361.280 1635.840 7633.920} 2058 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2058 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {1635.840 7361.280 1908.480 7633.920} 2059 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2059 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {1908.480 7361.280 2181.120 7633.920} 2060 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2060 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {2181.120 7361.280 2453.760 7633.920} 2061 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2061 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {2453.760 7361.280 2726.400 7633.920} 2062 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2062 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {2726.400 7361.280 2999.040 7633.920} 2063 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2063 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {2999.040 7361.280 3271.680 7633.920} 2064 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2064 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {3271.680 7361.280 3544.320 7633.920} 2065 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2065 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {3544.320 7361.280 3816.960 7633.920} 2066 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2066 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {3816.960 7361.280 4089.600 7633.920} 2067 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2067 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {4089.600 7361.280 4362.240 7633.920} 2068 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2068 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {4362.240 7361.280 4634.880 7633.920} 2069 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2069 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {4634.880 7361.280 4907.520 7633.920} 2070 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2070 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {4907.520 7361.280 5180.160 7633.920} 2071 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2071 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {5180.160 7361.280 5452.800 7633.920} 2072 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2072 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {5452.800 7361.280 5725.440 7633.920} 2073 of 5776
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area : 2073 complete 0 Viols.
[12/04 17:26:50    423s]   VERIFY DRC ...... Sub-Area: {5725.440 7361.280 5998.080 7633.920} 2074 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2074 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {5998.080 7361.280 6270.720 7633.920} 2075 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2075 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {6270.720 7361.280 6543.360 7633.920} 2076 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2076 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {6543.360 7361.280 6816.000 7633.920} 2077 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2077 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {6816.000 7361.280 7088.640 7633.920} 2078 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2078 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {7088.640 7361.280 7361.280 7633.920} 2079 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2079 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {7361.280 7361.280 7633.920 7633.920} 2080 of 5776
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area : 2080 complete 0 Viols.
[12/04 17:26:50    424s]   VERIFY DRC ...... Sub-Area: {7633.920 7361.280 7906.560 7633.920} 2081 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2081 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {7906.560 7361.280 8179.200 7633.920} 2082 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2082 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {8179.200 7361.280 8451.840 7633.920} 2083 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2083 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {8451.840 7361.280 8724.480 7633.920} 2084 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2084 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {8724.480 7361.280 8997.120 7633.920} 2085 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2085 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {8997.120 7361.280 9269.760 7633.920} 2086 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2086 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {9269.760 7361.280 9542.400 7633.920} 2087 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2087 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {9542.400 7361.280 9815.040 7633.920} 2088 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2088 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {9815.040 7361.280 10087.680 7633.920} 2089 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2089 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {10087.680 7361.280 10360.320 7633.920} 2090 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2090 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {10360.320 7361.280 10632.960 7633.920} 2091 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2091 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {10632.960 7361.280 10905.600 7633.920} 2092 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2092 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {10905.600 7361.280 11178.240 7633.920} 2093 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2093 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {11178.240 7361.280 11450.880 7633.920} 2094 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2094 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {11450.880 7361.280 11723.520 7633.920} 2095 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2095 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {11723.520 7361.280 11996.160 7633.920} 2096 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2096 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {11996.160 7361.280 12268.800 7633.920} 2097 of 5776
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area : 2097 complete 0 Viols.
[12/04 17:26:51    424s]   VERIFY DRC ...... Sub-Area: {12268.800 7361.280 12541.440 7633.920} 2098 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2098 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {12541.440 7361.280 12814.080 7633.920} 2099 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2099 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {12814.080 7361.280 13086.720 7633.920} 2100 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2100 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {13086.720 7361.280 13359.360 7633.920} 2101 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2101 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {13359.360 7361.280 13632.000 7633.920} 2102 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2102 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {13632.000 7361.280 13904.640 7633.920} 2103 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2103 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {13904.640 7361.280 14177.280 7633.920} 2104 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2104 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {14177.280 7361.280 14449.920 7633.920} 2105 of 5776
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area : 2105 complete 0 Viols.
[12/04 17:26:51    425s]   VERIFY DRC ...... Sub-Area: {14449.920 7361.280 14722.560 7633.920} 2106 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2106 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {14722.560 7361.280 14995.200 7633.920} 2107 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2107 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {14995.200 7361.280 15267.840 7633.920} 2108 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2108 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {15267.840 7361.280 15540.480 7633.920} 2109 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2109 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {15540.480 7361.280 15813.120 7633.920} 2110 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2110 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {15813.120 7361.280 16085.760 7633.920} 2111 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2111 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {16085.760 7361.280 16358.400 7633.920} 2112 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2112 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {16358.400 7361.280 16631.039 7633.920} 2113 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2113 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {16631.039 7361.280 16903.680 7633.920} 2114 of 5776
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area : 2114 complete 0 Viols.
[12/04 17:26:52    425s]   VERIFY DRC ...... Sub-Area: {16903.680 7361.280 17176.320 7633.920} 2115 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2115 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {17176.320 7361.280 17448.961 7633.920} 2116 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2116 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {17448.961 7361.280 17721.600 7633.920} 2117 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2117 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {17721.600 7361.280 17994.240 7633.920} 2118 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2118 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {17994.240 7361.280 18266.881 7633.920} 2119 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2119 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {18266.881 7361.280 18539.520 7633.920} 2120 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2120 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {18539.520 7361.280 18812.160 7633.920} 2121 of 5776
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area : 2121 complete 0 Viols.
[12/04 17:26:52    426s]   VERIFY DRC ...... Sub-Area: {18812.160 7361.280 19084.801 7633.920} 2122 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2122 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {19084.801 7361.280 19357.439 7633.920} 2123 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2123 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {19357.439 7361.280 19630.080 7633.920} 2124 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2124 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {19630.080 7361.280 19902.721 7633.920} 2125 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2125 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {19902.721 7361.280 20175.359 7633.920} 2126 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2126 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {20175.359 7361.280 20448.000 7633.920} 2127 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2127 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {20448.000 7361.280 20511.461 7633.920} 2128 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2128 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {0.000 7633.920 272.640 7906.560} 2129 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2129 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {272.640 7633.920 545.280 7906.560} 2130 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2130 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {545.280 7633.920 817.920 7906.560} 2131 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2131 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {817.920 7633.920 1090.560 7906.560} 2132 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2132 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {1090.560 7633.920 1363.200 7906.560} 2133 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2133 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {1363.200 7633.920 1635.840 7906.560} 2134 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2134 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {1635.840 7633.920 1908.480 7906.560} 2135 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2135 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {1908.480 7633.920 2181.120 7906.560} 2136 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2136 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {2181.120 7633.920 2453.760 7906.560} 2137 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2137 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {2453.760 7633.920 2726.400 7906.560} 2138 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2138 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {2726.400 7633.920 2999.040 7906.560} 2139 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2139 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {2999.040 7633.920 3271.680 7906.560} 2140 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2140 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {3271.680 7633.920 3544.320 7906.560} 2141 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2141 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {3544.320 7633.920 3816.960 7906.560} 2142 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2142 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {3816.960 7633.920 4089.600 7906.560} 2143 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2143 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {4089.600 7633.920 4362.240 7906.560} 2144 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2144 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {4362.240 7633.920 4634.880 7906.560} 2145 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2145 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {4634.880 7633.920 4907.520 7906.560} 2146 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2146 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {4907.520 7633.920 5180.160 7906.560} 2147 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2147 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {5180.160 7633.920 5452.800 7906.560} 2148 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2148 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {5452.800 7633.920 5725.440 7906.560} 2149 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2149 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {5725.440 7633.920 5998.080 7906.560} 2150 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2150 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {5998.080 7633.920 6270.720 7906.560} 2151 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2151 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {6270.720 7633.920 6543.360 7906.560} 2152 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2152 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {6543.360 7633.920 6816.000 7906.560} 2153 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2153 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {6816.000 7633.920 7088.640 7906.560} 2154 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2154 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {7088.640 7633.920 7361.280 7906.560} 2155 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2155 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {7361.280 7633.920 7633.920 7906.560} 2156 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2156 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {7633.920 7633.920 7906.560 7906.560} 2157 of 5776
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area : 2157 complete 0 Viols.
[12/04 17:26:53    426s]   VERIFY DRC ...... Sub-Area: {7906.560 7633.920 8179.200 7906.560} 2158 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2158 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {8179.200 7633.920 8451.840 7906.560} 2159 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2159 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {8451.840 7633.920 8724.480 7906.560} 2160 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2160 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {8724.480 7633.920 8997.120 7906.560} 2161 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2161 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {8997.120 7633.920 9269.760 7906.560} 2162 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2162 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {9269.760 7633.920 9542.400 7906.560} 2163 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2163 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {9542.400 7633.920 9815.040 7906.560} 2164 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2164 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {9815.040 7633.920 10087.680 7906.560} 2165 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2165 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {10087.680 7633.920 10360.320 7906.560} 2166 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2166 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {10360.320 7633.920 10632.960 7906.560} 2167 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2167 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {10632.960 7633.920 10905.600 7906.560} 2168 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2168 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {10905.600 7633.920 11178.240 7906.560} 2169 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2169 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {11178.240 7633.920 11450.880 7906.560} 2170 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2170 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {11450.880 7633.920 11723.520 7906.560} 2171 of 5776
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area : 2171 complete 0 Viols.
[12/04 17:26:53    427s]   VERIFY DRC ...... Sub-Area: {11723.520 7633.920 11996.160 7906.560} 2172 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2172 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {11996.160 7633.920 12268.800 7906.560} 2173 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2173 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {12268.800 7633.920 12541.440 7906.560} 2174 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2174 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {12541.440 7633.920 12814.080 7906.560} 2175 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2175 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {12814.080 7633.920 13086.720 7906.560} 2176 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2176 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {13086.720 7633.920 13359.360 7906.560} 2177 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2177 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {13359.360 7633.920 13632.000 7906.560} 2178 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2178 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {13632.000 7633.920 13904.640 7906.560} 2179 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2179 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {13904.640 7633.920 14177.280 7906.560} 2180 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2180 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {14177.280 7633.920 14449.920 7906.560} 2181 of 5776
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area : 2181 complete 0 Viols.
[12/04 17:26:54    427s]   VERIFY DRC ...... Sub-Area: {14449.920 7633.920 14722.560 7906.560} 2182 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2182 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {14722.560 7633.920 14995.200 7906.560} 2183 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2183 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {14995.200 7633.920 15267.840 7906.560} 2184 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2184 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {15267.840 7633.920 15540.480 7906.560} 2185 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2185 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {15540.480 7633.920 15813.120 7906.560} 2186 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2186 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {15813.120 7633.920 16085.760 7906.560} 2187 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2187 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {16085.760 7633.920 16358.400 7906.560} 2188 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2188 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {16358.400 7633.920 16631.039 7906.560} 2189 of 5776
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area : 2189 complete 0 Viols.
[12/04 17:26:54    428s]   VERIFY DRC ...... Sub-Area: {16631.039 7633.920 16903.680 7906.560} 2190 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2190 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {16903.680 7633.920 17176.320 7906.560} 2191 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2191 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {17176.320 7633.920 17448.961 7906.560} 2192 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2192 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {17448.961 7633.920 17721.600 7906.560} 2193 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2193 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {17721.600 7633.920 17994.240 7906.560} 2194 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2194 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {17994.240 7633.920 18266.881 7906.560} 2195 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2195 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {18266.881 7633.920 18539.520 7906.560} 2196 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2196 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {18539.520 7633.920 18812.160 7906.560} 2197 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2197 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {18812.160 7633.920 19084.801 7906.560} 2198 of 5776
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area : 2198 complete 0 Viols.
[12/04 17:26:55    428s]   VERIFY DRC ...... Sub-Area: {19084.801 7633.920 19357.439 7906.560} 2199 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2199 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {19357.439 7633.920 19630.080 7906.560} 2200 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2200 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {19630.080 7633.920 19902.721 7906.560} 2201 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2201 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {19902.721 7633.920 20175.359 7906.560} 2202 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2202 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {20175.359 7633.920 20448.000 7906.560} 2203 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2203 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {20448.000 7633.920 20511.461 7906.560} 2204 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2204 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {0.000 7906.560 272.640 8179.200} 2205 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2205 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {272.640 7906.560 545.280 8179.200} 2206 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2206 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {545.280 7906.560 817.920 8179.200} 2207 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2207 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {817.920 7906.560 1090.560 8179.200} 2208 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2208 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {1090.560 7906.560 1363.200 8179.200} 2209 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2209 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {1363.200 7906.560 1635.840 8179.200} 2210 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2210 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {1635.840 7906.560 1908.480 8179.200} 2211 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2211 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {1908.480 7906.560 2181.120 8179.200} 2212 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2212 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {2181.120 7906.560 2453.760 8179.200} 2213 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2213 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {2453.760 7906.560 2726.400 8179.200} 2214 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2214 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {2726.400 7906.560 2999.040 8179.200} 2215 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2215 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {2999.040 7906.560 3271.680 8179.200} 2216 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2216 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {3271.680 7906.560 3544.320 8179.200} 2217 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2217 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {3544.320 7906.560 3816.960 8179.200} 2218 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2218 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {3816.960 7906.560 4089.600 8179.200} 2219 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2219 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {4089.600 7906.560 4362.240 8179.200} 2220 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2220 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {4362.240 7906.560 4634.880 8179.200} 2221 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2221 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {4634.880 7906.560 4907.520 8179.200} 2222 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2222 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {4907.520 7906.560 5180.160 8179.200} 2223 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2223 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {5180.160 7906.560 5452.800 8179.200} 2224 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2224 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {5452.800 7906.560 5725.440 8179.200} 2225 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2225 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {5725.440 7906.560 5998.080 8179.200} 2226 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2226 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {5998.080 7906.560 6270.720 8179.200} 2227 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2227 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {6270.720 7906.560 6543.360 8179.200} 2228 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2228 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {6543.360 7906.560 6816.000 8179.200} 2229 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2229 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {6816.000 7906.560 7088.640 8179.200} 2230 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2230 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {7088.640 7906.560 7361.280 8179.200} 2231 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2231 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {7361.280 7906.560 7633.920 8179.200} 2232 of 5776
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area : 2232 complete 0 Viols.
[12/04 17:26:55    429s]   VERIFY DRC ...... Sub-Area: {7633.920 7906.560 7906.560 8179.200} 2233 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2233 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {7906.560 7906.560 8179.200 8179.200} 2234 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2234 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {8179.200 7906.560 8451.840 8179.200} 2235 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2235 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {8451.840 7906.560 8724.480 8179.200} 2236 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2236 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {8724.480 7906.560 8997.120 8179.200} 2237 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2237 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {8997.120 7906.560 9269.760 8179.200} 2238 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2238 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {9269.760 7906.560 9542.400 8179.200} 2239 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2239 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {9542.400 7906.560 9815.040 8179.200} 2240 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2240 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {9815.040 7906.560 10087.680 8179.200} 2241 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2241 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {10087.680 7906.560 10360.320 8179.200} 2242 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2242 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {10360.320 7906.560 10632.960 8179.200} 2243 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2243 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {10632.960 7906.560 10905.600 8179.200} 2244 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2244 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {10905.600 7906.560 11178.240 8179.200} 2245 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2245 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {11178.240 7906.560 11450.880 8179.200} 2246 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2246 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {11450.880 7906.560 11723.520 8179.200} 2247 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2247 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {11723.520 7906.560 11996.160 8179.200} 2248 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2248 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {11996.160 7906.560 12268.800 8179.200} 2249 of 5776
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area : 2249 complete 0 Viols.
[12/04 17:26:56    429s]   VERIFY DRC ...... Sub-Area: {12268.800 7906.560 12541.440 8179.200} 2250 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2250 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {12541.440 7906.560 12814.080 8179.200} 2251 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2251 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {12814.080 7906.560 13086.720 8179.200} 2252 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2252 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {13086.720 7906.560 13359.360 8179.200} 2253 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2253 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {13359.360 7906.560 13632.000 8179.200} 2254 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2254 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {13632.000 7906.560 13904.640 8179.200} 2255 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2255 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {13904.640 7906.560 14177.280 8179.200} 2256 of 5776
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area : 2256 complete 0 Viols.
[12/04 17:26:56    430s]   VERIFY DRC ...... Sub-Area: {14177.280 7906.560 14449.920 8179.200} 2257 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2257 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {14449.920 7906.560 14722.560 8179.200} 2258 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2258 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {14722.560 7906.560 14995.200 8179.200} 2259 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2259 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {14995.200 7906.560 15267.840 8179.200} 2260 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2260 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {15267.840 7906.560 15540.480 8179.200} 2261 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2261 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {15540.480 7906.560 15813.120 8179.200} 2262 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2262 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {15813.120 7906.560 16085.760 8179.200} 2263 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2263 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {16085.760 7906.560 16358.400 8179.200} 2264 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2264 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {16358.400 7906.560 16631.039 8179.200} 2265 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2265 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {16631.039 7906.560 16903.680 8179.200} 2266 of 5776
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area : 2266 complete 0 Viols.
[12/04 17:26:57    430s]   VERIFY DRC ...... Sub-Area: {16903.680 7906.560 17176.320 8179.200} 2267 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2267 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {17176.320 7906.560 17448.961 8179.200} 2268 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2268 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {17448.961 7906.560 17721.600 8179.200} 2269 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2269 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {17721.600 7906.560 17994.240 8179.200} 2270 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2270 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {17994.240 7906.560 18266.881 8179.200} 2271 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2271 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {18266.881 7906.560 18539.520 8179.200} 2272 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2272 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {18539.520 7906.560 18812.160 8179.200} 2273 of 5776
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area : 2273 complete 0 Viols.
[12/04 17:26:57    431s]   VERIFY DRC ...... Sub-Area: {18812.160 7906.560 19084.801 8179.200} 2274 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2274 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {19084.801 7906.560 19357.439 8179.200} 2275 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2275 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {19357.439 7906.560 19630.080 8179.200} 2276 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2276 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {19630.080 7906.560 19902.721 8179.200} 2277 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2277 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {19902.721 7906.560 20175.359 8179.200} 2278 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2278 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {20175.359 7906.560 20448.000 8179.200} 2279 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2279 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {20448.000 7906.560 20511.461 8179.200} 2280 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2280 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {0.000 8179.200 272.640 8451.840} 2281 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2281 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {272.640 8179.200 545.280 8451.840} 2282 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2282 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {545.280 8179.200 817.920 8451.840} 2283 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2283 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {817.920 8179.200 1090.560 8451.840} 2284 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2284 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {1090.560 8179.200 1363.200 8451.840} 2285 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2285 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {1363.200 8179.200 1635.840 8451.840} 2286 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2286 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {1635.840 8179.200 1908.480 8451.840} 2287 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2287 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {1908.480 8179.200 2181.120 8451.840} 2288 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2288 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {2181.120 8179.200 2453.760 8451.840} 2289 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2289 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {2453.760 8179.200 2726.400 8451.840} 2290 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2290 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {2726.400 8179.200 2999.040 8451.840} 2291 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2291 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {2999.040 8179.200 3271.680 8451.840} 2292 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2292 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {3271.680 8179.200 3544.320 8451.840} 2293 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2293 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {3544.320 8179.200 3816.960 8451.840} 2294 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2294 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {3816.960 8179.200 4089.600 8451.840} 2295 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2295 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {4089.600 8179.200 4362.240 8451.840} 2296 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2296 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {4362.240 8179.200 4634.880 8451.840} 2297 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2297 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {4634.880 8179.200 4907.520 8451.840} 2298 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2298 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {4907.520 8179.200 5180.160 8451.840} 2299 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2299 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {5180.160 8179.200 5452.800 8451.840} 2300 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2300 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {5452.800 8179.200 5725.440 8451.840} 2301 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2301 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {5725.440 8179.200 5998.080 8451.840} 2302 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2302 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {5998.080 8179.200 6270.720 8451.840} 2303 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2303 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {6270.720 8179.200 6543.360 8451.840} 2304 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2304 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {6543.360 8179.200 6816.000 8451.840} 2305 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2305 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {6816.000 8179.200 7088.640 8451.840} 2306 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2306 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {7088.640 8179.200 7361.280 8451.840} 2307 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2307 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {7361.280 8179.200 7633.920 8451.840} 2308 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2308 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {7633.920 8179.200 7906.560 8451.840} 2309 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2309 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {7906.560 8179.200 8179.200 8451.840} 2310 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2310 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {8179.200 8179.200 8451.840 8451.840} 2311 of 5776
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area : 2311 complete 0 Viols.
[12/04 17:26:58    431s]   VERIFY DRC ...... Sub-Area: {8451.840 8179.200 8724.480 8451.840} 2312 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2312 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {8724.480 8179.200 8997.120 8451.840} 2313 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2313 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {8997.120 8179.200 9269.760 8451.840} 2314 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2314 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {9269.760 8179.200 9542.400 8451.840} 2315 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2315 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {9542.400 8179.200 9815.040 8451.840} 2316 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2316 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {9815.040 8179.200 10087.680 8451.840} 2317 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2317 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {10087.680 8179.200 10360.320 8451.840} 2318 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2318 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {10360.320 8179.200 10632.960 8451.840} 2319 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2319 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {10632.960 8179.200 10905.600 8451.840} 2320 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2320 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {10905.600 8179.200 11178.240 8451.840} 2321 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2321 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {11178.240 8179.200 11450.880 8451.840} 2322 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2322 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {11450.880 8179.200 11723.520 8451.840} 2323 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2323 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {11723.520 8179.200 11996.160 8451.840} 2324 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2324 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {11996.160 8179.200 12268.800 8451.840} 2325 of 5776
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area : 2325 complete 0 Viols.
[12/04 17:26:58    432s]   VERIFY DRC ...... Sub-Area: {12268.800 8179.200 12541.440 8451.840} 2326 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2326 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {12541.440 8179.200 12814.080 8451.840} 2327 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2327 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {12814.080 8179.200 13086.720 8451.840} 2328 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2328 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {13086.720 8179.200 13359.360 8451.840} 2329 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2329 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {13359.360 8179.200 13632.000 8451.840} 2330 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2330 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {13632.000 8179.200 13904.640 8451.840} 2331 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2331 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {13904.640 8179.200 14177.280 8451.840} 2332 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2332 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {14177.280 8179.200 14449.920 8451.840} 2333 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2333 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {14449.920 8179.200 14722.560 8451.840} 2334 of 5776
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area : 2334 complete 0 Viols.
[12/04 17:26:59    432s]   VERIFY DRC ...... Sub-Area: {14722.560 8179.200 14995.200 8451.840} 2335 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2335 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {14995.200 8179.200 15267.840 8451.840} 2336 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2336 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {15267.840 8179.200 15540.480 8451.840} 2337 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2337 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {15540.480 8179.200 15813.120 8451.840} 2338 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2338 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {15813.120 8179.200 16085.760 8451.840} 2339 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2339 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {16085.760 8179.200 16358.400 8451.840} 2340 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2340 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {16358.400 8179.200 16631.039 8451.840} 2341 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2341 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {16631.039 8179.200 16903.680 8451.840} 2342 of 5776
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area : 2342 complete 0 Viols.
[12/04 17:26:59    433s]   VERIFY DRC ...... Sub-Area: {16903.680 8179.200 17176.320 8451.840} 2343 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2343 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {17176.320 8179.200 17448.961 8451.840} 2344 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2344 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {17448.961 8179.200 17721.600 8451.840} 2345 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2345 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {17721.600 8179.200 17994.240 8451.840} 2346 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2346 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {17994.240 8179.200 18266.881 8451.840} 2347 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2347 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {18266.881 8179.200 18539.520 8451.840} 2348 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2348 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {18539.520 8179.200 18812.160 8451.840} 2349 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2349 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {18812.160 8179.200 19084.801 8451.840} 2350 of 5776
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area : 2350 complete 0 Viols.
[12/04 17:27:00    433s]   VERIFY DRC ...... Sub-Area: {19084.801 8179.200 19357.439 8451.840} 2351 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2351 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {19357.439 8179.200 19630.080 8451.840} 2352 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2352 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {19630.080 8179.200 19902.721 8451.840} 2353 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2353 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {19902.721 8179.200 20175.359 8451.840} 2354 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2354 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {20175.359 8179.200 20448.000 8451.840} 2355 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2355 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {20448.000 8179.200 20511.461 8451.840} 2356 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2356 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {0.000 8451.840 272.640 8724.480} 2357 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2357 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {272.640 8451.840 545.280 8724.480} 2358 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2358 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {545.280 8451.840 817.920 8724.480} 2359 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2359 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {817.920 8451.840 1090.560 8724.480} 2360 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2360 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {1090.560 8451.840 1363.200 8724.480} 2361 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2361 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {1363.200 8451.840 1635.840 8724.480} 2362 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2362 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {1635.840 8451.840 1908.480 8724.480} 2363 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2363 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {1908.480 8451.840 2181.120 8724.480} 2364 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2364 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {2181.120 8451.840 2453.760 8724.480} 2365 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2365 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {2453.760 8451.840 2726.400 8724.480} 2366 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2366 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {2726.400 8451.840 2999.040 8724.480} 2367 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2367 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {2999.040 8451.840 3271.680 8724.480} 2368 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2368 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {3271.680 8451.840 3544.320 8724.480} 2369 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2369 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {3544.320 8451.840 3816.960 8724.480} 2370 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2370 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {3816.960 8451.840 4089.600 8724.480} 2371 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2371 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {4089.600 8451.840 4362.240 8724.480} 2372 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2372 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {4362.240 8451.840 4634.880 8724.480} 2373 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2373 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {4634.880 8451.840 4907.520 8724.480} 2374 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2374 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {4907.520 8451.840 5180.160 8724.480} 2375 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2375 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {5180.160 8451.840 5452.800 8724.480} 2376 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2376 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {5452.800 8451.840 5725.440 8724.480} 2377 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2377 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {5725.440 8451.840 5998.080 8724.480} 2378 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2378 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {5998.080 8451.840 6270.720 8724.480} 2379 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2379 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {6270.720 8451.840 6543.360 8724.480} 2380 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2380 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {6543.360 8451.840 6816.000 8724.480} 2381 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2381 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {6816.000 8451.840 7088.640 8724.480} 2382 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2382 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {7088.640 8451.840 7361.280 8724.480} 2383 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2383 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {7361.280 8451.840 7633.920 8724.480} 2384 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2384 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {7633.920 8451.840 7906.560 8724.480} 2385 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2385 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {7906.560 8451.840 8179.200 8724.480} 2386 of 5776
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area : 2386 complete 0 Viols.
[12/04 17:27:00    434s]   VERIFY DRC ...... Sub-Area: {8179.200 8451.840 8451.840 8724.480} 2387 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2387 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {8451.840 8451.840 8724.480 8724.480} 2388 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2388 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {8724.480 8451.840 8997.120 8724.480} 2389 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2389 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {8997.120 8451.840 9269.760 8724.480} 2390 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2390 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {9269.760 8451.840 9542.400 8724.480} 2391 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2391 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {9542.400 8451.840 9815.040 8724.480} 2392 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2392 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {9815.040 8451.840 10087.680 8724.480} 2393 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2393 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {10087.680 8451.840 10360.320 8724.480} 2394 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2394 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {10360.320 8451.840 10632.960 8724.480} 2395 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2395 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {10632.960 8451.840 10905.600 8724.480} 2396 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2396 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {10905.600 8451.840 11178.240 8724.480} 2397 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2397 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {11178.240 8451.840 11450.880 8724.480} 2398 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2398 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {11450.880 8451.840 11723.520 8724.480} 2399 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2399 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {11723.520 8451.840 11996.160 8724.480} 2400 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2400 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {11996.160 8451.840 12268.800 8724.480} 2401 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2401 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {12268.800 8451.840 12541.440 8724.480} 2402 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2402 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {12541.440 8451.840 12814.080 8724.480} 2403 of 5776
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area : 2403 complete 0 Viols.
[12/04 17:27:01    434s]   VERIFY DRC ...... Sub-Area: {12814.080 8451.840 13086.720 8724.480} 2404 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2404 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {13086.720 8451.840 13359.360 8724.480} 2405 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2405 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {13359.360 8451.840 13632.000 8724.480} 2406 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2406 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {13632.000 8451.840 13904.640 8724.480} 2407 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2407 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {13904.640 8451.840 14177.280 8724.480} 2408 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2408 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {14177.280 8451.840 14449.920 8724.480} 2409 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2409 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {14449.920 8451.840 14722.560 8724.480} 2410 of 5776
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area : 2410 complete 0 Viols.
[12/04 17:27:01    435s]   VERIFY DRC ...... Sub-Area: {14722.560 8451.840 14995.200 8724.480} 2411 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2411 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {14995.200 8451.840 15267.840 8724.480} 2412 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2412 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {15267.840 8451.840 15540.480 8724.480} 2413 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2413 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {15540.480 8451.840 15813.120 8724.480} 2414 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2414 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {15813.120 8451.840 16085.760 8724.480} 2415 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2415 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {16085.760 8451.840 16358.400 8724.480} 2416 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2416 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {16358.400 8451.840 16631.039 8724.480} 2417 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2417 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {16631.039 8451.840 16903.680 8724.480} 2418 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2418 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {16903.680 8451.840 17176.320 8724.480} 2419 of 5776
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area : 2419 complete 0 Viols.
[12/04 17:27:02    435s]   VERIFY DRC ...... Sub-Area: {17176.320 8451.840 17448.961 8724.480} 2420 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2420 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {17448.961 8451.840 17721.600 8724.480} 2421 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2421 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {17721.600 8451.840 17994.240 8724.480} 2422 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2422 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {17994.240 8451.840 18266.881 8724.480} 2423 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2423 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {18266.881 8451.840 18539.520 8724.480} 2424 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2424 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {18539.520 8451.840 18812.160 8724.480} 2425 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2425 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {18812.160 8451.840 19084.801 8724.480} 2426 of 5776
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area : 2426 complete 0 Viols.
[12/04 17:27:02    436s]   VERIFY DRC ...... Sub-Area: {19084.801 8451.840 19357.439 8724.480} 2427 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2427 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {19357.439 8451.840 19630.080 8724.480} 2428 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2428 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {19630.080 8451.840 19902.721 8724.480} 2429 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2429 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {19902.721 8451.840 20175.359 8724.480} 2430 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2430 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {20175.359 8451.840 20448.000 8724.480} 2431 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2431 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {20448.000 8451.840 20511.461 8724.480} 2432 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2432 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {0.000 8724.480 272.640 8997.120} 2433 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2433 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {272.640 8724.480 545.280 8997.120} 2434 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2434 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {545.280 8724.480 817.920 8997.120} 2435 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2435 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {817.920 8724.480 1090.560 8997.120} 2436 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2436 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {1090.560 8724.480 1363.200 8997.120} 2437 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2437 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {1363.200 8724.480 1635.840 8997.120} 2438 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2438 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {1635.840 8724.480 1908.480 8997.120} 2439 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2439 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {1908.480 8724.480 2181.120 8997.120} 2440 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2440 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {2181.120 8724.480 2453.760 8997.120} 2441 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2441 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {2453.760 8724.480 2726.400 8997.120} 2442 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2442 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {2726.400 8724.480 2999.040 8997.120} 2443 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2443 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {2999.040 8724.480 3271.680 8997.120} 2444 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2444 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {3271.680 8724.480 3544.320 8997.120} 2445 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2445 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {3544.320 8724.480 3816.960 8997.120} 2446 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2446 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {3816.960 8724.480 4089.600 8997.120} 2447 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2447 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {4089.600 8724.480 4362.240 8997.120} 2448 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2448 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {4362.240 8724.480 4634.880 8997.120} 2449 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2449 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {4634.880 8724.480 4907.520 8997.120} 2450 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2450 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {4907.520 8724.480 5180.160 8997.120} 2451 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2451 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {5180.160 8724.480 5452.800 8997.120} 2452 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2452 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {5452.800 8724.480 5725.440 8997.120} 2453 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2453 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {5725.440 8724.480 5998.080 8997.120} 2454 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2454 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {5998.080 8724.480 6270.720 8997.120} 2455 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2455 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {6270.720 8724.480 6543.360 8997.120} 2456 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2456 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {6543.360 8724.480 6816.000 8997.120} 2457 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2457 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {6816.000 8724.480 7088.640 8997.120} 2458 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2458 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {7088.640 8724.480 7361.280 8997.120} 2459 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2459 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {7361.280 8724.480 7633.920 8997.120} 2460 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2460 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {7633.920 8724.480 7906.560 8997.120} 2461 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2461 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {7906.560 8724.480 8179.200 8997.120} 2462 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2462 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {8179.200 8724.480 8451.840 8997.120} 2463 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2463 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {8451.840 8724.480 8724.480 8997.120} 2464 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2464 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {8724.480 8724.480 8997.120 8997.120} 2465 of 5776
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area : 2465 complete 0 Viols.
[12/04 17:27:03    436s]   VERIFY DRC ...... Sub-Area: {8997.120 8724.480 9269.760 8997.120} 2466 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2466 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {9269.760 8724.480 9542.400 8997.120} 2467 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2467 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {9542.400 8724.480 9815.040 8997.120} 2468 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2468 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {9815.040 8724.480 10087.680 8997.120} 2469 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2469 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {10087.680 8724.480 10360.320 8997.120} 2470 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2470 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {10360.320 8724.480 10632.960 8997.120} 2471 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2471 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {10632.960 8724.480 10905.600 8997.120} 2472 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2472 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {10905.600 8724.480 11178.240 8997.120} 2473 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2473 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {11178.240 8724.480 11450.880 8997.120} 2474 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2474 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {11450.880 8724.480 11723.520 8997.120} 2475 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2475 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {11723.520 8724.480 11996.160 8997.120} 2476 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2476 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {11996.160 8724.480 12268.800 8997.120} 2477 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2477 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {12268.800 8724.480 12541.440 8997.120} 2478 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2478 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {12541.440 8724.480 12814.080 8997.120} 2479 of 5776
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area : 2479 complete 0 Viols.
[12/04 17:27:03    437s]   VERIFY DRC ...... Sub-Area: {12814.080 8724.480 13086.720 8997.120} 2480 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2480 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {13086.720 8724.480 13359.360 8997.120} 2481 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2481 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {13359.360 8724.480 13632.000 8997.120} 2482 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2482 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {13632.000 8724.480 13904.640 8997.120} 2483 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2483 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {13904.640 8724.480 14177.280 8997.120} 2484 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2484 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {14177.280 8724.480 14449.920 8997.120} 2485 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2485 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {14449.920 8724.480 14722.560 8997.120} 2486 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2486 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {14722.560 8724.480 14995.200 8997.120} 2487 of 5776
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area : 2487 complete 0 Viols.
[12/04 17:27:04    437s]   VERIFY DRC ...... Sub-Area: {14995.200 8724.480 15267.840 8997.120} 2488 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2488 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {15267.840 8724.480 15540.480 8997.120} 2489 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2489 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {15540.480 8724.480 15813.120 8997.120} 2490 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2490 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {15813.120 8724.480 16085.760 8997.120} 2491 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2491 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {16085.760 8724.480 16358.400 8997.120} 2492 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2492 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {16358.400 8724.480 16631.039 8997.120} 2493 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2493 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {16631.039 8724.480 16903.680 8997.120} 2494 of 5776
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area : 2494 complete 0 Viols.
[12/04 17:27:04    438s]   VERIFY DRC ...... Sub-Area: {16903.680 8724.480 17176.320 8997.120} 2495 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2495 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {17176.320 8724.480 17448.961 8997.120} 2496 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2496 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {17448.961 8724.480 17721.600 8997.120} 2497 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2497 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {17721.600 8724.480 17994.240 8997.120} 2498 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2498 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {17994.240 8724.480 18266.881 8997.120} 2499 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2499 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {18266.881 8724.480 18539.520 8997.120} 2500 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2500 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {18539.520 8724.480 18812.160 8997.120} 2501 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2501 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {18812.160 8724.480 19084.801 8997.120} 2502 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2502 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {19084.801 8724.480 19357.439 8997.120} 2503 of 5776
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area : 2503 complete 0 Viols.
[12/04 17:27:05    438s]   VERIFY DRC ...... Sub-Area: {19357.439 8724.480 19630.080 8997.120} 2504 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2504 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {19630.080 8724.480 19902.721 8997.120} 2505 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2505 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {19902.721 8724.480 20175.359 8997.120} 2506 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2506 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {20175.359 8724.480 20448.000 8997.120} 2507 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2507 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {20448.000 8724.480 20511.461 8997.120} 2508 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2508 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {0.000 8997.120 272.640 9269.760} 2509 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2509 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {272.640 8997.120 545.280 9269.760} 2510 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2510 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {545.280 8997.120 817.920 9269.760} 2511 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2511 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {817.920 8997.120 1090.560 9269.760} 2512 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2512 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {1090.560 8997.120 1363.200 9269.760} 2513 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2513 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {1363.200 8997.120 1635.840 9269.760} 2514 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2514 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {1635.840 8997.120 1908.480 9269.760} 2515 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2515 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {1908.480 8997.120 2181.120 9269.760} 2516 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2516 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {2181.120 8997.120 2453.760 9269.760} 2517 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2517 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {2453.760 8997.120 2726.400 9269.760} 2518 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2518 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {2726.400 8997.120 2999.040 9269.760} 2519 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2519 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {2999.040 8997.120 3271.680 9269.760} 2520 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2520 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {3271.680 8997.120 3544.320 9269.760} 2521 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2521 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {3544.320 8997.120 3816.960 9269.760} 2522 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2522 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {3816.960 8997.120 4089.600 9269.760} 2523 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2523 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {4089.600 8997.120 4362.240 9269.760} 2524 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2524 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {4362.240 8997.120 4634.880 9269.760} 2525 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2525 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {4634.880 8997.120 4907.520 9269.760} 2526 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2526 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {4907.520 8997.120 5180.160 9269.760} 2527 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2527 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {5180.160 8997.120 5452.800 9269.760} 2528 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2528 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {5452.800 8997.120 5725.440 9269.760} 2529 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2529 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {5725.440 8997.120 5998.080 9269.760} 2530 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2530 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {5998.080 8997.120 6270.720 9269.760} 2531 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2531 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {6270.720 8997.120 6543.360 9269.760} 2532 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2532 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {6543.360 8997.120 6816.000 9269.760} 2533 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2533 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {6816.000 8997.120 7088.640 9269.760} 2534 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2534 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {7088.640 8997.120 7361.280 9269.760} 2535 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2535 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {7361.280 8997.120 7633.920 9269.760} 2536 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2536 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {7633.920 8997.120 7906.560 9269.760} 2537 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2537 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {7906.560 8997.120 8179.200 9269.760} 2538 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2538 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {8179.200 8997.120 8451.840 9269.760} 2539 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2539 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {8451.840 8997.120 8724.480 9269.760} 2540 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2540 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {8724.480 8997.120 8997.120 9269.760} 2541 of 5776
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area : 2541 complete 0 Viols.
[12/04 17:27:05    439s]   VERIFY DRC ...... Sub-Area: {8997.120 8997.120 9269.760 9269.760} 2542 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2542 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {9269.760 8997.120 9542.400 9269.760} 2543 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2543 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {9542.400 8997.120 9815.040 9269.760} 2544 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2544 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {9815.040 8997.120 10087.680 9269.760} 2545 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2545 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {10087.680 8997.120 10360.320 9269.760} 2546 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2546 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {10360.320 8997.120 10632.960 9269.760} 2547 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2547 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {10632.960 8997.120 10905.600 9269.760} 2548 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2548 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {10905.600 8997.120 11178.240 9269.760} 2549 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2549 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {11178.240 8997.120 11450.880 9269.760} 2550 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2550 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {11450.880 8997.120 11723.520 9269.760} 2551 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2551 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {11723.520 8997.120 11996.160 9269.760} 2552 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2552 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {11996.160 8997.120 12268.800 9269.760} 2553 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2553 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {12268.800 8997.120 12541.440 9269.760} 2554 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2554 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {12541.440 8997.120 12814.080 9269.760} 2555 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2555 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {12814.080 8997.120 13086.720 9269.760} 2556 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2556 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {13086.720 8997.120 13359.360 9269.760} 2557 of 5776
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area : 2557 complete 0 Viols.
[12/04 17:27:06    439s]   VERIFY DRC ...... Sub-Area: {13359.360 8997.120 13632.000 9269.760} 2558 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2558 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {13632.000 8997.120 13904.640 9269.760} 2559 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2559 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {13904.640 8997.120 14177.280 9269.760} 2560 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2560 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {14177.280 8997.120 14449.920 9269.760} 2561 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2561 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {14449.920 8997.120 14722.560 9269.760} 2562 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2562 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {14722.560 8997.120 14995.200 9269.760} 2563 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2563 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {14995.200 8997.120 15267.840 9269.760} 2564 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2564 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {15267.840 8997.120 15540.480 9269.760} 2565 of 5776
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area : 2565 complete 0 Viols.
[12/04 17:27:06    440s]   VERIFY DRC ...... Sub-Area: {15540.480 8997.120 15813.120 9269.760} 2566 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2566 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {15813.120 8997.120 16085.760 9269.760} 2567 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2567 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {16085.760 8997.120 16358.400 9269.760} 2568 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2568 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {16358.400 8997.120 16631.039 9269.760} 2569 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2569 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {16631.039 8997.120 16903.680 9269.760} 2570 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2570 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {16903.680 8997.120 17176.320 9269.760} 2571 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2571 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {17176.320 8997.120 17448.961 9269.760} 2572 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2572 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {17448.961 8997.120 17721.600 9269.760} 2573 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2573 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {17721.600 8997.120 17994.240 9269.760} 2574 of 5776
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area : 2574 complete 0 Viols.
[12/04 17:27:07    440s]   VERIFY DRC ...... Sub-Area: {17994.240 8997.120 18266.881 9269.760} 2575 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2575 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {18266.881 8997.120 18539.520 9269.760} 2576 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2576 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {18539.520 8997.120 18812.160 9269.760} 2577 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2577 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {18812.160 8997.120 19084.801 9269.760} 2578 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2578 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {19084.801 8997.120 19357.439 9269.760} 2579 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2579 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {19357.439 8997.120 19630.080 9269.760} 2580 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2580 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {19630.080 8997.120 19902.721 9269.760} 2581 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2581 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {19902.721 8997.120 20175.359 9269.760} 2582 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2582 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {20175.359 8997.120 20448.000 9269.760} 2583 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2583 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {20448.000 8997.120 20511.461 9269.760} 2584 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2584 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {0.000 9269.760 272.640 9542.400} 2585 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2585 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {272.640 9269.760 545.280 9542.400} 2586 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2586 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {545.280 9269.760 817.920 9542.400} 2587 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2587 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {817.920 9269.760 1090.560 9542.400} 2588 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2588 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {1090.560 9269.760 1363.200 9542.400} 2589 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2589 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {1363.200 9269.760 1635.840 9542.400} 2590 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2590 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {1635.840 9269.760 1908.480 9542.400} 2591 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2591 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {1908.480 9269.760 2181.120 9542.400} 2592 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2592 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {2181.120 9269.760 2453.760 9542.400} 2593 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2593 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {2453.760 9269.760 2726.400 9542.400} 2594 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2594 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {2726.400 9269.760 2999.040 9542.400} 2595 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2595 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {2999.040 9269.760 3271.680 9542.400} 2596 of 5776
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area : 2596 complete 0 Viols.
[12/04 17:27:07    441s]   VERIFY DRC ...... Sub-Area: {3271.680 9269.760 3544.320 9542.400} 2597 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2597 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {3544.320 9269.760 3816.960 9542.400} 2598 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2598 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {3816.960 9269.760 4089.600 9542.400} 2599 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2599 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {4089.600 9269.760 4362.240 9542.400} 2600 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2600 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {4362.240 9269.760 4634.880 9542.400} 2601 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2601 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {4634.880 9269.760 4907.520 9542.400} 2602 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2602 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {4907.520 9269.760 5180.160 9542.400} 2603 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2603 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {5180.160 9269.760 5452.800 9542.400} 2604 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2604 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {5452.800 9269.760 5725.440 9542.400} 2605 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2605 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {5725.440 9269.760 5998.080 9542.400} 2606 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2606 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {5998.080 9269.760 6270.720 9542.400} 2607 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2607 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {6270.720 9269.760 6543.360 9542.400} 2608 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2608 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {6543.360 9269.760 6816.000 9542.400} 2609 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2609 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {6816.000 9269.760 7088.640 9542.400} 2610 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2610 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {7088.640 9269.760 7361.280 9542.400} 2611 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2611 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {7361.280 9269.760 7633.920 9542.400} 2612 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2612 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {7633.920 9269.760 7906.560 9542.400} 2613 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2613 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {7906.560 9269.760 8179.200 9542.400} 2614 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2614 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {8179.200 9269.760 8451.840 9542.400} 2615 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2615 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {8451.840 9269.760 8724.480 9542.400} 2616 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2616 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {8724.480 9269.760 8997.120 9542.400} 2617 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2617 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {8997.120 9269.760 9269.760 9542.400} 2618 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2618 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {9269.760 9269.760 9542.400 9542.400} 2619 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2619 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {9542.400 9269.760 9815.040 9542.400} 2620 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2620 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {9815.040 9269.760 10087.680 9542.400} 2621 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2621 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {10087.680 9269.760 10360.320 9542.400} 2622 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2622 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {10360.320 9269.760 10632.960 9542.400} 2623 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2623 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {10632.960 9269.760 10905.600 9542.400} 2624 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2624 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {10905.600 9269.760 11178.240 9542.400} 2625 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2625 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {11178.240 9269.760 11450.880 9542.400} 2626 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2626 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {11450.880 9269.760 11723.520 9542.400} 2627 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2627 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {11723.520 9269.760 11996.160 9542.400} 2628 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2628 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {11996.160 9269.760 12268.800 9542.400} 2629 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2629 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {12268.800 9269.760 12541.440 9542.400} 2630 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2630 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {12541.440 9269.760 12814.080 9542.400} 2631 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2631 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {12814.080 9269.760 13086.720 9542.400} 2632 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2632 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {13086.720 9269.760 13359.360 9542.400} 2633 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2633 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {13359.360 9269.760 13632.000 9542.400} 2634 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2634 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {13632.000 9269.760 13904.640 9542.400} 2635 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2635 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {13904.640 9269.760 14177.280 9542.400} 2636 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2636 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {14177.280 9269.760 14449.920 9542.400} 2637 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2637 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {14449.920 9269.760 14722.560 9542.400} 2638 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2638 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {14722.560 9269.760 14995.200 9542.400} 2639 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2639 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {14995.200 9269.760 15267.840 9542.400} 2640 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2640 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {15267.840 9269.760 15540.480 9542.400} 2641 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2641 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {15540.480 9269.760 15813.120 9542.400} 2642 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2642 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {15813.120 9269.760 16085.760 9542.400} 2643 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2643 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {16085.760 9269.760 16358.400 9542.400} 2644 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2644 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {16358.400 9269.760 16631.039 9542.400} 2645 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2645 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {16631.039 9269.760 16903.680 9542.400} 2646 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2646 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {16903.680 9269.760 17176.320 9542.400} 2647 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2647 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {17176.320 9269.760 17448.961 9542.400} 2648 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2648 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {17448.961 9269.760 17721.600 9542.400} 2649 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2649 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {17721.600 9269.760 17994.240 9542.400} 2650 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2650 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {17994.240 9269.760 18266.881 9542.400} 2651 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2651 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {18266.881 9269.760 18539.520 9542.400} 2652 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2652 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {18539.520 9269.760 18812.160 9542.400} 2653 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2653 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {18812.160 9269.760 19084.801 9542.400} 2654 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2654 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {19084.801 9269.760 19357.439 9542.400} 2655 of 5776
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area : 2655 complete 0 Viols.
[12/04 17:27:08    441s]   VERIFY DRC ...... Sub-Area: {19357.439 9269.760 19630.080 9542.400} 2656 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2656 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19630.080 9269.760 19902.721 9542.400} 2657 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2657 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19902.721 9269.760 20175.359 9542.400} 2658 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2658 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20175.359 9269.760 20448.000 9542.400} 2659 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2659 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20448.000 9269.760 20511.461 9542.400} 2660 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2660 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {0.000 9542.400 272.640 9815.040} 2661 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2661 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {272.640 9542.400 545.280 9815.040} 2662 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2662 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {545.280 9542.400 817.920 9815.040} 2663 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2663 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {817.920 9542.400 1090.560 9815.040} 2664 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2664 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1090.560 9542.400 1363.200 9815.040} 2665 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2665 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1363.200 9542.400 1635.840 9815.040} 2666 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2666 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1635.840 9542.400 1908.480 9815.040} 2667 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2667 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1908.480 9542.400 2181.120 9815.040} 2668 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2668 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2181.120 9542.400 2453.760 9815.040} 2669 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2669 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2453.760 9542.400 2726.400 9815.040} 2670 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2670 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2726.400 9542.400 2999.040 9815.040} 2671 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2671 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2999.040 9542.400 3271.680 9815.040} 2672 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2672 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3271.680 9542.400 3544.320 9815.040} 2673 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2673 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3544.320 9542.400 3816.960 9815.040} 2674 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2674 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3816.960 9542.400 4089.600 9815.040} 2675 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2675 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4089.600 9542.400 4362.240 9815.040} 2676 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2676 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4362.240 9542.400 4634.880 9815.040} 2677 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2677 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4634.880 9542.400 4907.520 9815.040} 2678 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2678 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4907.520 9542.400 5180.160 9815.040} 2679 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2679 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5180.160 9542.400 5452.800 9815.040} 2680 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2680 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5452.800 9542.400 5725.440 9815.040} 2681 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2681 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5725.440 9542.400 5998.080 9815.040} 2682 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2682 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5998.080 9542.400 6270.720 9815.040} 2683 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2683 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6270.720 9542.400 6543.360 9815.040} 2684 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2684 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6543.360 9542.400 6816.000 9815.040} 2685 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2685 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6816.000 9542.400 7088.640 9815.040} 2686 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2686 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7088.640 9542.400 7361.280 9815.040} 2687 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2687 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7361.280 9542.400 7633.920 9815.040} 2688 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2688 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7633.920 9542.400 7906.560 9815.040} 2689 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2689 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7906.560 9542.400 8179.200 9815.040} 2690 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2690 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8179.200 9542.400 8451.840 9815.040} 2691 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2691 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8451.840 9542.400 8724.480 9815.040} 2692 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2692 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8724.480 9542.400 8997.120 9815.040} 2693 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2693 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8997.120 9542.400 9269.760 9815.040} 2694 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2694 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9269.760 9542.400 9542.400 9815.040} 2695 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2695 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9542.400 9542.400 9815.040 9815.040} 2696 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2696 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9815.040 9542.400 10087.680 9815.040} 2697 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2697 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10087.680 9542.400 10360.320 9815.040} 2698 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2698 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10360.320 9542.400 10632.960 9815.040} 2699 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2699 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10632.960 9542.400 10905.600 9815.040} 2700 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2700 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10905.600 9542.400 11178.240 9815.040} 2701 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2701 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11178.240 9542.400 11450.880 9815.040} 2702 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2702 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11450.880 9542.400 11723.520 9815.040} 2703 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2703 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11723.520 9542.400 11996.160 9815.040} 2704 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2704 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11996.160 9542.400 12268.800 9815.040} 2705 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2705 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12268.800 9542.400 12541.440 9815.040} 2706 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2706 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12541.440 9542.400 12814.080 9815.040} 2707 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2707 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12814.080 9542.400 13086.720 9815.040} 2708 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2708 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13086.720 9542.400 13359.360 9815.040} 2709 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2709 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13359.360 9542.400 13632.000 9815.040} 2710 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2710 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13632.000 9542.400 13904.640 9815.040} 2711 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2711 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13904.640 9542.400 14177.280 9815.040} 2712 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2712 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14177.280 9542.400 14449.920 9815.040} 2713 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2713 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14449.920 9542.400 14722.560 9815.040} 2714 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2714 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14722.560 9542.400 14995.200 9815.040} 2715 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2715 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14995.200 9542.400 15267.840 9815.040} 2716 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2716 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15267.840 9542.400 15540.480 9815.040} 2717 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2717 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15540.480 9542.400 15813.120 9815.040} 2718 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2718 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15813.120 9542.400 16085.760 9815.040} 2719 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2719 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16085.760 9542.400 16358.400 9815.040} 2720 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2720 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16358.400 9542.400 16631.039 9815.040} 2721 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2721 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16631.039 9542.400 16903.680 9815.040} 2722 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2722 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16903.680 9542.400 17176.320 9815.040} 2723 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2723 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17176.320 9542.400 17448.961 9815.040} 2724 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2724 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17448.961 9542.400 17721.600 9815.040} 2725 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2725 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17721.600 9542.400 17994.240 9815.040} 2726 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2726 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17994.240 9542.400 18266.881 9815.040} 2727 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2727 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18266.881 9542.400 18539.520 9815.040} 2728 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2728 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18539.520 9542.400 18812.160 9815.040} 2729 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2729 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18812.160 9542.400 19084.801 9815.040} 2730 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2730 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19084.801 9542.400 19357.439 9815.040} 2731 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2731 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19357.439 9542.400 19630.080 9815.040} 2732 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2732 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19630.080 9542.400 19902.721 9815.040} 2733 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2733 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19902.721 9542.400 20175.359 9815.040} 2734 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2734 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20175.359 9542.400 20448.000 9815.040} 2735 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2735 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20448.000 9542.400 20511.461 9815.040} 2736 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2736 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {0.000 9815.040 272.640 10087.680} 2737 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2737 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {272.640 9815.040 545.280 10087.680} 2738 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2738 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {545.280 9815.040 817.920 10087.680} 2739 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2739 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {817.920 9815.040 1090.560 10087.680} 2740 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2740 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1090.560 9815.040 1363.200 10087.680} 2741 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2741 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1363.200 9815.040 1635.840 10087.680} 2742 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2742 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1635.840 9815.040 1908.480 10087.680} 2743 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2743 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1908.480 9815.040 2181.120 10087.680} 2744 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2744 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2181.120 9815.040 2453.760 10087.680} 2745 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2745 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2453.760 9815.040 2726.400 10087.680} 2746 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2746 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2726.400 9815.040 2999.040 10087.680} 2747 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2747 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2999.040 9815.040 3271.680 10087.680} 2748 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2748 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3271.680 9815.040 3544.320 10087.680} 2749 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2749 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3544.320 9815.040 3816.960 10087.680} 2750 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2750 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3816.960 9815.040 4089.600 10087.680} 2751 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2751 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4089.600 9815.040 4362.240 10087.680} 2752 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2752 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4362.240 9815.040 4634.880 10087.680} 2753 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2753 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4634.880 9815.040 4907.520 10087.680} 2754 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2754 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4907.520 9815.040 5180.160 10087.680} 2755 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2755 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5180.160 9815.040 5452.800 10087.680} 2756 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2756 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5452.800 9815.040 5725.440 10087.680} 2757 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2757 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5725.440 9815.040 5998.080 10087.680} 2758 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2758 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5998.080 9815.040 6270.720 10087.680} 2759 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2759 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6270.720 9815.040 6543.360 10087.680} 2760 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2760 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6543.360 9815.040 6816.000 10087.680} 2761 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2761 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6816.000 9815.040 7088.640 10087.680} 2762 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2762 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7088.640 9815.040 7361.280 10087.680} 2763 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2763 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7361.280 9815.040 7633.920 10087.680} 2764 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2764 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7633.920 9815.040 7906.560 10087.680} 2765 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2765 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7906.560 9815.040 8179.200 10087.680} 2766 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2766 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8179.200 9815.040 8451.840 10087.680} 2767 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2767 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8451.840 9815.040 8724.480 10087.680} 2768 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2768 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8724.480 9815.040 8997.120 10087.680} 2769 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2769 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8997.120 9815.040 9269.760 10087.680} 2770 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2770 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9269.760 9815.040 9542.400 10087.680} 2771 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2771 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9542.400 9815.040 9815.040 10087.680} 2772 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2772 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9815.040 9815.040 10087.680 10087.680} 2773 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2773 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10087.680 9815.040 10360.320 10087.680} 2774 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2774 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10360.320 9815.040 10632.960 10087.680} 2775 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2775 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10632.960 9815.040 10905.600 10087.680} 2776 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2776 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10905.600 9815.040 11178.240 10087.680} 2777 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2777 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11178.240 9815.040 11450.880 10087.680} 2778 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2778 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11450.880 9815.040 11723.520 10087.680} 2779 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2779 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11723.520 9815.040 11996.160 10087.680} 2780 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2780 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11996.160 9815.040 12268.800 10087.680} 2781 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2781 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12268.800 9815.040 12541.440 10087.680} 2782 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2782 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12541.440 9815.040 12814.080 10087.680} 2783 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2783 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12814.080 9815.040 13086.720 10087.680} 2784 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2784 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13086.720 9815.040 13359.360 10087.680} 2785 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2785 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13359.360 9815.040 13632.000 10087.680} 2786 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2786 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13632.000 9815.040 13904.640 10087.680} 2787 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2787 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13904.640 9815.040 14177.280 10087.680} 2788 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2788 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14177.280 9815.040 14449.920 10087.680} 2789 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2789 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14449.920 9815.040 14722.560 10087.680} 2790 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2790 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14722.560 9815.040 14995.200 10087.680} 2791 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2791 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14995.200 9815.040 15267.840 10087.680} 2792 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2792 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15267.840 9815.040 15540.480 10087.680} 2793 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2793 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15540.480 9815.040 15813.120 10087.680} 2794 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2794 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15813.120 9815.040 16085.760 10087.680} 2795 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2795 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16085.760 9815.040 16358.400 10087.680} 2796 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2796 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16358.400 9815.040 16631.039 10087.680} 2797 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2797 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16631.039 9815.040 16903.680 10087.680} 2798 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2798 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16903.680 9815.040 17176.320 10087.680} 2799 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2799 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17176.320 9815.040 17448.961 10087.680} 2800 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2800 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17448.961 9815.040 17721.600 10087.680} 2801 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2801 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17721.600 9815.040 17994.240 10087.680} 2802 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2802 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17994.240 9815.040 18266.881 10087.680} 2803 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2803 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18266.881 9815.040 18539.520 10087.680} 2804 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2804 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18539.520 9815.040 18812.160 10087.680} 2805 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2805 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18812.160 9815.040 19084.801 10087.680} 2806 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2806 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19084.801 9815.040 19357.439 10087.680} 2807 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2807 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19357.439 9815.040 19630.080 10087.680} 2808 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2808 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19630.080 9815.040 19902.721 10087.680} 2809 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2809 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19902.721 9815.040 20175.359 10087.680} 2810 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2810 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20175.359 9815.040 20448.000 10087.680} 2811 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2811 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20448.000 9815.040 20511.461 10087.680} 2812 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2812 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {0.000 10087.680 272.640 10360.320} 2813 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2813 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {272.640 10087.680 545.280 10360.320} 2814 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2814 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {545.280 10087.680 817.920 10360.320} 2815 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2815 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {817.920 10087.680 1090.560 10360.320} 2816 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2816 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1090.560 10087.680 1363.200 10360.320} 2817 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2817 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1363.200 10087.680 1635.840 10360.320} 2818 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2818 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1635.840 10087.680 1908.480 10360.320} 2819 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2819 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1908.480 10087.680 2181.120 10360.320} 2820 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2820 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2181.120 10087.680 2453.760 10360.320} 2821 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2821 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2453.760 10087.680 2726.400 10360.320} 2822 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2822 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2726.400 10087.680 2999.040 10360.320} 2823 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2823 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2999.040 10087.680 3271.680 10360.320} 2824 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2824 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3271.680 10087.680 3544.320 10360.320} 2825 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2825 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3544.320 10087.680 3816.960 10360.320} 2826 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2826 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3816.960 10087.680 4089.600 10360.320} 2827 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2827 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4089.600 10087.680 4362.240 10360.320} 2828 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2828 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4362.240 10087.680 4634.880 10360.320} 2829 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2829 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4634.880 10087.680 4907.520 10360.320} 2830 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2830 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4907.520 10087.680 5180.160 10360.320} 2831 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2831 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5180.160 10087.680 5452.800 10360.320} 2832 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2832 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5452.800 10087.680 5725.440 10360.320} 2833 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2833 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5725.440 10087.680 5998.080 10360.320} 2834 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2834 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5998.080 10087.680 6270.720 10360.320} 2835 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2835 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6270.720 10087.680 6543.360 10360.320} 2836 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2836 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6543.360 10087.680 6816.000 10360.320} 2837 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2837 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6816.000 10087.680 7088.640 10360.320} 2838 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2838 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7088.640 10087.680 7361.280 10360.320} 2839 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2839 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7361.280 10087.680 7633.920 10360.320} 2840 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2840 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7633.920 10087.680 7906.560 10360.320} 2841 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2841 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7906.560 10087.680 8179.200 10360.320} 2842 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2842 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8179.200 10087.680 8451.840 10360.320} 2843 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2843 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8451.840 10087.680 8724.480 10360.320} 2844 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2844 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8724.480 10087.680 8997.120 10360.320} 2845 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2845 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8997.120 10087.680 9269.760 10360.320} 2846 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2846 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9269.760 10087.680 9542.400 10360.320} 2847 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2847 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9542.400 10087.680 9815.040 10360.320} 2848 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2848 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9815.040 10087.680 10087.680 10360.320} 2849 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2849 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10087.680 10087.680 10360.320 10360.320} 2850 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2850 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10360.320 10087.680 10632.960 10360.320} 2851 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2851 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10632.960 10087.680 10905.600 10360.320} 2852 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2852 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10905.600 10087.680 11178.240 10360.320} 2853 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2853 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11178.240 10087.680 11450.880 10360.320} 2854 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2854 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11450.880 10087.680 11723.520 10360.320} 2855 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2855 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11723.520 10087.680 11996.160 10360.320} 2856 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2856 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11996.160 10087.680 12268.800 10360.320} 2857 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2857 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12268.800 10087.680 12541.440 10360.320} 2858 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2858 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12541.440 10087.680 12814.080 10360.320} 2859 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2859 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12814.080 10087.680 13086.720 10360.320} 2860 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2860 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13086.720 10087.680 13359.360 10360.320} 2861 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2861 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13359.360 10087.680 13632.000 10360.320} 2862 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2862 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13632.000 10087.680 13904.640 10360.320} 2863 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2863 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13904.640 10087.680 14177.280 10360.320} 2864 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2864 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14177.280 10087.680 14449.920 10360.320} 2865 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2865 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14449.920 10087.680 14722.560 10360.320} 2866 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2866 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14722.560 10087.680 14995.200 10360.320} 2867 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2867 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14995.200 10087.680 15267.840 10360.320} 2868 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2868 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15267.840 10087.680 15540.480 10360.320} 2869 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2869 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15540.480 10087.680 15813.120 10360.320} 2870 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2870 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15813.120 10087.680 16085.760 10360.320} 2871 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2871 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16085.760 10087.680 16358.400 10360.320} 2872 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2872 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16358.400 10087.680 16631.039 10360.320} 2873 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2873 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16631.039 10087.680 16903.680 10360.320} 2874 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2874 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16903.680 10087.680 17176.320 10360.320} 2875 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2875 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17176.320 10087.680 17448.961 10360.320} 2876 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2876 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17448.961 10087.680 17721.600 10360.320} 2877 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2877 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17721.600 10087.680 17994.240 10360.320} 2878 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2878 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17994.240 10087.680 18266.881 10360.320} 2879 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2879 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18266.881 10087.680 18539.520 10360.320} 2880 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2880 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18539.520 10087.680 18812.160 10360.320} 2881 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2881 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18812.160 10087.680 19084.801 10360.320} 2882 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2882 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19084.801 10087.680 19357.439 10360.320} 2883 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2883 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19357.439 10087.680 19630.080 10360.320} 2884 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2884 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19630.080 10087.680 19902.721 10360.320} 2885 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2885 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19902.721 10087.680 20175.359 10360.320} 2886 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2886 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20175.359 10087.680 20448.000 10360.320} 2887 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2887 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20448.000 10087.680 20511.461 10360.320} 2888 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2888 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {0.000 10360.320 272.640 10632.960} 2889 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2889 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {272.640 10360.320 545.280 10632.960} 2890 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2890 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {545.280 10360.320 817.920 10632.960} 2891 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2891 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {817.920 10360.320 1090.560 10632.960} 2892 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2892 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1090.560 10360.320 1363.200 10632.960} 2893 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2893 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1363.200 10360.320 1635.840 10632.960} 2894 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2894 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1635.840 10360.320 1908.480 10632.960} 2895 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2895 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {1908.480 10360.320 2181.120 10632.960} 2896 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2896 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2181.120 10360.320 2453.760 10632.960} 2897 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2897 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2453.760 10360.320 2726.400 10632.960} 2898 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2898 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2726.400 10360.320 2999.040 10632.960} 2899 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2899 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {2999.040 10360.320 3271.680 10632.960} 2900 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2900 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3271.680 10360.320 3544.320 10632.960} 2901 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2901 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3544.320 10360.320 3816.960 10632.960} 2902 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2902 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {3816.960 10360.320 4089.600 10632.960} 2903 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2903 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4089.600 10360.320 4362.240 10632.960} 2904 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2904 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4362.240 10360.320 4634.880 10632.960} 2905 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2905 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4634.880 10360.320 4907.520 10632.960} 2906 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2906 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {4907.520 10360.320 5180.160 10632.960} 2907 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2907 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5180.160 10360.320 5452.800 10632.960} 2908 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2908 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5452.800 10360.320 5725.440 10632.960} 2909 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2909 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5725.440 10360.320 5998.080 10632.960} 2910 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2910 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {5998.080 10360.320 6270.720 10632.960} 2911 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2911 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6270.720 10360.320 6543.360 10632.960} 2912 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2912 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6543.360 10360.320 6816.000 10632.960} 2913 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2913 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {6816.000 10360.320 7088.640 10632.960} 2914 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2914 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7088.640 10360.320 7361.280 10632.960} 2915 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2915 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7361.280 10360.320 7633.920 10632.960} 2916 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2916 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7633.920 10360.320 7906.560 10632.960} 2917 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2917 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {7906.560 10360.320 8179.200 10632.960} 2918 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2918 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8179.200 10360.320 8451.840 10632.960} 2919 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2919 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8451.840 10360.320 8724.480 10632.960} 2920 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2920 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8724.480 10360.320 8997.120 10632.960} 2921 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2921 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {8997.120 10360.320 9269.760 10632.960} 2922 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2922 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9269.760 10360.320 9542.400 10632.960} 2923 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2923 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9542.400 10360.320 9815.040 10632.960} 2924 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2924 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {9815.040 10360.320 10087.680 10632.960} 2925 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2925 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10087.680 10360.320 10360.320 10632.960} 2926 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2926 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10360.320 10360.320 10632.960 10632.960} 2927 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2927 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10632.960 10360.320 10905.600 10632.960} 2928 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2928 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {10905.600 10360.320 11178.240 10632.960} 2929 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2929 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11178.240 10360.320 11450.880 10632.960} 2930 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2930 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11450.880 10360.320 11723.520 10632.960} 2931 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2931 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11723.520 10360.320 11996.160 10632.960} 2932 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2932 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {11996.160 10360.320 12268.800 10632.960} 2933 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2933 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12268.800 10360.320 12541.440 10632.960} 2934 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2934 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12541.440 10360.320 12814.080 10632.960} 2935 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2935 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {12814.080 10360.320 13086.720 10632.960} 2936 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2936 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13086.720 10360.320 13359.360 10632.960} 2937 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2937 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13359.360 10360.320 13632.000 10632.960} 2938 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2938 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13632.000 10360.320 13904.640 10632.960} 2939 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2939 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {13904.640 10360.320 14177.280 10632.960} 2940 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2940 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14177.280 10360.320 14449.920 10632.960} 2941 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2941 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14449.920 10360.320 14722.560 10632.960} 2942 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2942 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14722.560 10360.320 14995.200 10632.960} 2943 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2943 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {14995.200 10360.320 15267.840 10632.960} 2944 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2944 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15267.840 10360.320 15540.480 10632.960} 2945 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2945 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15540.480 10360.320 15813.120 10632.960} 2946 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2946 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {15813.120 10360.320 16085.760 10632.960} 2947 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2947 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16085.760 10360.320 16358.400 10632.960} 2948 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2948 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16358.400 10360.320 16631.039 10632.960} 2949 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2949 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16631.039 10360.320 16903.680 10632.960} 2950 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2950 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {16903.680 10360.320 17176.320 10632.960} 2951 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2951 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17176.320 10360.320 17448.961 10632.960} 2952 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2952 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17448.961 10360.320 17721.600 10632.960} 2953 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2953 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17721.600 10360.320 17994.240 10632.960} 2954 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2954 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {17994.240 10360.320 18266.881 10632.960} 2955 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2955 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18266.881 10360.320 18539.520 10632.960} 2956 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2956 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18539.520 10360.320 18812.160 10632.960} 2957 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2957 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {18812.160 10360.320 19084.801 10632.960} 2958 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2958 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19084.801 10360.320 19357.439 10632.960} 2959 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2959 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19357.439 10360.320 19630.080 10632.960} 2960 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2960 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19630.080 10360.320 19902.721 10632.960} 2961 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2961 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {19902.721 10360.320 20175.359 10632.960} 2962 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2962 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20175.359 10360.320 20448.000 10632.960} 2963 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2963 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {20448.000 10360.320 20511.461 10632.960} 2964 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2964 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {0.000 10632.960 272.640 10905.600} 2965 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2965 complete 0 Viols.
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area: {272.640 10632.960 545.280 10905.600} 2966 of 5776
[12/04 17:27:08    442s]   VERIFY DRC ...... Sub-Area : 2966 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {545.280 10632.960 817.920 10905.600} 2967 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2967 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {817.920 10632.960 1090.560 10905.600} 2968 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2968 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1090.560 10632.960 1363.200 10905.600} 2969 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2969 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1363.200 10632.960 1635.840 10905.600} 2970 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2970 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1635.840 10632.960 1908.480 10905.600} 2971 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2971 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1908.480 10632.960 2181.120 10905.600} 2972 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2972 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2181.120 10632.960 2453.760 10905.600} 2973 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2973 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2453.760 10632.960 2726.400 10905.600} 2974 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2974 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2726.400 10632.960 2999.040 10905.600} 2975 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2975 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2999.040 10632.960 3271.680 10905.600} 2976 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2976 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3271.680 10632.960 3544.320 10905.600} 2977 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2977 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3544.320 10632.960 3816.960 10905.600} 2978 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2978 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3816.960 10632.960 4089.600 10905.600} 2979 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2979 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4089.600 10632.960 4362.240 10905.600} 2980 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2980 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4362.240 10632.960 4634.880 10905.600} 2981 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2981 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4634.880 10632.960 4907.520 10905.600} 2982 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2982 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4907.520 10632.960 5180.160 10905.600} 2983 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2983 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5180.160 10632.960 5452.800 10905.600} 2984 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2984 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5452.800 10632.960 5725.440 10905.600} 2985 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2985 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5725.440 10632.960 5998.080 10905.600} 2986 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2986 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5998.080 10632.960 6270.720 10905.600} 2987 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2987 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6270.720 10632.960 6543.360 10905.600} 2988 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2988 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6543.360 10632.960 6816.000 10905.600} 2989 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2989 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6816.000 10632.960 7088.640 10905.600} 2990 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2990 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7088.640 10632.960 7361.280 10905.600} 2991 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2991 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7361.280 10632.960 7633.920 10905.600} 2992 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2992 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7633.920 10632.960 7906.560 10905.600} 2993 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2993 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7906.560 10632.960 8179.200 10905.600} 2994 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2994 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8179.200 10632.960 8451.840 10905.600} 2995 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2995 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8451.840 10632.960 8724.480 10905.600} 2996 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2996 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8724.480 10632.960 8997.120 10905.600} 2997 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2997 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8997.120 10632.960 9269.760 10905.600} 2998 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2998 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {9269.760 10632.960 9542.400 10905.600} 2999 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 2999 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {9542.400 10632.960 9815.040 10905.600} 3000 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3000 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {9815.040 10632.960 10087.680 10905.600} 3001 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3001 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10087.680 10632.960 10360.320 10905.600} 3002 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3002 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10360.320 10632.960 10632.960 10905.600} 3003 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3003 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10632.960 10632.960 10905.600 10905.600} 3004 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3004 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10905.600 10632.960 11178.240 10905.600} 3005 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3005 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11178.240 10632.960 11450.880 10905.600} 3006 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3006 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11450.880 10632.960 11723.520 10905.600} 3007 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3007 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11723.520 10632.960 11996.160 10905.600} 3008 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3008 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11996.160 10632.960 12268.800 10905.600} 3009 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3009 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {12268.800 10632.960 12541.440 10905.600} 3010 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3010 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {12541.440 10632.960 12814.080 10905.600} 3011 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3011 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {12814.080 10632.960 13086.720 10905.600} 3012 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3012 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13086.720 10632.960 13359.360 10905.600} 3013 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3013 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13359.360 10632.960 13632.000 10905.600} 3014 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3014 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13632.000 10632.960 13904.640 10905.600} 3015 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3015 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13904.640 10632.960 14177.280 10905.600} 3016 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3016 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14177.280 10632.960 14449.920 10905.600} 3017 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3017 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14449.920 10632.960 14722.560 10905.600} 3018 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3018 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14722.560 10632.960 14995.200 10905.600} 3019 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3019 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14995.200 10632.960 15267.840 10905.600} 3020 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3020 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {15267.840 10632.960 15540.480 10905.600} 3021 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3021 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {15540.480 10632.960 15813.120 10905.600} 3022 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3022 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {15813.120 10632.960 16085.760 10905.600} 3023 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3023 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16085.760 10632.960 16358.400 10905.600} 3024 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3024 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16358.400 10632.960 16631.039 10905.600} 3025 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3025 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16631.039 10632.960 16903.680 10905.600} 3026 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3026 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16903.680 10632.960 17176.320 10905.600} 3027 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3027 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17176.320 10632.960 17448.961 10905.600} 3028 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3028 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17448.961 10632.960 17721.600 10905.600} 3029 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3029 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17721.600 10632.960 17994.240 10905.600} 3030 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3030 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17994.240 10632.960 18266.881 10905.600} 3031 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3031 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {18266.881 10632.960 18539.520 10905.600} 3032 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3032 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {18539.520 10632.960 18812.160 10905.600} 3033 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3033 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {18812.160 10632.960 19084.801 10905.600} 3034 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3034 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19084.801 10632.960 19357.439 10905.600} 3035 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3035 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19357.439 10632.960 19630.080 10905.600} 3036 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3036 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19630.080 10632.960 19902.721 10905.600} 3037 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3037 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19902.721 10632.960 20175.359 10905.600} 3038 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3038 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {20175.359 10632.960 20448.000 10905.600} 3039 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3039 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {20448.000 10632.960 20511.461 10905.600} 3040 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3040 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {0.000 10905.600 272.640 11178.240} 3041 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3041 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {272.640 10905.600 545.280 11178.240} 3042 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3042 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {545.280 10905.600 817.920 11178.240} 3043 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3043 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {817.920 10905.600 1090.560 11178.240} 3044 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3044 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1090.560 10905.600 1363.200 11178.240} 3045 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3045 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1363.200 10905.600 1635.840 11178.240} 3046 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3046 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1635.840 10905.600 1908.480 11178.240} 3047 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3047 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1908.480 10905.600 2181.120 11178.240} 3048 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3048 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2181.120 10905.600 2453.760 11178.240} 3049 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3049 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2453.760 10905.600 2726.400 11178.240} 3050 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3050 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2726.400 10905.600 2999.040 11178.240} 3051 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3051 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2999.040 10905.600 3271.680 11178.240} 3052 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3052 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3271.680 10905.600 3544.320 11178.240} 3053 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3053 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3544.320 10905.600 3816.960 11178.240} 3054 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3054 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3816.960 10905.600 4089.600 11178.240} 3055 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3055 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4089.600 10905.600 4362.240 11178.240} 3056 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3056 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4362.240 10905.600 4634.880 11178.240} 3057 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3057 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4634.880 10905.600 4907.520 11178.240} 3058 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3058 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4907.520 10905.600 5180.160 11178.240} 3059 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3059 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5180.160 10905.600 5452.800 11178.240} 3060 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3060 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5452.800 10905.600 5725.440 11178.240} 3061 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3061 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5725.440 10905.600 5998.080 11178.240} 3062 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3062 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5998.080 10905.600 6270.720 11178.240} 3063 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3063 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6270.720 10905.600 6543.360 11178.240} 3064 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3064 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6543.360 10905.600 6816.000 11178.240} 3065 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3065 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6816.000 10905.600 7088.640 11178.240} 3066 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3066 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7088.640 10905.600 7361.280 11178.240} 3067 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3067 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7361.280 10905.600 7633.920 11178.240} 3068 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3068 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7633.920 10905.600 7906.560 11178.240} 3069 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3069 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7906.560 10905.600 8179.200 11178.240} 3070 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3070 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8179.200 10905.600 8451.840 11178.240} 3071 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3071 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8451.840 10905.600 8724.480 11178.240} 3072 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3072 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8724.480 10905.600 8997.120 11178.240} 3073 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3073 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8997.120 10905.600 9269.760 11178.240} 3074 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3074 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {9269.760 10905.600 9542.400 11178.240} 3075 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3075 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {9542.400 10905.600 9815.040 11178.240} 3076 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3076 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {9815.040 10905.600 10087.680 11178.240} 3077 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3077 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10087.680 10905.600 10360.320 11178.240} 3078 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3078 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10360.320 10905.600 10632.960 11178.240} 3079 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3079 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10632.960 10905.600 10905.600 11178.240} 3080 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3080 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {10905.600 10905.600 11178.240 11178.240} 3081 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3081 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11178.240 10905.600 11450.880 11178.240} 3082 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3082 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11450.880 10905.600 11723.520 11178.240} 3083 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3083 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11723.520 10905.600 11996.160 11178.240} 3084 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3084 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {11996.160 10905.600 12268.800 11178.240} 3085 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3085 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {12268.800 10905.600 12541.440 11178.240} 3086 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3086 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {12541.440 10905.600 12814.080 11178.240} 3087 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3087 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {12814.080 10905.600 13086.720 11178.240} 3088 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3088 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13086.720 10905.600 13359.360 11178.240} 3089 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3089 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13359.360 10905.600 13632.000 11178.240} 3090 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3090 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13632.000 10905.600 13904.640 11178.240} 3091 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3091 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {13904.640 10905.600 14177.280 11178.240} 3092 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3092 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14177.280 10905.600 14449.920 11178.240} 3093 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3093 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14449.920 10905.600 14722.560 11178.240} 3094 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3094 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14722.560 10905.600 14995.200 11178.240} 3095 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3095 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {14995.200 10905.600 15267.840 11178.240} 3096 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3096 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {15267.840 10905.600 15540.480 11178.240} 3097 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3097 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {15540.480 10905.600 15813.120 11178.240} 3098 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3098 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {15813.120 10905.600 16085.760 11178.240} 3099 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3099 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16085.760 10905.600 16358.400 11178.240} 3100 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3100 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16358.400 10905.600 16631.039 11178.240} 3101 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3101 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16631.039 10905.600 16903.680 11178.240} 3102 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3102 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {16903.680 10905.600 17176.320 11178.240} 3103 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3103 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17176.320 10905.600 17448.961 11178.240} 3104 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3104 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17448.961 10905.600 17721.600 11178.240} 3105 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3105 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17721.600 10905.600 17994.240 11178.240} 3106 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3106 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {17994.240 10905.600 18266.881 11178.240} 3107 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3107 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {18266.881 10905.600 18539.520 11178.240} 3108 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3108 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {18539.520 10905.600 18812.160 11178.240} 3109 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3109 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {18812.160 10905.600 19084.801 11178.240} 3110 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3110 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19084.801 10905.600 19357.439 11178.240} 3111 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3111 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19357.439 10905.600 19630.080 11178.240} 3112 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3112 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19630.080 10905.600 19902.721 11178.240} 3113 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3113 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {19902.721 10905.600 20175.359 11178.240} 3114 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3114 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {20175.359 10905.600 20448.000 11178.240} 3115 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3115 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {20448.000 10905.600 20511.461 11178.240} 3116 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3116 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {0.000 11178.240 272.640 11450.880} 3117 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3117 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {272.640 11178.240 545.280 11450.880} 3118 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3118 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {545.280 11178.240 817.920 11450.880} 3119 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3119 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {817.920 11178.240 1090.560 11450.880} 3120 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3120 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1090.560 11178.240 1363.200 11450.880} 3121 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3121 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1363.200 11178.240 1635.840 11450.880} 3122 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3122 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1635.840 11178.240 1908.480 11450.880} 3123 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3123 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {1908.480 11178.240 2181.120 11450.880} 3124 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3124 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2181.120 11178.240 2453.760 11450.880} 3125 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3125 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2453.760 11178.240 2726.400 11450.880} 3126 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3126 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2726.400 11178.240 2999.040 11450.880} 3127 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3127 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {2999.040 11178.240 3271.680 11450.880} 3128 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3128 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3271.680 11178.240 3544.320 11450.880} 3129 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3129 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3544.320 11178.240 3816.960 11450.880} 3130 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3130 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {3816.960 11178.240 4089.600 11450.880} 3131 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3131 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4089.600 11178.240 4362.240 11450.880} 3132 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3132 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4362.240 11178.240 4634.880 11450.880} 3133 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3133 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4634.880 11178.240 4907.520 11450.880} 3134 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3134 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {4907.520 11178.240 5180.160 11450.880} 3135 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3135 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5180.160 11178.240 5452.800 11450.880} 3136 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3136 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5452.800 11178.240 5725.440 11450.880} 3137 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3137 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5725.440 11178.240 5998.080 11450.880} 3138 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3138 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {5998.080 11178.240 6270.720 11450.880} 3139 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3139 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6270.720 11178.240 6543.360 11450.880} 3140 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3140 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6543.360 11178.240 6816.000 11450.880} 3141 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3141 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {6816.000 11178.240 7088.640 11450.880} 3142 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3142 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7088.640 11178.240 7361.280 11450.880} 3143 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3143 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7361.280 11178.240 7633.920 11450.880} 3144 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3144 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7633.920 11178.240 7906.560 11450.880} 3145 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3145 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {7906.560 11178.240 8179.200 11450.880} 3146 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3146 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8179.200 11178.240 8451.840 11450.880} 3147 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3147 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8451.840 11178.240 8724.480 11450.880} 3148 of 5776
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area : 3148 complete 0 Viols.
[12/04 17:27:09    442s]   VERIFY DRC ...... Sub-Area: {8724.480 11178.240 8997.120 11450.880} 3149 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3149 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {8997.120 11178.240 9269.760 11450.880} 3150 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3150 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {9269.760 11178.240 9542.400 11450.880} 3151 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3151 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {9542.400 11178.240 9815.040 11450.880} 3152 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3152 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {9815.040 11178.240 10087.680 11450.880} 3153 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3153 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {10087.680 11178.240 10360.320 11450.880} 3154 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3154 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {10360.320 11178.240 10632.960 11450.880} 3155 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3155 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {10632.960 11178.240 10905.600 11450.880} 3156 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3156 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {10905.600 11178.240 11178.240 11450.880} 3157 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3157 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {11178.240 11178.240 11450.880 11450.880} 3158 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3158 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {11450.880 11178.240 11723.520 11450.880} 3159 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3159 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {11723.520 11178.240 11996.160 11450.880} 3160 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3160 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {11996.160 11178.240 12268.800 11450.880} 3161 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3161 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {12268.800 11178.240 12541.440 11450.880} 3162 of 5776
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area : 3162 complete 0 Viols.
[12/04 17:27:09    443s]   VERIFY DRC ...... Sub-Area: {12541.440 11178.240 12814.080 11450.880} 3163 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3163 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {12814.080 11178.240 13086.720 11450.880} 3164 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3164 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {13086.720 11178.240 13359.360 11450.880} 3165 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3165 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {13359.360 11178.240 13632.000 11450.880} 3166 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3166 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {13632.000 11178.240 13904.640 11450.880} 3167 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3167 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {13904.640 11178.240 14177.280 11450.880} 3168 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3168 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {14177.280 11178.240 14449.920 11450.880} 3169 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3169 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {14449.920 11178.240 14722.560 11450.880} 3170 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3170 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {14722.560 11178.240 14995.200 11450.880} 3171 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3171 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {14995.200 11178.240 15267.840 11450.880} 3172 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3172 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {15267.840 11178.240 15540.480 11450.880} 3173 of 5776
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area : 3173 complete 0 Viols.
[12/04 17:27:10    443s]   VERIFY DRC ...... Sub-Area: {15540.480 11178.240 15813.120 11450.880} 3174 of 5776
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area : 3174 complete 0 Viols.
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area: {15813.120 11178.240 16085.760 11450.880} 3175 of 5776
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area : 3175 complete 0 Viols.
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area: {16085.760 11178.240 16358.400 11450.880} 3176 of 5776
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area : 3176 complete 0 Viols.
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area: {16358.400 11178.240 16631.039 11450.880} 3177 of 5776
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area : 3177 complete 0 Viols.
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area: {16631.039 11178.240 16903.680 11450.880} 3178 of 5776
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area : 3178 complete 0 Viols.
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area: {16903.680 11178.240 17176.320 11450.880} 3179 of 5776
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area : 3179 complete 0 Viols.
[12/04 17:27:10    444s]   VERIFY DRC ...... Sub-Area: {17176.320 11178.240 17448.961 11450.880} 3180 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3180 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {17448.961 11178.240 17721.600 11450.880} 3181 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3181 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {17721.600 11178.240 17994.240 11450.880} 3182 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3182 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {17994.240 11178.240 18266.881 11450.880} 3183 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3183 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {18266.881 11178.240 18539.520 11450.880} 3184 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3184 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {18539.520 11178.240 18812.160 11450.880} 3185 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3185 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {18812.160 11178.240 19084.801 11450.880} 3186 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3186 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {19084.801 11178.240 19357.439 11450.880} 3187 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3187 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {19357.439 11178.240 19630.080 11450.880} 3188 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3188 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {19630.080 11178.240 19902.721 11450.880} 3189 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3189 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {19902.721 11178.240 20175.359 11450.880} 3190 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3190 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {20175.359 11178.240 20448.000 11450.880} 3191 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3191 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {20448.000 11178.240 20511.461 11450.880} 3192 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3192 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {0.000 11450.880 272.640 11723.520} 3193 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3193 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {272.640 11450.880 545.280 11723.520} 3194 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3194 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {545.280 11450.880 817.920 11723.520} 3195 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3195 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {817.920 11450.880 1090.560 11723.520} 3196 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3196 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {1090.560 11450.880 1363.200 11723.520} 3197 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3197 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {1363.200 11450.880 1635.840 11723.520} 3198 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3198 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {1635.840 11450.880 1908.480 11723.520} 3199 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3199 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {1908.480 11450.880 2181.120 11723.520} 3200 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3200 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {2181.120 11450.880 2453.760 11723.520} 3201 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3201 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {2453.760 11450.880 2726.400 11723.520} 3202 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3202 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {2726.400 11450.880 2999.040 11723.520} 3203 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3203 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {2999.040 11450.880 3271.680 11723.520} 3204 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3204 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {3271.680 11450.880 3544.320 11723.520} 3205 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3205 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {3544.320 11450.880 3816.960 11723.520} 3206 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3206 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {3816.960 11450.880 4089.600 11723.520} 3207 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3207 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {4089.600 11450.880 4362.240 11723.520} 3208 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3208 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {4362.240 11450.880 4634.880 11723.520} 3209 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3209 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {4634.880 11450.880 4907.520 11723.520} 3210 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3210 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {4907.520 11450.880 5180.160 11723.520} 3211 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3211 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {5180.160 11450.880 5452.800 11723.520} 3212 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3212 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {5452.800 11450.880 5725.440 11723.520} 3213 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3213 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {5725.440 11450.880 5998.080 11723.520} 3214 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3214 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {5998.080 11450.880 6270.720 11723.520} 3215 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3215 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {6270.720 11450.880 6543.360 11723.520} 3216 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3216 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {6543.360 11450.880 6816.000 11723.520} 3217 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3217 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {6816.000 11450.880 7088.640 11723.520} 3218 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3218 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {7088.640 11450.880 7361.280 11723.520} 3219 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3219 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {7361.280 11450.880 7633.920 11723.520} 3220 of 5776
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area : 3220 complete 0 Viols.
[12/04 17:27:11    444s]   VERIFY DRC ...... Sub-Area: {7633.920 11450.880 7906.560 11723.520} 3221 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3221 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {7906.560 11450.880 8179.200 11723.520} 3222 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3222 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {8179.200 11450.880 8451.840 11723.520} 3223 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3223 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {8451.840 11450.880 8724.480 11723.520} 3224 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3224 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {8724.480 11450.880 8997.120 11723.520} 3225 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3225 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {8997.120 11450.880 9269.760 11723.520} 3226 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3226 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {9269.760 11450.880 9542.400 11723.520} 3227 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3227 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {9542.400 11450.880 9815.040 11723.520} 3228 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3228 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {9815.040 11450.880 10087.680 11723.520} 3229 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3229 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {10087.680 11450.880 10360.320 11723.520} 3230 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3230 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {10360.320 11450.880 10632.960 11723.520} 3231 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3231 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {10632.960 11450.880 10905.600 11723.520} 3232 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3232 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {10905.600 11450.880 11178.240 11723.520} 3233 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3233 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {11178.240 11450.880 11450.880 11723.520} 3234 of 5776
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area : 3234 complete 0 Viols.
[12/04 17:27:11    445s]   VERIFY DRC ...... Sub-Area: {11450.880 11450.880 11723.520 11723.520} 3235 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3235 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {11723.520 11450.880 11996.160 11723.520} 3236 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3236 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {11996.160 11450.880 12268.800 11723.520} 3237 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3237 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {12268.800 11450.880 12541.440 11723.520} 3238 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3238 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {12541.440 11450.880 12814.080 11723.520} 3239 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3239 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {12814.080 11450.880 13086.720 11723.520} 3240 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3240 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {13086.720 11450.880 13359.360 11723.520} 3241 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3241 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {13359.360 11450.880 13632.000 11723.520} 3242 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3242 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {13632.000 11450.880 13904.640 11723.520} 3243 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3243 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {13904.640 11450.880 14177.280 11723.520} 3244 of 5776
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area : 3244 complete 0 Viols.
[12/04 17:27:12    445s]   VERIFY DRC ...... Sub-Area: {14177.280 11450.880 14449.920 11723.520} 3245 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3245 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {14449.920 11450.880 14722.560 11723.520} 3246 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3246 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {14722.560 11450.880 14995.200 11723.520} 3247 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3247 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {14995.200 11450.880 15267.840 11723.520} 3248 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3248 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {15267.840 11450.880 15540.480 11723.520} 3249 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3249 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {15540.480 11450.880 15813.120 11723.520} 3250 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3250 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {15813.120 11450.880 16085.760 11723.520} 3251 of 5776
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area : 3251 complete 0 Viols.
[12/04 17:27:12    446s]   VERIFY DRC ...... Sub-Area: {16085.760 11450.880 16358.400 11723.520} 3252 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3252 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {16358.400 11450.880 16631.039 11723.520} 3253 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3253 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {16631.039 11450.880 16903.680 11723.520} 3254 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3254 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {16903.680 11450.880 17176.320 11723.520} 3255 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3255 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {17176.320 11450.880 17448.961 11723.520} 3256 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3256 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {17448.961 11450.880 17721.600 11723.520} 3257 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3257 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {17721.600 11450.880 17994.240 11723.520} 3258 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3258 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {17994.240 11450.880 18266.881 11723.520} 3259 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3259 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {18266.881 11450.880 18539.520 11723.520} 3260 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3260 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {18539.520 11450.880 18812.160 11723.520} 3261 of 5776
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area : 3261 complete 0 Viols.
[12/04 17:27:13    446s]   VERIFY DRC ...... Sub-Area: {18812.160 11450.880 19084.801 11723.520} 3262 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3262 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {19084.801 11450.880 19357.439 11723.520} 3263 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3263 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {19357.439 11450.880 19630.080 11723.520} 3264 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3264 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {19630.080 11450.880 19902.721 11723.520} 3265 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3265 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {19902.721 11450.880 20175.359 11723.520} 3266 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3266 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {20175.359 11450.880 20448.000 11723.520} 3267 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3267 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {20448.000 11450.880 20511.461 11723.520} 3268 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3268 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {0.000 11723.520 272.640 11996.160} 3269 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3269 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {272.640 11723.520 545.280 11996.160} 3270 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3270 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {545.280 11723.520 817.920 11996.160} 3271 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3271 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {817.920 11723.520 1090.560 11996.160} 3272 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3272 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {1090.560 11723.520 1363.200 11996.160} 3273 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3273 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {1363.200 11723.520 1635.840 11996.160} 3274 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3274 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {1635.840 11723.520 1908.480 11996.160} 3275 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3275 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {1908.480 11723.520 2181.120 11996.160} 3276 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3276 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {2181.120 11723.520 2453.760 11996.160} 3277 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3277 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {2453.760 11723.520 2726.400 11996.160} 3278 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3278 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {2726.400 11723.520 2999.040 11996.160} 3279 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3279 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {2999.040 11723.520 3271.680 11996.160} 3280 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3280 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {3271.680 11723.520 3544.320 11996.160} 3281 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3281 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {3544.320 11723.520 3816.960 11996.160} 3282 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3282 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {3816.960 11723.520 4089.600 11996.160} 3283 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3283 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {4089.600 11723.520 4362.240 11996.160} 3284 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3284 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {4362.240 11723.520 4634.880 11996.160} 3285 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3285 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {4634.880 11723.520 4907.520 11996.160} 3286 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3286 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {4907.520 11723.520 5180.160 11996.160} 3287 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3287 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {5180.160 11723.520 5452.800 11996.160} 3288 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3288 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {5452.800 11723.520 5725.440 11996.160} 3289 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3289 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {5725.440 11723.520 5998.080 11996.160} 3290 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3290 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {5998.080 11723.520 6270.720 11996.160} 3291 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3291 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {6270.720 11723.520 6543.360 11996.160} 3292 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3292 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {6543.360 11723.520 6816.000 11996.160} 3293 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3293 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {6816.000 11723.520 7088.640 11996.160} 3294 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3294 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {7088.640 11723.520 7361.280 11996.160} 3295 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3295 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {7361.280 11723.520 7633.920 11996.160} 3296 of 5776
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area : 3296 complete 0 Viols.
[12/04 17:27:13    447s]   VERIFY DRC ...... Sub-Area: {7633.920 11723.520 7906.560 11996.160} 3297 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3297 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {7906.560 11723.520 8179.200 11996.160} 3298 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3298 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {8179.200 11723.520 8451.840 11996.160} 3299 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3299 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {8451.840 11723.520 8724.480 11996.160} 3300 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3300 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {8724.480 11723.520 8997.120 11996.160} 3301 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3301 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {8997.120 11723.520 9269.760 11996.160} 3302 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3302 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {9269.760 11723.520 9542.400 11996.160} 3303 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3303 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {9542.400 11723.520 9815.040 11996.160} 3304 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3304 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {9815.040 11723.520 10087.680 11996.160} 3305 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3305 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {10087.680 11723.520 10360.320 11996.160} 3306 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3306 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {10360.320 11723.520 10632.960 11996.160} 3307 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3307 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {10632.960 11723.520 10905.600 11996.160} 3308 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3308 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {10905.600 11723.520 11178.240 11996.160} 3309 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3309 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {11178.240 11723.520 11450.880 11996.160} 3310 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3310 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {11450.880 11723.520 11723.520 11996.160} 3311 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3311 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {11723.520 11723.520 11996.160 11996.160} 3312 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3312 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {11996.160 11723.520 12268.800 11996.160} 3313 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3313 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {12268.800 11723.520 12541.440 11996.160} 3314 of 5776
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area : 3314 complete 0 Viols.
[12/04 17:27:14    447s]   VERIFY DRC ...... Sub-Area: {12541.440 11723.520 12814.080 11996.160} 3315 of 5776
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area : 3315 complete 0 Viols.
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area: {12814.080 11723.520 13086.720 11996.160} 3316 of 5776
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area : 3316 complete 0 Viols.
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area: {13086.720 11723.520 13359.360 11996.160} 3317 of 5776
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area : 3317 complete 0 Viols.
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area: {13359.360 11723.520 13632.000 11996.160} 3318 of 5776
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area : 3318 complete 0 Viols.
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area: {13632.000 11723.520 13904.640 11996.160} 3319 of 5776
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area : 3319 complete 0 Viols.
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area: {13904.640 11723.520 14177.280 11996.160} 3320 of 5776
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area : 3320 complete 0 Viols.
[12/04 17:27:14    448s]   VERIFY DRC ...... Sub-Area: {14177.280 11723.520 14449.920 11996.160} 3321 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3321 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {14449.920 11723.520 14722.560 11996.160} 3322 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3322 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {14722.560 11723.520 14995.200 11996.160} 3323 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3323 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {14995.200 11723.520 15267.840 11996.160} 3324 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3324 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {15267.840 11723.520 15540.480 11996.160} 3325 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3325 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {15540.480 11723.520 15813.120 11996.160} 3326 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3326 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {15813.120 11723.520 16085.760 11996.160} 3327 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3327 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {16085.760 11723.520 16358.400 11996.160} 3328 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3328 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {16358.400 11723.520 16631.039 11996.160} 3329 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3329 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {16631.039 11723.520 16903.680 11996.160} 3330 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3330 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {16903.680 11723.520 17176.320 11996.160} 3331 of 5776
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area : 3331 complete 0 Viols.
[12/04 17:27:15    448s]   VERIFY DRC ...... Sub-Area: {17176.320 11723.520 17448.961 11996.160} 3332 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3332 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {17448.961 11723.520 17721.600 11996.160} 3333 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3333 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {17721.600 11723.520 17994.240 11996.160} 3334 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3334 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {17994.240 11723.520 18266.881 11996.160} 3335 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3335 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {18266.881 11723.520 18539.520 11996.160} 3336 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3336 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {18539.520 11723.520 18812.160 11996.160} 3337 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3337 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {18812.160 11723.520 19084.801 11996.160} 3338 of 5776
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area : 3338 complete 0 Viols.
[12/04 17:27:15    449s]   VERIFY DRC ...... Sub-Area: {19084.801 11723.520 19357.439 11996.160} 3339 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3339 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {19357.439 11723.520 19630.080 11996.160} 3340 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3340 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {19630.080 11723.520 19902.721 11996.160} 3341 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3341 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {19902.721 11723.520 20175.359 11996.160} 3342 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3342 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {20175.359 11723.520 20448.000 11996.160} 3343 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3343 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {20448.000 11723.520 20511.461 11996.160} 3344 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3344 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {0.000 11996.160 272.640 12268.800} 3345 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3345 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {272.640 11996.160 545.280 12268.800} 3346 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3346 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {545.280 11996.160 817.920 12268.800} 3347 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3347 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {817.920 11996.160 1090.560 12268.800} 3348 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3348 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {1090.560 11996.160 1363.200 12268.800} 3349 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3349 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {1363.200 11996.160 1635.840 12268.800} 3350 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3350 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {1635.840 11996.160 1908.480 12268.800} 3351 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3351 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {1908.480 11996.160 2181.120 12268.800} 3352 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3352 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {2181.120 11996.160 2453.760 12268.800} 3353 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3353 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {2453.760 11996.160 2726.400 12268.800} 3354 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3354 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {2726.400 11996.160 2999.040 12268.800} 3355 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3355 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {2999.040 11996.160 3271.680 12268.800} 3356 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3356 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {3271.680 11996.160 3544.320 12268.800} 3357 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3357 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {3544.320 11996.160 3816.960 12268.800} 3358 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3358 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {3816.960 11996.160 4089.600 12268.800} 3359 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3359 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {4089.600 11996.160 4362.240 12268.800} 3360 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3360 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {4362.240 11996.160 4634.880 12268.800} 3361 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3361 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {4634.880 11996.160 4907.520 12268.800} 3362 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3362 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {4907.520 11996.160 5180.160 12268.800} 3363 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3363 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {5180.160 11996.160 5452.800 12268.800} 3364 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3364 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {5452.800 11996.160 5725.440 12268.800} 3365 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3365 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {5725.440 11996.160 5998.080 12268.800} 3366 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3366 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {5998.080 11996.160 6270.720 12268.800} 3367 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3367 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {6270.720 11996.160 6543.360 12268.800} 3368 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3368 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {6543.360 11996.160 6816.000 12268.800} 3369 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3369 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {6816.000 11996.160 7088.640 12268.800} 3370 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3370 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {7088.640 11996.160 7361.280 12268.800} 3371 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3371 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {7361.280 11996.160 7633.920 12268.800} 3372 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3372 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {7633.920 11996.160 7906.560 12268.800} 3373 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3373 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {7906.560 11996.160 8179.200 12268.800} 3374 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3374 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {8179.200 11996.160 8451.840 12268.800} 3375 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3375 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {8451.840 11996.160 8724.480 12268.800} 3376 of 5776
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area : 3376 complete 0 Viols.
[12/04 17:27:16    449s]   VERIFY DRC ...... Sub-Area: {8724.480 11996.160 8997.120 12268.800} 3377 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3377 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {8997.120 11996.160 9269.760 12268.800} 3378 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3378 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {9269.760 11996.160 9542.400 12268.800} 3379 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3379 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {9542.400 11996.160 9815.040 12268.800} 3380 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3380 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {9815.040 11996.160 10087.680 12268.800} 3381 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3381 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {10087.680 11996.160 10360.320 12268.800} 3382 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3382 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {10360.320 11996.160 10632.960 12268.800} 3383 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3383 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {10632.960 11996.160 10905.600 12268.800} 3384 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3384 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {10905.600 11996.160 11178.240 12268.800} 3385 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3385 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {11178.240 11996.160 11450.880 12268.800} 3386 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3386 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {11450.880 11996.160 11723.520 12268.800} 3387 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3387 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {11723.520 11996.160 11996.160 12268.800} 3388 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3388 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {11996.160 11996.160 12268.800 12268.800} 3389 of 5776
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area : 3389 complete 0 Viols.
[12/04 17:27:16    450s]   VERIFY DRC ...... Sub-Area: {12268.800 11996.160 12541.440 12268.800} 3390 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3390 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {12541.440 11996.160 12814.080 12268.800} 3391 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3391 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {12814.080 11996.160 13086.720 12268.800} 3392 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3392 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {13086.720 11996.160 13359.360 12268.800} 3393 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3393 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {13359.360 11996.160 13632.000 12268.800} 3394 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3394 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {13632.000 11996.160 13904.640 12268.800} 3395 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3395 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {13904.640 11996.160 14177.280 12268.800} 3396 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3396 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {14177.280 11996.160 14449.920 12268.800} 3397 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3397 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {14449.920 11996.160 14722.560 12268.800} 3398 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3398 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {14722.560 11996.160 14995.200 12268.800} 3399 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3399 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {14995.200 11996.160 15267.840 12268.800} 3400 of 5776
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area : 3400 complete 0 Viols.
[12/04 17:27:17    450s]   VERIFY DRC ...... Sub-Area: {15267.840 11996.160 15540.480 12268.800} 3401 of 5776
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area : 3401 complete 0 Viols.
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area: {15540.480 11996.160 15813.120 12268.800} 3402 of 5776
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area : 3402 complete 0 Viols.
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area: {15813.120 11996.160 16085.760 12268.800} 3403 of 5776
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area : 3403 complete 0 Viols.
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area: {16085.760 11996.160 16358.400 12268.800} 3404 of 5776
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area : 3404 complete 0 Viols.
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area: {16358.400 11996.160 16631.039 12268.800} 3405 of 5776
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area : 3405 complete 0 Viols.
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area: {16631.039 11996.160 16903.680 12268.800} 3406 of 5776
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area : 3406 complete 0 Viols.
[12/04 17:27:17    451s]   VERIFY DRC ...... Sub-Area: {16903.680 11996.160 17176.320 12268.800} 3407 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3407 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {17176.320 11996.160 17448.961 12268.800} 3408 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3408 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {17448.961 11996.160 17721.600 12268.800} 3409 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3409 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {17721.600 11996.160 17994.240 12268.800} 3410 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3410 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {17994.240 11996.160 18266.881 12268.800} 3411 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3411 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {18266.881 11996.160 18539.520 12268.800} 3412 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3412 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {18539.520 11996.160 18812.160 12268.800} 3413 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3413 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {18812.160 11996.160 19084.801 12268.800} 3414 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3414 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {19084.801 11996.160 19357.439 12268.800} 3415 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3415 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {19357.439 11996.160 19630.080 12268.800} 3416 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3416 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {19630.080 11996.160 19902.721 12268.800} 3417 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3417 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {19902.721 11996.160 20175.359 12268.800} 3418 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3418 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {20175.359 11996.160 20448.000 12268.800} 3419 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3419 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {20448.000 11996.160 20511.461 12268.800} 3420 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3420 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {0.000 12268.800 272.640 12541.440} 3421 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3421 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {272.640 12268.800 545.280 12541.440} 3422 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3422 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {545.280 12268.800 817.920 12541.440} 3423 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3423 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {817.920 12268.800 1090.560 12541.440} 3424 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3424 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {1090.560 12268.800 1363.200 12541.440} 3425 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3425 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {1363.200 12268.800 1635.840 12541.440} 3426 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3426 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {1635.840 12268.800 1908.480 12541.440} 3427 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3427 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {1908.480 12268.800 2181.120 12541.440} 3428 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3428 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {2181.120 12268.800 2453.760 12541.440} 3429 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3429 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {2453.760 12268.800 2726.400 12541.440} 3430 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3430 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {2726.400 12268.800 2999.040 12541.440} 3431 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3431 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {2999.040 12268.800 3271.680 12541.440} 3432 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3432 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {3271.680 12268.800 3544.320 12541.440} 3433 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3433 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {3544.320 12268.800 3816.960 12541.440} 3434 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3434 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {3816.960 12268.800 4089.600 12541.440} 3435 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3435 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {4089.600 12268.800 4362.240 12541.440} 3436 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3436 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {4362.240 12268.800 4634.880 12541.440} 3437 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3437 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {4634.880 12268.800 4907.520 12541.440} 3438 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3438 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {4907.520 12268.800 5180.160 12541.440} 3439 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3439 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {5180.160 12268.800 5452.800 12541.440} 3440 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3440 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {5452.800 12268.800 5725.440 12541.440} 3441 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3441 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {5725.440 12268.800 5998.080 12541.440} 3442 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3442 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {5998.080 12268.800 6270.720 12541.440} 3443 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3443 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {6270.720 12268.800 6543.360 12541.440} 3444 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3444 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {6543.360 12268.800 6816.000 12541.440} 3445 of 5776
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area : 3445 complete 0 Viols.
[12/04 17:27:18    451s]   VERIFY DRC ...... Sub-Area: {6816.000 12268.800 7088.640 12541.440} 3446 of 5776
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area : 3446 complete 0 Viols.
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area: {7088.640 12268.800 7361.280 12541.440} 3447 of 5776
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area : 3447 complete 0 Viols.
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area: {7361.280 12268.800 7633.920 12541.440} 3448 of 5776
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area : 3448 complete 0 Viols.
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area: {7633.920 12268.800 7906.560 12541.440} 3449 of 5776
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area : 3449 complete 0 Viols.
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area: {7906.560 12268.800 8179.200 12541.440} 3450 of 5776
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area : 3450 complete 0 Viols.
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area: {8179.200 12268.800 8451.840 12541.440} 3451 of 5776
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area : 3451 complete 0 Viols.
[12/04 17:27:18    452s]   VERIFY DRC ...... Sub-Area: {8451.840 12268.800 8724.480 12541.440} 3452 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3452 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {8724.480 12268.800 8997.120 12541.440} 3453 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3453 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {8997.120 12268.800 9269.760 12541.440} 3454 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3454 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {9269.760 12268.800 9542.400 12541.440} 3455 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3455 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {9542.400 12268.800 9815.040 12541.440} 3456 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3456 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {9815.040 12268.800 10087.680 12541.440} 3457 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3457 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {10087.680 12268.800 10360.320 12541.440} 3458 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3458 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {10360.320 12268.800 10632.960 12541.440} 3459 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3459 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {10632.960 12268.800 10905.600 12541.440} 3460 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3460 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {10905.600 12268.800 11178.240 12541.440} 3461 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3461 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {11178.240 12268.800 11450.880 12541.440} 3462 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3462 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {11450.880 12268.800 11723.520 12541.440} 3463 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3463 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {11723.520 12268.800 11996.160 12541.440} 3464 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3464 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {11996.160 12268.800 12268.800 12541.440} 3465 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3465 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {12268.800 12268.800 12541.440 12541.440} 3466 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3466 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {12541.440 12268.800 12814.080 12541.440} 3467 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3467 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {12814.080 12268.800 13086.720 12541.440} 3468 of 5776
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area : 3468 complete 0 Viols.
[12/04 17:27:19    452s]   VERIFY DRC ...... Sub-Area: {13086.720 12268.800 13359.360 12541.440} 3469 of 5776
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area : 3469 complete 0 Viols.
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area: {13359.360 12268.800 13632.000 12541.440} 3470 of 5776
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area : 3470 complete 0 Viols.
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area: {13632.000 12268.800 13904.640 12541.440} 3471 of 5776
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area : 3471 complete 0 Viols.
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area: {13904.640 12268.800 14177.280 12541.440} 3472 of 5776
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area : 3472 complete 0 Viols.
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area: {14177.280 12268.800 14449.920 12541.440} 3473 of 5776
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area : 3473 complete 0 Viols.
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area: {14449.920 12268.800 14722.560 12541.440} 3474 of 5776
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area : 3474 complete 0 Viols.
[12/04 17:27:19    453s]   VERIFY DRC ...... Sub-Area: {14722.560 12268.800 14995.200 12541.440} 3475 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3475 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {14995.200 12268.800 15267.840 12541.440} 3476 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3476 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {15267.840 12268.800 15540.480 12541.440} 3477 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3477 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {15540.480 12268.800 15813.120 12541.440} 3478 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3478 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {15813.120 12268.800 16085.760 12541.440} 3479 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3479 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {16085.760 12268.800 16358.400 12541.440} 3480 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3480 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {16358.400 12268.800 16631.039 12541.440} 3481 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3481 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {16631.039 12268.800 16903.680 12541.440} 3482 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3482 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {16903.680 12268.800 17176.320 12541.440} 3483 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3483 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {17176.320 12268.800 17448.961 12541.440} 3484 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3484 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {17448.961 12268.800 17721.600 12541.440} 3485 of 5776
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area : 3485 complete 0 Viols.
[12/04 17:27:20    453s]   VERIFY DRC ...... Sub-Area: {17721.600 12268.800 17994.240 12541.440} 3486 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3486 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {17994.240 12268.800 18266.881 12541.440} 3487 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3487 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {18266.881 12268.800 18539.520 12541.440} 3488 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3488 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {18539.520 12268.800 18812.160 12541.440} 3489 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3489 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {18812.160 12268.800 19084.801 12541.440} 3490 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3490 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {19084.801 12268.800 19357.439 12541.440} 3491 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3491 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {19357.439 12268.800 19630.080 12541.440} 3492 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3492 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {19630.080 12268.800 19902.721 12541.440} 3493 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3493 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {19902.721 12268.800 20175.359 12541.440} 3494 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3494 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {20175.359 12268.800 20448.000 12541.440} 3495 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3495 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {20448.000 12268.800 20511.461 12541.440} 3496 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3496 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {0.000 12541.440 272.640 12814.080} 3497 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3497 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {272.640 12541.440 545.280 12814.080} 3498 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3498 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {545.280 12541.440 817.920 12814.080} 3499 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3499 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {817.920 12541.440 1090.560 12814.080} 3500 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3500 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {1090.560 12541.440 1363.200 12814.080} 3501 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3501 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {1363.200 12541.440 1635.840 12814.080} 3502 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3502 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {1635.840 12541.440 1908.480 12814.080} 3503 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3503 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {1908.480 12541.440 2181.120 12814.080} 3504 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3504 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {2181.120 12541.440 2453.760 12814.080} 3505 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3505 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {2453.760 12541.440 2726.400 12814.080} 3506 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3506 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {2726.400 12541.440 2999.040 12814.080} 3507 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3507 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {2999.040 12541.440 3271.680 12814.080} 3508 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3508 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {3271.680 12541.440 3544.320 12814.080} 3509 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3509 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {3544.320 12541.440 3816.960 12814.080} 3510 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3510 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {3816.960 12541.440 4089.600 12814.080} 3511 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3511 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {4089.600 12541.440 4362.240 12814.080} 3512 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3512 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {4362.240 12541.440 4634.880 12814.080} 3513 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3513 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {4634.880 12541.440 4907.520 12814.080} 3514 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3514 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {4907.520 12541.440 5180.160 12814.080} 3515 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3515 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {5180.160 12541.440 5452.800 12814.080} 3516 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3516 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {5452.800 12541.440 5725.440 12814.080} 3517 of 5776
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area : 3517 complete 0 Viols.
[12/04 17:27:20    454s]   VERIFY DRC ...... Sub-Area: {5725.440 12541.440 5998.080 12814.080} 3518 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3518 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {5998.080 12541.440 6270.720 12814.080} 3519 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3519 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {6270.720 12541.440 6543.360 12814.080} 3520 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3520 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {6543.360 12541.440 6816.000 12814.080} 3521 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3521 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {6816.000 12541.440 7088.640 12814.080} 3522 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3522 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {7088.640 12541.440 7361.280 12814.080} 3523 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3523 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {7361.280 12541.440 7633.920 12814.080} 3524 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3524 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {7633.920 12541.440 7906.560 12814.080} 3525 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3525 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {7906.560 12541.440 8179.200 12814.080} 3526 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3526 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {8179.200 12541.440 8451.840 12814.080} 3527 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3527 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {8451.840 12541.440 8724.480 12814.080} 3528 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3528 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {8724.480 12541.440 8997.120 12814.080} 3529 of 5776
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area : 3529 complete 0 Viols.
[12/04 17:27:21    454s]   VERIFY DRC ...... Sub-Area: {8997.120 12541.440 9269.760 12814.080} 3530 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3530 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {9269.760 12541.440 9542.400 12814.080} 3531 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3531 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {9542.400 12541.440 9815.040 12814.080} 3532 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3532 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {9815.040 12541.440 10087.680 12814.080} 3533 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3533 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {10087.680 12541.440 10360.320 12814.080} 3534 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3534 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {10360.320 12541.440 10632.960 12814.080} 3535 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3535 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {10632.960 12541.440 10905.600 12814.080} 3536 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3536 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {10905.600 12541.440 11178.240 12814.080} 3537 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3537 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {11178.240 12541.440 11450.880 12814.080} 3538 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3538 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {11450.880 12541.440 11723.520 12814.080} 3539 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3539 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {11723.520 12541.440 11996.160 12814.080} 3540 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3540 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {11996.160 12541.440 12268.800 12814.080} 3541 of 5776
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area : 3541 complete 0 Viols.
[12/04 17:27:21    455s]   VERIFY DRC ...... Sub-Area: {12268.800 12541.440 12541.440 12814.080} 3542 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3542 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {12541.440 12541.440 12814.080 12814.080} 3543 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3543 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {12814.080 12541.440 13086.720 12814.080} 3544 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3544 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {13086.720 12541.440 13359.360 12814.080} 3545 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3545 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {13359.360 12541.440 13632.000 12814.080} 3546 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3546 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {13632.000 12541.440 13904.640 12814.080} 3547 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3547 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {13904.640 12541.440 14177.280 12814.080} 3548 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3548 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {14177.280 12541.440 14449.920 12814.080} 3549 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3549 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {14449.920 12541.440 14722.560 12814.080} 3550 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3550 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {14722.560 12541.440 14995.200 12814.080} 3551 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3551 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {14995.200 12541.440 15267.840 12814.080} 3552 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3552 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {15267.840 12541.440 15540.480 12814.080} 3553 of 5776
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area : 3553 complete 0 Viols.
[12/04 17:27:22    455s]   VERIFY DRC ...... Sub-Area: {15540.480 12541.440 15813.120 12814.080} 3554 of 5776
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area : 3554 complete 0 Viols.
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area: {15813.120 12541.440 16085.760 12814.080} 3555 of 5776
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area : 3555 complete 0 Viols.
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area: {16085.760 12541.440 16358.400 12814.080} 3556 of 5776
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area : 3556 complete 0 Viols.
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area: {16358.400 12541.440 16631.039 12814.080} 3557 of 5776
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area : 3557 complete 0 Viols.
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area: {16631.039 12541.440 16903.680 12814.080} 3558 of 5776
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area : 3558 complete 0 Viols.
[12/04 17:27:22    456s]   VERIFY DRC ...... Sub-Area: {16903.680 12541.440 17176.320 12814.080} 3559 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3559 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {17176.320 12541.440 17448.961 12814.080} 3560 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3560 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {17448.961 12541.440 17721.600 12814.080} 3561 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3561 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {17721.600 12541.440 17994.240 12814.080} 3562 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3562 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {17994.240 12541.440 18266.881 12814.080} 3563 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3563 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {18266.881 12541.440 18539.520 12814.080} 3564 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3564 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {18539.520 12541.440 18812.160 12814.080} 3565 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3565 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {18812.160 12541.440 19084.801 12814.080} 3566 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3566 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {19084.801 12541.440 19357.439 12814.080} 3567 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3567 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {19357.439 12541.440 19630.080 12814.080} 3568 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3568 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {19630.080 12541.440 19902.721 12814.080} 3569 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3569 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {19902.721 12541.440 20175.359 12814.080} 3570 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3570 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {20175.359 12541.440 20448.000 12814.080} 3571 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3571 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {20448.000 12541.440 20511.461 12814.080} 3572 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3572 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {0.000 12814.080 272.640 13086.720} 3573 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3573 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {272.640 12814.080 545.280 13086.720} 3574 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3574 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {545.280 12814.080 817.920 13086.720} 3575 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3575 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {817.920 12814.080 1090.560 13086.720} 3576 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3576 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {1090.560 12814.080 1363.200 13086.720} 3577 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3577 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {1363.200 12814.080 1635.840 13086.720} 3578 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3578 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {1635.840 12814.080 1908.480 13086.720} 3579 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3579 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {1908.480 12814.080 2181.120 13086.720} 3580 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3580 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {2181.120 12814.080 2453.760 13086.720} 3581 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3581 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {2453.760 12814.080 2726.400 13086.720} 3582 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3582 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {2726.400 12814.080 2999.040 13086.720} 3583 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3583 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {2999.040 12814.080 3271.680 13086.720} 3584 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3584 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {3271.680 12814.080 3544.320 13086.720} 3585 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3585 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {3544.320 12814.080 3816.960 13086.720} 3586 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3586 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {3816.960 12814.080 4089.600 13086.720} 3587 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3587 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {4089.600 12814.080 4362.240 13086.720} 3588 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3588 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {4362.240 12814.080 4634.880 13086.720} 3589 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3589 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {4634.880 12814.080 4907.520 13086.720} 3590 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3590 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {4907.520 12814.080 5180.160 13086.720} 3591 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3591 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {5180.160 12814.080 5452.800 13086.720} 3592 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3592 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {5452.800 12814.080 5725.440 13086.720} 3593 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3593 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {5725.440 12814.080 5998.080 13086.720} 3594 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3594 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {5998.080 12814.080 6270.720 13086.720} 3595 of 5776
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area : 3595 complete 0 Viols.
[12/04 17:27:23    456s]   VERIFY DRC ...... Sub-Area: {6270.720 12814.080 6543.360 13086.720} 3596 of 5776
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area : 3596 complete 0 Viols.
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area: {6543.360 12814.080 6816.000 13086.720} 3597 of 5776
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area : 3597 complete 0 Viols.
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area: {6816.000 12814.080 7088.640 13086.720} 3598 of 5776
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area : 3598 complete 0 Viols.
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area: {7088.640 12814.080 7361.280 13086.720} 3599 of 5776
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area : 3599 complete 0 Viols.
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area: {7361.280 12814.080 7633.920 13086.720} 3600 of 5776
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area : 3600 complete 0 Viols.
[12/04 17:27:23    457s]   VERIFY DRC ...... Sub-Area: {7633.920 12814.080 7906.560 13086.720} 3601 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3601 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {7906.560 12814.080 8179.200 13086.720} 3602 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3602 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {8179.200 12814.080 8451.840 13086.720} 3603 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3603 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {8451.840 12814.080 8724.480 13086.720} 3604 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3604 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {8724.480 12814.080 8997.120 13086.720} 3605 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3605 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {8997.120 12814.080 9269.760 13086.720} 3606 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3606 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {9269.760 12814.080 9542.400 13086.720} 3607 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3607 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {9542.400 12814.080 9815.040 13086.720} 3608 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3608 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {9815.040 12814.080 10087.680 13086.720} 3609 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3609 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {10087.680 12814.080 10360.320 13086.720} 3610 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3610 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {10360.320 12814.080 10632.960 13086.720} 3611 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3611 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {10632.960 12814.080 10905.600 13086.720} 3612 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3612 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {10905.600 12814.080 11178.240 13086.720} 3613 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3613 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {11178.240 12814.080 11450.880 13086.720} 3614 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3614 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {11450.880 12814.080 11723.520 13086.720} 3615 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3615 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {11723.520 12814.080 11996.160 13086.720} 3616 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3616 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {11996.160 12814.080 12268.800 13086.720} 3617 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3617 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {12268.800 12814.080 12541.440 13086.720} 3618 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3618 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {12541.440 12814.080 12814.080 13086.720} 3619 of 5776
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area : 3619 complete 0 Viols.
[12/04 17:27:24    457s]   VERIFY DRC ...... Sub-Area: {12814.080 12814.080 13086.720 13086.720} 3620 of 5776
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area : 3620 complete 0 Viols.
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area: {13086.720 12814.080 13359.360 13086.720} 3621 of 5776
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area : 3621 complete 0 Viols.
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area: {13359.360 12814.080 13632.000 13086.720} 3622 of 5776
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area : 3622 complete 0 Viols.
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area: {13632.000 12814.080 13904.640 13086.720} 3623 of 5776
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area : 3623 complete 0 Viols.
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area: {13904.640 12814.080 14177.280 13086.720} 3624 of 5776
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area : 3624 complete 0 Viols.
[12/04 17:27:24    458s]   VERIFY DRC ...... Sub-Area: {14177.280 12814.080 14449.920 13086.720} 3625 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3625 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {14449.920 12814.080 14722.560 13086.720} 3626 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3626 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {14722.560 12814.080 14995.200 13086.720} 3627 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3627 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {14995.200 12814.080 15267.840 13086.720} 3628 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3628 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {15267.840 12814.080 15540.480 13086.720} 3629 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3629 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {15540.480 12814.080 15813.120 13086.720} 3630 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3630 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {15813.120 12814.080 16085.760 13086.720} 3631 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3631 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {16085.760 12814.080 16358.400 13086.720} 3632 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3632 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {16358.400 12814.080 16631.039 13086.720} 3633 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3633 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {16631.039 12814.080 16903.680 13086.720} 3634 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3634 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {16903.680 12814.080 17176.320 13086.720} 3635 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3635 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {17176.320 12814.080 17448.961 13086.720} 3636 of 5776
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area : 3636 complete 0 Viols.
[12/04 17:27:25    458s]   VERIFY DRC ...... Sub-Area: {17448.961 12814.080 17721.600 13086.720} 3637 of 5776
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area : 3637 complete 0 Viols.
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area: {17721.600 12814.080 17994.240 13086.720} 3638 of 5776
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area : 3638 complete 0 Viols.
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area: {17994.240 12814.080 18266.881 13086.720} 3639 of 5776
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area : 3639 complete 0 Viols.
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area: {18266.881 12814.080 18539.520 13086.720} 3640 of 5776
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area : 3640 complete 0 Viols.
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area: {18539.520 12814.080 18812.160 13086.720} 3641 of 5776
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area : 3641 complete 0 Viols.
[12/04 17:27:25    459s]   VERIFY DRC ...... Sub-Area: {18812.160 12814.080 19084.801 13086.720} 3642 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3642 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {19084.801 12814.080 19357.439 13086.720} 3643 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3643 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {19357.439 12814.080 19630.080 13086.720} 3644 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3644 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {19630.080 12814.080 19902.721 13086.720} 3645 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3645 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {19902.721 12814.080 20175.359 13086.720} 3646 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3646 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {20175.359 12814.080 20448.000 13086.720} 3647 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3647 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {20448.000 12814.080 20511.461 13086.720} 3648 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3648 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {0.000 13086.720 272.640 13359.360} 3649 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3649 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {272.640 13086.720 545.280 13359.360} 3650 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3650 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {545.280 13086.720 817.920 13359.360} 3651 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3651 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {817.920 13086.720 1090.560 13359.360} 3652 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3652 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {1090.560 13086.720 1363.200 13359.360} 3653 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3653 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {1363.200 13086.720 1635.840 13359.360} 3654 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3654 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {1635.840 13086.720 1908.480 13359.360} 3655 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3655 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {1908.480 13086.720 2181.120 13359.360} 3656 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3656 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {2181.120 13086.720 2453.760 13359.360} 3657 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3657 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {2453.760 13086.720 2726.400 13359.360} 3658 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3658 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {2726.400 13086.720 2999.040 13359.360} 3659 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3659 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {2999.040 13086.720 3271.680 13359.360} 3660 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3660 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {3271.680 13086.720 3544.320 13359.360} 3661 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3661 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {3544.320 13086.720 3816.960 13359.360} 3662 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3662 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {3816.960 13086.720 4089.600 13359.360} 3663 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3663 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {4089.600 13086.720 4362.240 13359.360} 3664 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3664 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {4362.240 13086.720 4634.880 13359.360} 3665 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3665 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {4634.880 13086.720 4907.520 13359.360} 3666 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3666 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {4907.520 13086.720 5180.160 13359.360} 3667 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3667 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {5180.160 13086.720 5452.800 13359.360} 3668 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3668 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {5452.800 13086.720 5725.440 13359.360} 3669 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3669 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {5725.440 13086.720 5998.080 13359.360} 3670 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3670 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {5998.080 13086.720 6270.720 13359.360} 3671 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3671 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {6270.720 13086.720 6543.360 13359.360} 3672 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3672 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {6543.360 13086.720 6816.000 13359.360} 3673 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3673 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {6816.000 13086.720 7088.640 13359.360} 3674 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3674 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {7088.640 13086.720 7361.280 13359.360} 3675 of 5776
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area : 3675 complete 0 Viols.
[12/04 17:27:26    459s]   VERIFY DRC ...... Sub-Area: {7361.280 13086.720 7633.920 13359.360} 3676 of 5776
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area : 3676 complete 0 Viols.
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area: {7633.920 13086.720 7906.560 13359.360} 3677 of 5776
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area : 3677 complete 0 Viols.
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area: {7906.560 13086.720 8179.200 13359.360} 3678 of 5776
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area : 3678 complete 0 Viols.
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area: {8179.200 13086.720 8451.840 13359.360} 3679 of 5776
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area : 3679 complete 0 Viols.
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area: {8451.840 13086.720 8724.480 13359.360} 3680 of 5776
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area : 3680 complete 0 Viols.
[12/04 17:27:26    460s]   VERIFY DRC ...... Sub-Area: {8724.480 13086.720 8997.120 13359.360} 3681 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3681 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {8997.120 13086.720 9269.760 13359.360} 3682 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3682 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {9269.760 13086.720 9542.400 13359.360} 3683 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3683 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {9542.400 13086.720 9815.040 13359.360} 3684 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3684 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {9815.040 13086.720 10087.680 13359.360} 3685 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3685 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {10087.680 13086.720 10360.320 13359.360} 3686 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3686 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {10360.320 13086.720 10632.960 13359.360} 3687 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3687 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {10632.960 13086.720 10905.600 13359.360} 3688 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3688 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {10905.600 13086.720 11178.240 13359.360} 3689 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3689 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {11178.240 13086.720 11450.880 13359.360} 3690 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3690 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {11450.880 13086.720 11723.520 13359.360} 3691 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3691 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {11723.520 13086.720 11996.160 13359.360} 3692 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3692 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {11996.160 13086.720 12268.800 13359.360} 3693 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3693 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {12268.800 13086.720 12541.440 13359.360} 3694 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3694 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {12541.440 13086.720 12814.080 13359.360} 3695 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3695 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {12814.080 13086.720 13086.720 13359.360} 3696 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3696 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {13086.720 13086.720 13359.360 13359.360} 3697 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3697 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {13359.360 13086.720 13632.000 13359.360} 3698 of 5776
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area : 3698 complete 0 Viols.
[12/04 17:27:27    460s]   VERIFY DRC ...... Sub-Area: {13632.000 13086.720 13904.640 13359.360} 3699 of 5776
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area : 3699 complete 0 Viols.
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area: {13904.640 13086.720 14177.280 13359.360} 3700 of 5776
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area : 3700 complete 0 Viols.
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area: {14177.280 13086.720 14449.920 13359.360} 3701 of 5776
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area : 3701 complete 0 Viols.
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area: {14449.920 13086.720 14722.560 13359.360} 3702 of 5776
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area : 3702 complete 0 Viols.
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area: {14722.560 13086.720 14995.200 13359.360} 3703 of 5776
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area : 3703 complete 0 Viols.
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area: {14995.200 13086.720 15267.840 13359.360} 3704 of 5776
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area : 3704 complete 0 Viols.
[12/04 17:27:27    461s]   VERIFY DRC ...... Sub-Area: {15267.840 13086.720 15540.480 13359.360} 3705 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3705 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {15540.480 13086.720 15813.120 13359.360} 3706 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3706 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {15813.120 13086.720 16085.760 13359.360} 3707 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3707 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {16085.760 13086.720 16358.400 13359.360} 3708 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3708 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {16358.400 13086.720 16631.039 13359.360} 3709 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3709 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {16631.039 13086.720 16903.680 13359.360} 3710 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3710 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {16903.680 13086.720 17176.320 13359.360} 3711 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3711 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {17176.320 13086.720 17448.961 13359.360} 3712 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3712 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {17448.961 13086.720 17721.600 13359.360} 3713 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3713 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {17721.600 13086.720 17994.240 13359.360} 3714 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3714 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {17994.240 13086.720 18266.881 13359.360} 3715 of 5776
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area : 3715 complete 0 Viols.
[12/04 17:27:28    461s]   VERIFY DRC ...... Sub-Area: {18266.881 13086.720 18539.520 13359.360} 3716 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3716 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {18539.520 13086.720 18812.160 13359.360} 3717 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3717 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {18812.160 13086.720 19084.801 13359.360} 3718 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3718 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {19084.801 13086.720 19357.439 13359.360} 3719 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3719 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {19357.439 13086.720 19630.080 13359.360} 3720 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3720 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {19630.080 13086.720 19902.721 13359.360} 3721 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3721 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {19902.721 13086.720 20175.359 13359.360} 3722 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3722 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {20175.359 13086.720 20448.000 13359.360} 3723 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3723 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {20448.000 13086.720 20511.461 13359.360} 3724 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3724 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {0.000 13359.360 272.640 13632.000} 3725 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3725 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {272.640 13359.360 545.280 13632.000} 3726 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3726 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {545.280 13359.360 817.920 13632.000} 3727 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3727 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {817.920 13359.360 1090.560 13632.000} 3728 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3728 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {1090.560 13359.360 1363.200 13632.000} 3729 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3729 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {1363.200 13359.360 1635.840 13632.000} 3730 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3730 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {1635.840 13359.360 1908.480 13632.000} 3731 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3731 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {1908.480 13359.360 2181.120 13632.000} 3732 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3732 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {2181.120 13359.360 2453.760 13632.000} 3733 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3733 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {2453.760 13359.360 2726.400 13632.000} 3734 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3734 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {2726.400 13359.360 2999.040 13632.000} 3735 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3735 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {2999.040 13359.360 3271.680 13632.000} 3736 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3736 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {3271.680 13359.360 3544.320 13632.000} 3737 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3737 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {3544.320 13359.360 3816.960 13632.000} 3738 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3738 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {3816.960 13359.360 4089.600 13632.000} 3739 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3739 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {4089.600 13359.360 4362.240 13632.000} 3740 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3740 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {4362.240 13359.360 4634.880 13632.000} 3741 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3741 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {4634.880 13359.360 4907.520 13632.000} 3742 of 5776
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area : 3742 complete 0 Viols.
[12/04 17:27:28    462s]   VERIFY DRC ...... Sub-Area: {4907.520 13359.360 5180.160 13632.000} 3743 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3743 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {5180.160 13359.360 5452.800 13632.000} 3744 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3744 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {5452.800 13359.360 5725.440 13632.000} 3745 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3745 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {5725.440 13359.360 5998.080 13632.000} 3746 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3746 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {5998.080 13359.360 6270.720 13632.000} 3747 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3747 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {6270.720 13359.360 6543.360 13632.000} 3748 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3748 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {6543.360 13359.360 6816.000 13632.000} 3749 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3749 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {6816.000 13359.360 7088.640 13632.000} 3750 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3750 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {7088.640 13359.360 7361.280 13632.000} 3751 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3751 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {7361.280 13359.360 7633.920 13632.000} 3752 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3752 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {7633.920 13359.360 7906.560 13632.000} 3753 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3753 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {7906.560 13359.360 8179.200 13632.000} 3754 of 5776
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area : 3754 complete 0 Viols.
[12/04 17:27:29    462s]   VERIFY DRC ...... Sub-Area: {8179.200 13359.360 8451.840 13632.000} 3755 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3755 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {8451.840 13359.360 8724.480 13632.000} 3756 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3756 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {8724.480 13359.360 8997.120 13632.000} 3757 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3757 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {8997.120 13359.360 9269.760 13632.000} 3758 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3758 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {9269.760 13359.360 9542.400 13632.000} 3759 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3759 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {9542.400 13359.360 9815.040 13632.000} 3760 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3760 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {9815.040 13359.360 10087.680 13632.000} 3761 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3761 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {10087.680 13359.360 10360.320 13632.000} 3762 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3762 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {10360.320 13359.360 10632.960 13632.000} 3763 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3763 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {10632.960 13359.360 10905.600 13632.000} 3764 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3764 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {10905.600 13359.360 11178.240 13632.000} 3765 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3765 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {11178.240 13359.360 11450.880 13632.000} 3766 of 5776
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area : 3766 complete 0 Viols.
[12/04 17:27:29    463s]   VERIFY DRC ...... Sub-Area: {11450.880 13359.360 11723.520 13632.000} 3767 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3767 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {11723.520 13359.360 11996.160 13632.000} 3768 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3768 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {11996.160 13359.360 12268.800 13632.000} 3769 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3769 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {12268.800 13359.360 12541.440 13632.000} 3770 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3770 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {12541.440 13359.360 12814.080 13632.000} 3771 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3771 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {12814.080 13359.360 13086.720 13632.000} 3772 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3772 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {13086.720 13359.360 13359.360 13632.000} 3773 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3773 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {13359.360 13359.360 13632.000 13632.000} 3774 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3774 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {13632.000 13359.360 13904.640 13632.000} 3775 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3775 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {13904.640 13359.360 14177.280 13632.000} 3776 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3776 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {14177.280 13359.360 14449.920 13632.000} 3777 of 5776
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area : 3777 complete 0 Viols.
[12/04 17:27:30    463s]   VERIFY DRC ...... Sub-Area: {14449.920 13359.360 14722.560 13632.000} 3778 of 5776
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area : 3778 complete 0 Viols.
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area: {14722.560 13359.360 14995.200 13632.000} 3779 of 5776
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area : 3779 complete 0 Viols.
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area: {14995.200 13359.360 15267.840 13632.000} 3780 of 5776
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area : 3780 complete 0 Viols.
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area: {15267.840 13359.360 15540.480 13632.000} 3781 of 5776
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area : 3781 complete 0 Viols.
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area: {15540.480 13359.360 15813.120 13632.000} 3782 of 5776
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area : 3782 complete 0 Viols.
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area: {15813.120 13359.360 16085.760 13632.000} 3783 of 5776
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area : 3783 complete 0 Viols.
[12/04 17:27:30    464s]   VERIFY DRC ...... Sub-Area: {16085.760 13359.360 16358.400 13632.000} 3784 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3784 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {16358.400 13359.360 16631.039 13632.000} 3785 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3785 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {16631.039 13359.360 16903.680 13632.000} 3786 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3786 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {16903.680 13359.360 17176.320 13632.000} 3787 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3787 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {17176.320 13359.360 17448.961 13632.000} 3788 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3788 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {17448.961 13359.360 17721.600 13632.000} 3789 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3789 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {17721.600 13359.360 17994.240 13632.000} 3790 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3790 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {17994.240 13359.360 18266.881 13632.000} 3791 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3791 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {18266.881 13359.360 18539.520 13632.000} 3792 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3792 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {18539.520 13359.360 18812.160 13632.000} 3793 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3793 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {18812.160 13359.360 19084.801 13632.000} 3794 of 5776
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area : 3794 complete 0 Viols.
[12/04 17:27:31    464s]   VERIFY DRC ...... Sub-Area: {19084.801 13359.360 19357.439 13632.000} 3795 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3795 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {19357.439 13359.360 19630.080 13632.000} 3796 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3796 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {19630.080 13359.360 19902.721 13632.000} 3797 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3797 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {19902.721 13359.360 20175.359 13632.000} 3798 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3798 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {20175.359 13359.360 20448.000 13632.000} 3799 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3799 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {20448.000 13359.360 20511.461 13632.000} 3800 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3800 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {0.000 13632.000 272.640 13904.640} 3801 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3801 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {272.640 13632.000 545.280 13904.640} 3802 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3802 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {545.280 13632.000 817.920 13904.640} 3803 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3803 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {817.920 13632.000 1090.560 13904.640} 3804 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3804 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {1090.560 13632.000 1363.200 13904.640} 3805 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3805 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {1363.200 13632.000 1635.840 13904.640} 3806 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3806 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {1635.840 13632.000 1908.480 13904.640} 3807 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3807 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {1908.480 13632.000 2181.120 13904.640} 3808 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3808 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {2181.120 13632.000 2453.760 13904.640} 3809 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3809 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {2453.760 13632.000 2726.400 13904.640} 3810 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3810 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {2726.400 13632.000 2999.040 13904.640} 3811 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3811 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {2999.040 13632.000 3271.680 13904.640} 3812 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3812 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {3271.680 13632.000 3544.320 13904.640} 3813 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3813 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {3544.320 13632.000 3816.960 13904.640} 3814 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3814 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {3816.960 13632.000 4089.600 13904.640} 3815 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3815 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {4089.600 13632.000 4362.240 13904.640} 3816 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3816 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {4362.240 13632.000 4634.880 13904.640} 3817 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3817 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {4634.880 13632.000 4907.520 13904.640} 3818 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3818 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {4907.520 13632.000 5180.160 13904.640} 3819 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3819 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {5180.160 13632.000 5452.800 13904.640} 3820 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3820 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {5452.800 13632.000 5725.440 13904.640} 3821 of 5776
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area : 3821 complete 0 Viols.
[12/04 17:27:31    465s]   VERIFY DRC ...... Sub-Area: {5725.440 13632.000 5998.080 13904.640} 3822 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3822 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {5998.080 13632.000 6270.720 13904.640} 3823 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3823 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {6270.720 13632.000 6543.360 13904.640} 3824 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3824 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {6543.360 13632.000 6816.000 13904.640} 3825 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3825 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {6816.000 13632.000 7088.640 13904.640} 3826 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3826 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {7088.640 13632.000 7361.280 13904.640} 3827 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3827 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {7361.280 13632.000 7633.920 13904.640} 3828 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3828 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {7633.920 13632.000 7906.560 13904.640} 3829 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3829 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {7906.560 13632.000 8179.200 13904.640} 3830 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3830 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {8179.200 13632.000 8451.840 13904.640} 3831 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3831 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {8451.840 13632.000 8724.480 13904.640} 3832 of 5776
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area : 3832 complete 0 Viols.
[12/04 17:27:32    465s]   VERIFY DRC ...... Sub-Area: {8724.480 13632.000 8997.120 13904.640} 3833 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3833 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {8997.120 13632.000 9269.760 13904.640} 3834 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3834 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {9269.760 13632.000 9542.400 13904.640} 3835 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3835 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {9542.400 13632.000 9815.040 13904.640} 3836 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3836 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {9815.040 13632.000 10087.680 13904.640} 3837 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3837 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {10087.680 13632.000 10360.320 13904.640} 3838 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3838 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {10360.320 13632.000 10632.960 13904.640} 3839 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3839 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {10632.960 13632.000 10905.600 13904.640} 3840 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3840 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {10905.600 13632.000 11178.240 13904.640} 3841 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3841 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {11178.240 13632.000 11450.880 13904.640} 3842 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3842 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {11450.880 13632.000 11723.520 13904.640} 3843 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3843 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {11723.520 13632.000 11996.160 13904.640} 3844 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3844 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {11996.160 13632.000 12268.800 13904.640} 3845 of 5776
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area : 3845 complete 0 Viols.
[12/04 17:27:32    466s]   VERIFY DRC ...... Sub-Area: {12268.800 13632.000 12541.440 13904.640} 3846 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3846 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {12541.440 13632.000 12814.080 13904.640} 3847 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3847 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {12814.080 13632.000 13086.720 13904.640} 3848 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3848 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {13086.720 13632.000 13359.360 13904.640} 3849 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3849 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {13359.360 13632.000 13632.000 13904.640} 3850 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3850 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {13632.000 13632.000 13904.640 13904.640} 3851 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3851 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {13904.640 13632.000 14177.280 13904.640} 3852 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3852 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {14177.280 13632.000 14449.920 13904.640} 3853 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3853 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {14449.920 13632.000 14722.560 13904.640} 3854 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3854 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {14722.560 13632.000 14995.200 13904.640} 3855 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3855 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {14995.200 13632.000 15267.840 13904.640} 3856 of 5776
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area : 3856 complete 0 Viols.
[12/04 17:27:33    466s]   VERIFY DRC ...... Sub-Area: {15267.840 13632.000 15540.480 13904.640} 3857 of 5776
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area : 3857 complete 0 Viols.
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area: {15540.480 13632.000 15813.120 13904.640} 3858 of 5776
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area : 3858 complete 0 Viols.
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area: {15813.120 13632.000 16085.760 13904.640} 3859 of 5776
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area : 3859 complete 0 Viols.
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area: {16085.760 13632.000 16358.400 13904.640} 3860 of 5776
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area : 3860 complete 0 Viols.
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area: {16358.400 13632.000 16631.039 13904.640} 3861 of 5776
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area : 3861 complete 0 Viols.
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area: {16631.039 13632.000 16903.680 13904.640} 3862 of 5776
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area : 3862 complete 0 Viols.
[12/04 17:27:33    467s]   VERIFY DRC ...... Sub-Area: {16903.680 13632.000 17176.320 13904.640} 3863 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3863 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {17176.320 13632.000 17448.961 13904.640} 3864 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3864 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {17448.961 13632.000 17721.600 13904.640} 3865 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3865 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {17721.600 13632.000 17994.240 13904.640} 3866 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3866 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {17994.240 13632.000 18266.881 13904.640} 3867 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3867 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {18266.881 13632.000 18539.520 13904.640} 3868 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3868 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {18539.520 13632.000 18812.160 13904.640} 3869 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3869 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {18812.160 13632.000 19084.801 13904.640} 3870 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3870 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {19084.801 13632.000 19357.439 13904.640} 3871 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3871 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {19357.439 13632.000 19630.080 13904.640} 3872 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3872 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {19630.080 13632.000 19902.721 13904.640} 3873 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3873 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {19902.721 13632.000 20175.359 13904.640} 3874 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3874 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {20175.359 13632.000 20448.000 13904.640} 3875 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3875 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {20448.000 13632.000 20511.461 13904.640} 3876 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3876 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {0.000 13904.640 272.640 14177.280} 3877 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3877 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {272.640 13904.640 545.280 14177.280} 3878 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3878 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {545.280 13904.640 817.920 14177.280} 3879 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3879 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {817.920 13904.640 1090.560 14177.280} 3880 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3880 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {1090.560 13904.640 1363.200 14177.280} 3881 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3881 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {1363.200 13904.640 1635.840 14177.280} 3882 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3882 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {1635.840 13904.640 1908.480 14177.280} 3883 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3883 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {1908.480 13904.640 2181.120 14177.280} 3884 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3884 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {2181.120 13904.640 2453.760 14177.280} 3885 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3885 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {2453.760 13904.640 2726.400 14177.280} 3886 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3886 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {2726.400 13904.640 2999.040 14177.280} 3887 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3887 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {2999.040 13904.640 3271.680 14177.280} 3888 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3888 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {3271.680 13904.640 3544.320 14177.280} 3889 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3889 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {3544.320 13904.640 3816.960 14177.280} 3890 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3890 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {3816.960 13904.640 4089.600 14177.280} 3891 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3891 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {4089.600 13904.640 4362.240 14177.280} 3892 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3892 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {4362.240 13904.640 4634.880 14177.280} 3893 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3893 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {4634.880 13904.640 4907.520 14177.280} 3894 of 5776
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area : 3894 complete 0 Viols.
[12/04 17:27:34    467s]   VERIFY DRC ...... Sub-Area: {4907.520 13904.640 5180.160 14177.280} 3895 of 5776
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area : 3895 complete 0 Viols.
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area: {5180.160 13904.640 5452.800 14177.280} 3896 of 5776
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area : 3896 complete 0 Viols.
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area: {5452.800 13904.640 5725.440 14177.280} 3897 of 5776
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area : 3897 complete 0 Viols.
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area: {5725.440 13904.640 5998.080 14177.280} 3898 of 5776
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area : 3898 complete 0 Viols.
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area: {5998.080 13904.640 6270.720 14177.280} 3899 of 5776
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area : 3899 complete 0 Viols.
[12/04 17:27:34    468s]   VERIFY DRC ...... Sub-Area: {6270.720 13904.640 6543.360 14177.280} 3900 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3900 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {6543.360 13904.640 6816.000 14177.280} 3901 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3901 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {6816.000 13904.640 7088.640 14177.280} 3902 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3902 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {7088.640 13904.640 7361.280 14177.280} 3903 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3903 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {7361.280 13904.640 7633.920 14177.280} 3904 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3904 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {7633.920 13904.640 7906.560 14177.280} 3905 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3905 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {7906.560 13904.640 8179.200 14177.280} 3906 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3906 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {8179.200 13904.640 8451.840 14177.280} 3907 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3907 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {8451.840 13904.640 8724.480 14177.280} 3908 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3908 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {8724.480 13904.640 8997.120 14177.280} 3909 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3909 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {8997.120 13904.640 9269.760 14177.280} 3910 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3910 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {9269.760 13904.640 9542.400 14177.280} 3911 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3911 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {9542.400 13904.640 9815.040 14177.280} 3912 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3912 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {9815.040 13904.640 10087.680 14177.280} 3913 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3913 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {10087.680 13904.640 10360.320 14177.280} 3914 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3914 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {10360.320 13904.640 10632.960 14177.280} 3915 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3915 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {10632.960 13904.640 10905.600 14177.280} 3916 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3916 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {10905.600 13904.640 11178.240 14177.280} 3917 of 5776
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area : 3917 complete 0 Viols.
[12/04 17:27:35    468s]   VERIFY DRC ...... Sub-Area: {11178.240 13904.640 11450.880 14177.280} 3918 of 5776
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area : 3918 complete 0 Viols.
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area: {11450.880 13904.640 11723.520 14177.280} 3919 of 5776
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area : 3919 complete 0 Viols.
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area: {11723.520 13904.640 11996.160 14177.280} 3920 of 5776
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area : 3920 complete 0 Viols.
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area: {11996.160 13904.640 12268.800 14177.280} 3921 of 5776
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area : 3921 complete 0 Viols.
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area: {12268.800 13904.640 12541.440 14177.280} 3922 of 5776
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area : 3922 complete 0 Viols.
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area: {12541.440 13904.640 12814.080 14177.280} 3923 of 5776
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area : 3923 complete 0 Viols.
[12/04 17:27:35    469s]   VERIFY DRC ...... Sub-Area: {12814.080 13904.640 13086.720 14177.280} 3924 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3924 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {13086.720 13904.640 13359.360 14177.280} 3925 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3925 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {13359.360 13904.640 13632.000 14177.280} 3926 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3926 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {13632.000 13904.640 13904.640 14177.280} 3927 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3927 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {13904.640 13904.640 14177.280 14177.280} 3928 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3928 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {14177.280 13904.640 14449.920 14177.280} 3929 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3929 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {14449.920 13904.640 14722.560 14177.280} 3930 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3930 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {14722.560 13904.640 14995.200 14177.280} 3931 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3931 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {14995.200 13904.640 15267.840 14177.280} 3932 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3932 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {15267.840 13904.640 15540.480 14177.280} 3933 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3933 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {15540.480 13904.640 15813.120 14177.280} 3934 of 5776
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area : 3934 complete 0 Viols.
[12/04 17:27:36    469s]   VERIFY DRC ...... Sub-Area: {15813.120 13904.640 16085.760 14177.280} 3935 of 5776
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area : 3935 complete 0 Viols.
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area: {16085.760 13904.640 16358.400 14177.280} 3936 of 5776
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area : 3936 complete 0 Viols.
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area: {16358.400 13904.640 16631.039 14177.280} 3937 of 5776
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area : 3937 complete 0 Viols.
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area: {16631.039 13904.640 16903.680 14177.280} 3938 of 5776
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area : 3938 complete 0 Viols.
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area: {16903.680 13904.640 17176.320 14177.280} 3939 of 5776
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area : 3939 complete 0 Viols.
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area: {17176.320 13904.640 17448.961 14177.280} 3940 of 5776
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area : 3940 complete 0 Viols.
[12/04 17:27:36    470s]   VERIFY DRC ...... Sub-Area: {17448.961 13904.640 17721.600 14177.280} 3941 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3941 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {17721.600 13904.640 17994.240 14177.280} 3942 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3942 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {17994.240 13904.640 18266.881 14177.280} 3943 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3943 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {18266.881 13904.640 18539.520 14177.280} 3944 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3944 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {18539.520 13904.640 18812.160 14177.280} 3945 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3945 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {18812.160 13904.640 19084.801 14177.280} 3946 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3946 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {19084.801 13904.640 19357.439 14177.280} 3947 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3947 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {19357.439 13904.640 19630.080 14177.280} 3948 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3948 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {19630.080 13904.640 19902.721 14177.280} 3949 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3949 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {19902.721 13904.640 20175.359 14177.280} 3950 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3950 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {20175.359 13904.640 20448.000 14177.280} 3951 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3951 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {20448.000 13904.640 20511.461 14177.280} 3952 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3952 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {0.000 14177.280 272.640 14449.920} 3953 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3953 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {272.640 14177.280 545.280 14449.920} 3954 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3954 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {545.280 14177.280 817.920 14449.920} 3955 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3955 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {817.920 14177.280 1090.560 14449.920} 3956 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3956 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {1090.560 14177.280 1363.200 14449.920} 3957 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3957 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {1363.200 14177.280 1635.840 14449.920} 3958 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3958 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {1635.840 14177.280 1908.480 14449.920} 3959 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3959 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {1908.480 14177.280 2181.120 14449.920} 3960 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3960 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {2181.120 14177.280 2453.760 14449.920} 3961 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3961 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {2453.760 14177.280 2726.400 14449.920} 3962 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3962 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {2726.400 14177.280 2999.040 14449.920} 3963 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3963 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {2999.040 14177.280 3271.680 14449.920} 3964 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3964 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {3271.680 14177.280 3544.320 14449.920} 3965 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3965 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {3544.320 14177.280 3816.960 14449.920} 3966 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3966 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {3816.960 14177.280 4089.600 14449.920} 3967 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3967 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {4089.600 14177.280 4362.240 14449.920} 3968 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3968 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {4362.240 14177.280 4634.880 14449.920} 3969 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3969 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {4634.880 14177.280 4907.520 14449.920} 3970 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3970 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {4907.520 14177.280 5180.160 14449.920} 3971 of 5776
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area : 3971 complete 0 Viols.
[12/04 17:27:37    470s]   VERIFY DRC ...... Sub-Area: {5180.160 14177.280 5452.800 14449.920} 3972 of 5776
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area : 3972 complete 0 Viols.
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area: {5452.800 14177.280 5725.440 14449.920} 3973 of 5776
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area : 3973 complete 0 Viols.
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area: {5725.440 14177.280 5998.080 14449.920} 3974 of 5776
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area : 3974 complete 0 Viols.
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area: {5998.080 14177.280 6270.720 14449.920} 3975 of 5776
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area : 3975 complete 0 Viols.
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area: {6270.720 14177.280 6543.360 14449.920} 3976 of 5776
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area : 3976 complete 0 Viols.
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area: {6543.360 14177.280 6816.000 14449.920} 3977 of 5776
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area : 3977 complete 0 Viols.
[12/04 17:27:37    471s]   VERIFY DRC ...... Sub-Area: {6816.000 14177.280 7088.640 14449.920} 3978 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3978 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {7088.640 14177.280 7361.280 14449.920} 3979 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3979 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {7361.280 14177.280 7633.920 14449.920} 3980 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3980 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {7633.920 14177.280 7906.560 14449.920} 3981 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3981 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {7906.560 14177.280 8179.200 14449.920} 3982 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3982 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {8179.200 14177.280 8451.840 14449.920} 3983 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3983 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {8451.840 14177.280 8724.480 14449.920} 3984 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3984 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {8724.480 14177.280 8997.120 14449.920} 3985 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3985 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {8997.120 14177.280 9269.760 14449.920} 3986 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3986 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {9269.760 14177.280 9542.400 14449.920} 3987 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3987 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {9542.400 14177.280 9815.040 14449.920} 3988 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3988 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {9815.040 14177.280 10087.680 14449.920} 3989 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3989 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {10087.680 14177.280 10360.320 14449.920} 3990 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3990 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {10360.320 14177.280 10632.960 14449.920} 3991 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3991 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {10632.960 14177.280 10905.600 14449.920} 3992 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3992 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {10905.600 14177.280 11178.240 14449.920} 3993 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3993 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {11178.240 14177.280 11450.880 14449.920} 3994 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3994 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {11450.880 14177.280 11723.520 14449.920} 3995 of 5776
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area : 3995 complete 0 Viols.
[12/04 17:27:38    471s]   VERIFY DRC ...... Sub-Area: {11723.520 14177.280 11996.160 14449.920} 3996 of 5776
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area : 3996 complete 0 Viols.
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area: {11996.160 14177.280 12268.800 14449.920} 3997 of 5776
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area : 3997 complete 0 Viols.
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area: {12268.800 14177.280 12541.440 14449.920} 3998 of 5776
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area : 3998 complete 0 Viols.
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area: {12541.440 14177.280 12814.080 14449.920} 3999 of 5776
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area : 3999 complete 0 Viols.
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area: {12814.080 14177.280 13086.720 14449.920} 4000 of 5776
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area : 4000 complete 0 Viols.
[12/04 17:27:38    472s]   VERIFY DRC ...... Sub-Area: {13086.720 14177.280 13359.360 14449.920} 4001 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4001 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {13359.360 14177.280 13632.000 14449.920} 4002 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4002 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {13632.000 14177.280 13904.640 14449.920} 4003 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4003 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {13904.640 14177.280 14177.280 14449.920} 4004 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4004 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {14177.280 14177.280 14449.920 14449.920} 4005 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4005 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {14449.920 14177.280 14722.560 14449.920} 4006 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4006 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {14722.560 14177.280 14995.200 14449.920} 4007 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4007 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {14995.200 14177.280 15267.840 14449.920} 4008 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4008 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {15267.840 14177.280 15540.480 14449.920} 4009 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4009 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {15540.480 14177.280 15813.120 14449.920} 4010 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4010 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {15813.120 14177.280 16085.760 14449.920} 4011 of 5776
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area : 4011 complete 0 Viols.
[12/04 17:27:39    472s]   VERIFY DRC ...... Sub-Area: {16085.760 14177.280 16358.400 14449.920} 4012 of 5776
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area : 4012 complete 0 Viols.
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area: {16358.400 14177.280 16631.039 14449.920} 4013 of 5776
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area : 4013 complete 0 Viols.
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area: {16631.039 14177.280 16903.680 14449.920} 4014 of 5776
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area : 4014 complete 0 Viols.
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area: {16903.680 14177.280 17176.320 14449.920} 4015 of 5776
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area : 4015 complete 0 Viols.
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area: {17176.320 14177.280 17448.961 14449.920} 4016 of 5776
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area : 4016 complete 0 Viols.
[12/04 17:27:39    473s]   VERIFY DRC ...... Sub-Area: {17448.961 14177.280 17721.600 14449.920} 4017 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4017 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {17721.600 14177.280 17994.240 14449.920} 4018 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4018 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {17994.240 14177.280 18266.881 14449.920} 4019 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4019 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {18266.881 14177.280 18539.520 14449.920} 4020 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4020 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {18539.520 14177.280 18812.160 14449.920} 4021 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4021 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {18812.160 14177.280 19084.801 14449.920} 4022 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4022 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {19084.801 14177.280 19357.439 14449.920} 4023 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4023 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {19357.439 14177.280 19630.080 14449.920} 4024 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4024 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {19630.080 14177.280 19902.721 14449.920} 4025 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4025 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {19902.721 14177.280 20175.359 14449.920} 4026 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4026 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {20175.359 14177.280 20448.000 14449.920} 4027 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4027 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {20448.000 14177.280 20511.461 14449.920} 4028 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4028 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {0.000 14449.920 272.640 14722.560} 4029 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4029 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {272.640 14449.920 545.280 14722.560} 4030 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4030 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {545.280 14449.920 817.920 14722.560} 4031 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4031 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {817.920 14449.920 1090.560 14722.560} 4032 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4032 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {1090.560 14449.920 1363.200 14722.560} 4033 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4033 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {1363.200 14449.920 1635.840 14722.560} 4034 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4034 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {1635.840 14449.920 1908.480 14722.560} 4035 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4035 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {1908.480 14449.920 2181.120 14722.560} 4036 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4036 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {2181.120 14449.920 2453.760 14722.560} 4037 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4037 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {2453.760 14449.920 2726.400 14722.560} 4038 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4038 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {2726.400 14449.920 2999.040 14722.560} 4039 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4039 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {2999.040 14449.920 3271.680 14722.560} 4040 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4040 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {3271.680 14449.920 3544.320 14722.560} 4041 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4041 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {3544.320 14449.920 3816.960 14722.560} 4042 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4042 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {3816.960 14449.920 4089.600 14722.560} 4043 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4043 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {4089.600 14449.920 4362.240 14722.560} 4044 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4044 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {4362.240 14449.920 4634.880 14722.560} 4045 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4045 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {4634.880 14449.920 4907.520 14722.560} 4046 of 5776
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area : 4046 complete 0 Viols.
[12/04 17:27:40    473s]   VERIFY DRC ...... Sub-Area: {4907.520 14449.920 5180.160 14722.560} 4047 of 5776
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area : 4047 complete 0 Viols.
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area: {5180.160 14449.920 5452.800 14722.560} 4048 of 5776
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area : 4048 complete 0 Viols.
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area: {5452.800 14449.920 5725.440 14722.560} 4049 of 5776
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area : 4049 complete 0 Viols.
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area: {5725.440 14449.920 5998.080 14722.560} 4050 of 5776
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area : 4050 complete 0 Viols.
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area: {5998.080 14449.920 6270.720 14722.560} 4051 of 5776
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area : 4051 complete 0 Viols.
[12/04 17:27:40    474s]   VERIFY DRC ...... Sub-Area: {6270.720 14449.920 6543.360 14722.560} 4052 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4052 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {6543.360 14449.920 6816.000 14722.560} 4053 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4053 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {6816.000 14449.920 7088.640 14722.560} 4054 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4054 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {7088.640 14449.920 7361.280 14722.560} 4055 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4055 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {7361.280 14449.920 7633.920 14722.560} 4056 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4056 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {7633.920 14449.920 7906.560 14722.560} 4057 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4057 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {7906.560 14449.920 8179.200 14722.560} 4058 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4058 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {8179.200 14449.920 8451.840 14722.560} 4059 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4059 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {8451.840 14449.920 8724.480 14722.560} 4060 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4060 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {8724.480 14449.920 8997.120 14722.560} 4061 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4061 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {8997.120 14449.920 9269.760 14722.560} 4062 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4062 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {9269.760 14449.920 9542.400 14722.560} 4063 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4063 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {9542.400 14449.920 9815.040 14722.560} 4064 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4064 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {9815.040 14449.920 10087.680 14722.560} 4065 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4065 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {10087.680 14449.920 10360.320 14722.560} 4066 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4066 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {10360.320 14449.920 10632.960 14722.560} 4067 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4067 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {10632.960 14449.920 10905.600 14722.560} 4068 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4068 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {10905.600 14449.920 11178.240 14722.560} 4069 of 5776
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area : 4069 complete 0 Viols.
[12/04 17:27:41    474s]   VERIFY DRC ...... Sub-Area: {11178.240 14449.920 11450.880 14722.560} 4070 of 5776
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area : 4070 complete 0 Viols.
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area: {11450.880 14449.920 11723.520 14722.560} 4071 of 5776
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area : 4071 complete 0 Viols.
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area: {11723.520 14449.920 11996.160 14722.560} 4072 of 5776
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area : 4072 complete 0 Viols.
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area: {11996.160 14449.920 12268.800 14722.560} 4073 of 5776
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area : 4073 complete 0 Viols.
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area: {12268.800 14449.920 12541.440 14722.560} 4074 of 5776
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area : 4074 complete 0 Viols.
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area: {12541.440 14449.920 12814.080 14722.560} 4075 of 5776
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area : 4075 complete 0 Viols.
[12/04 17:27:41    475s]   VERIFY DRC ...... Sub-Area: {12814.080 14449.920 13086.720 14722.560} 4076 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4076 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {13086.720 14449.920 13359.360 14722.560} 4077 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4077 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {13359.360 14449.920 13632.000 14722.560} 4078 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4078 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {13632.000 14449.920 13904.640 14722.560} 4079 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4079 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {13904.640 14449.920 14177.280 14722.560} 4080 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4080 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {14177.280 14449.920 14449.920 14722.560} 4081 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4081 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {14449.920 14449.920 14722.560 14722.560} 4082 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4082 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {14722.560 14449.920 14995.200 14722.560} 4083 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4083 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {14995.200 14449.920 15267.840 14722.560} 4084 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4084 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {15267.840 14449.920 15540.480 14722.560} 4085 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4085 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {15540.480 14449.920 15813.120 14722.560} 4086 of 5776
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area : 4086 complete 0 Viols.
[12/04 17:27:42    475s]   VERIFY DRC ...... Sub-Area: {15813.120 14449.920 16085.760 14722.560} 4087 of 5776
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area : 4087 complete 0 Viols.
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area: {16085.760 14449.920 16358.400 14722.560} 4088 of 5776
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area : 4088 complete 0 Viols.
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area: {16358.400 14449.920 16631.039 14722.560} 4089 of 5776
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area : 4089 complete 0 Viols.
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area: {16631.039 14449.920 16903.680 14722.560} 4090 of 5776
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area : 4090 complete 0 Viols.
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area: {16903.680 14449.920 17176.320 14722.560} 4091 of 5776
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area : 4091 complete 0 Viols.
[12/04 17:27:42    476s]   VERIFY DRC ...... Sub-Area: {17176.320 14449.920 17448.961 14722.560} 4092 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4092 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {17448.961 14449.920 17721.600 14722.560} 4093 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4093 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {17721.600 14449.920 17994.240 14722.560} 4094 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4094 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {17994.240 14449.920 18266.881 14722.560} 4095 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4095 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {18266.881 14449.920 18539.520 14722.560} 4096 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4096 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {18539.520 14449.920 18812.160 14722.560} 4097 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4097 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {18812.160 14449.920 19084.801 14722.560} 4098 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4098 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {19084.801 14449.920 19357.439 14722.560} 4099 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4099 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {19357.439 14449.920 19630.080 14722.560} 4100 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4100 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {19630.080 14449.920 19902.721 14722.560} 4101 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4101 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {19902.721 14449.920 20175.359 14722.560} 4102 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4102 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {20175.359 14449.920 20448.000 14722.560} 4103 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4103 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {20448.000 14449.920 20511.461 14722.560} 4104 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4104 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {0.000 14722.560 272.640 14995.200} 4105 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4105 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {272.640 14722.560 545.280 14995.200} 4106 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4106 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {545.280 14722.560 817.920 14995.200} 4107 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4107 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {817.920 14722.560 1090.560 14995.200} 4108 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4108 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {1090.560 14722.560 1363.200 14995.200} 4109 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4109 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {1363.200 14722.560 1635.840 14995.200} 4110 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4110 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {1635.840 14722.560 1908.480 14995.200} 4111 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4111 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {1908.480 14722.560 2181.120 14995.200} 4112 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4112 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {2181.120 14722.560 2453.760 14995.200} 4113 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4113 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {2453.760 14722.560 2726.400 14995.200} 4114 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4114 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {2726.400 14722.560 2999.040 14995.200} 4115 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4115 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {2999.040 14722.560 3271.680 14995.200} 4116 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4116 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {3271.680 14722.560 3544.320 14995.200} 4117 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4117 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {3544.320 14722.560 3816.960 14995.200} 4118 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4118 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {3816.960 14722.560 4089.600 14995.200} 4119 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4119 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {4089.600 14722.560 4362.240 14995.200} 4120 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4120 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {4362.240 14722.560 4634.880 14995.200} 4121 of 5776
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area : 4121 complete 0 Viols.
[12/04 17:27:43    476s]   VERIFY DRC ...... Sub-Area: {4634.880 14722.560 4907.520 14995.200} 4122 of 5776
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area : 4122 complete 0 Viols.
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area: {4907.520 14722.560 5180.160 14995.200} 4123 of 5776
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area : 4123 complete 0 Viols.
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area: {5180.160 14722.560 5452.800 14995.200} 4124 of 5776
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area : 4124 complete 0 Viols.
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area: {5452.800 14722.560 5725.440 14995.200} 4125 of 5776
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area : 4125 complete 0 Viols.
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area: {5725.440 14722.560 5998.080 14995.200} 4126 of 5776
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area : 4126 complete 0 Viols.
[12/04 17:27:43    477s]   VERIFY DRC ...... Sub-Area: {5998.080 14722.560 6270.720 14995.200} 4127 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4127 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {6270.720 14722.560 6543.360 14995.200} 4128 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4128 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {6543.360 14722.560 6816.000 14995.200} 4129 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4129 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {6816.000 14722.560 7088.640 14995.200} 4130 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4130 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {7088.640 14722.560 7361.280 14995.200} 4131 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4131 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {7361.280 14722.560 7633.920 14995.200} 4132 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4132 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {7633.920 14722.560 7906.560 14995.200} 4133 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4133 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {7906.560 14722.560 8179.200 14995.200} 4134 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4134 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {8179.200 14722.560 8451.840 14995.200} 4135 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4135 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {8451.840 14722.560 8724.480 14995.200} 4136 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4136 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {8724.480 14722.560 8997.120 14995.200} 4137 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4137 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {8997.120 14722.560 9269.760 14995.200} 4138 of 5776
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area : 4138 complete 0 Viols.
[12/04 17:27:44    477s]   VERIFY DRC ...... Sub-Area: {9269.760 14722.560 9542.400 14995.200} 4139 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4139 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {9542.400 14722.560 9815.040 14995.200} 4140 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4140 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {9815.040 14722.560 10087.680 14995.200} 4141 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4141 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {10087.680 14722.560 10360.320 14995.200} 4142 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4142 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {10360.320 14722.560 10632.960 14995.200} 4143 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4143 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {10632.960 14722.560 10905.600 14995.200} 4144 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4144 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {10905.600 14722.560 11178.240 14995.200} 4145 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4145 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {11178.240 14722.560 11450.880 14995.200} 4146 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4146 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {11450.880 14722.560 11723.520 14995.200} 4147 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4147 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {11723.520 14722.560 11996.160 14995.200} 4148 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4148 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {11996.160 14722.560 12268.800 14995.200} 4149 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4149 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {12268.800 14722.560 12541.440 14995.200} 4150 of 5776
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area : 4150 complete 0 Viols.
[12/04 17:27:44    478s]   VERIFY DRC ...... Sub-Area: {12541.440 14722.560 12814.080 14995.200} 4151 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4151 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {12814.080 14722.560 13086.720 14995.200} 4152 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4152 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {13086.720 14722.560 13359.360 14995.200} 4153 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4153 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {13359.360 14722.560 13632.000 14995.200} 4154 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4154 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {13632.000 14722.560 13904.640 14995.200} 4155 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4155 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {13904.640 14722.560 14177.280 14995.200} 4156 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4156 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {14177.280 14722.560 14449.920 14995.200} 4157 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4157 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {14449.920 14722.560 14722.560 14995.200} 4158 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4158 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {14722.560 14722.560 14995.200 14995.200} 4159 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4159 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {14995.200 14722.560 15267.840 14995.200} 4160 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4160 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {15267.840 14722.560 15540.480 14995.200} 4161 of 5776
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area : 4161 complete 0 Viols.
[12/04 17:27:45    478s]   VERIFY DRC ...... Sub-Area: {15540.480 14722.560 15813.120 14995.200} 4162 of 5776
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area : 4162 complete 0 Viols.
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area: {15813.120 14722.560 16085.760 14995.200} 4163 of 5776
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area : 4163 complete 0 Viols.
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area: {16085.760 14722.560 16358.400 14995.200} 4164 of 5776
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area : 4164 complete 0 Viols.
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area: {16358.400 14722.560 16631.039 14995.200} 4165 of 5776
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area : 4165 complete 0 Viols.
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area: {16631.039 14722.560 16903.680 14995.200} 4166 of 5776
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area : 4166 complete 0 Viols.
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area: {16903.680 14722.560 17176.320 14995.200} 4167 of 5776
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area : 4167 complete 0 Viols.
[12/04 17:27:45    479s]   VERIFY DRC ...... Sub-Area: {17176.320 14722.560 17448.961 14995.200} 4168 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4168 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {17448.961 14722.560 17721.600 14995.200} 4169 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4169 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {17721.600 14722.560 17994.240 14995.200} 4170 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4170 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {17994.240 14722.560 18266.881 14995.200} 4171 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4171 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {18266.881 14722.560 18539.520 14995.200} 4172 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4172 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {18539.520 14722.560 18812.160 14995.200} 4173 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4173 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {18812.160 14722.560 19084.801 14995.200} 4174 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4174 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {19084.801 14722.560 19357.439 14995.200} 4175 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4175 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {19357.439 14722.560 19630.080 14995.200} 4176 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4176 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {19630.080 14722.560 19902.721 14995.200} 4177 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4177 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {19902.721 14722.560 20175.359 14995.200} 4178 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4178 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {20175.359 14722.560 20448.000 14995.200} 4179 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4179 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {20448.000 14722.560 20511.461 14995.200} 4180 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4180 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {0.000 14995.200 272.640 15267.840} 4181 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4181 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {272.640 14995.200 545.280 15267.840} 4182 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4182 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {545.280 14995.200 817.920 15267.840} 4183 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4183 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {817.920 14995.200 1090.560 15267.840} 4184 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4184 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {1090.560 14995.200 1363.200 15267.840} 4185 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4185 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {1363.200 14995.200 1635.840 15267.840} 4186 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4186 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {1635.840 14995.200 1908.480 15267.840} 4187 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4187 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {1908.480 14995.200 2181.120 15267.840} 4188 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4188 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {2181.120 14995.200 2453.760 15267.840} 4189 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4189 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {2453.760 14995.200 2726.400 15267.840} 4190 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4190 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {2726.400 14995.200 2999.040 15267.840} 4191 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4191 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {2999.040 14995.200 3271.680 15267.840} 4192 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4192 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {3271.680 14995.200 3544.320 15267.840} 4193 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4193 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {3544.320 14995.200 3816.960 15267.840} 4194 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4194 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {3816.960 14995.200 4089.600 15267.840} 4195 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4195 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {4089.600 14995.200 4362.240 15267.840} 4196 of 5776
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area : 4196 complete 0 Viols.
[12/04 17:27:46    479s]   VERIFY DRC ...... Sub-Area: {4362.240 14995.200 4634.880 15267.840} 4197 of 5776
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area : 4197 complete 0 Viols.
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area: {4634.880 14995.200 4907.520 15267.840} 4198 of 5776
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area : 4198 complete 0 Viols.
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area: {4907.520 14995.200 5180.160 15267.840} 4199 of 5776
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area : 4199 complete 0 Viols.
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area: {5180.160 14995.200 5452.800 15267.840} 4200 of 5776
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area : 4200 complete 0 Viols.
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area: {5452.800 14995.200 5725.440 15267.840} 4201 of 5776
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area : 4201 complete 0 Viols.
[12/04 17:27:46    480s]   VERIFY DRC ...... Sub-Area: {5725.440 14995.200 5998.080 15267.840} 4202 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4202 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {5998.080 14995.200 6270.720 15267.840} 4203 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4203 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {6270.720 14995.200 6543.360 15267.840} 4204 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4204 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {6543.360 14995.200 6816.000 15267.840} 4205 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4205 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {6816.000 14995.200 7088.640 15267.840} 4206 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4206 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {7088.640 14995.200 7361.280 15267.840} 4207 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4207 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {7361.280 14995.200 7633.920 15267.840} 4208 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4208 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {7633.920 14995.200 7906.560 15267.840} 4209 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4209 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {7906.560 14995.200 8179.200 15267.840} 4210 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4210 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {8179.200 14995.200 8451.840 15267.840} 4211 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4211 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {8451.840 14995.200 8724.480 15267.840} 4212 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4212 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {8724.480 14995.200 8997.120 15267.840} 4213 of 5776
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area : 4213 complete 0 Viols.
[12/04 17:27:47    480s]   VERIFY DRC ...... Sub-Area: {8997.120 14995.200 9269.760 15267.840} 4214 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4214 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {9269.760 14995.200 9542.400 15267.840} 4215 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4215 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {9542.400 14995.200 9815.040 15267.840} 4216 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4216 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {9815.040 14995.200 10087.680 15267.840} 4217 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4217 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {10087.680 14995.200 10360.320 15267.840} 4218 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4218 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {10360.320 14995.200 10632.960 15267.840} 4219 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4219 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {10632.960 14995.200 10905.600 15267.840} 4220 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4220 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {10905.600 14995.200 11178.240 15267.840} 4221 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4221 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {11178.240 14995.200 11450.880 15267.840} 4222 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4222 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {11450.880 14995.200 11723.520 15267.840} 4223 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4223 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {11723.520 14995.200 11996.160 15267.840} 4224 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4224 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {11996.160 14995.200 12268.800 15267.840} 4225 of 5776
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area : 4225 complete 0 Viols.
[12/04 17:27:47    481s]   VERIFY DRC ...... Sub-Area: {12268.800 14995.200 12541.440 15267.840} 4226 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4226 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {12541.440 14995.200 12814.080 15267.840} 4227 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4227 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {12814.080 14995.200 13086.720 15267.840} 4228 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4228 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {13086.720 14995.200 13359.360 15267.840} 4229 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4229 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {13359.360 14995.200 13632.000 15267.840} 4230 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4230 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {13632.000 14995.200 13904.640 15267.840} 4231 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4231 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {13904.640 14995.200 14177.280 15267.840} 4232 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4232 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {14177.280 14995.200 14449.920 15267.840} 4233 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4233 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {14449.920 14995.200 14722.560 15267.840} 4234 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4234 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {14722.560 14995.200 14995.200 15267.840} 4235 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4235 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {14995.200 14995.200 15267.840 15267.840} 4236 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4236 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {15267.840 14995.200 15540.480 15267.840} 4237 of 5776
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area : 4237 complete 0 Viols.
[12/04 17:27:48    481s]   VERIFY DRC ...... Sub-Area: {15540.480 14995.200 15813.120 15267.840} 4238 of 5776
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area : 4238 complete 0 Viols.
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area: {15813.120 14995.200 16085.760 15267.840} 4239 of 5776
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area : 4239 complete 0 Viols.
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area: {16085.760 14995.200 16358.400 15267.840} 4240 of 5776
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area : 4240 complete 0 Viols.
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area: {16358.400 14995.200 16631.039 15267.840} 4241 of 5776
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area : 4241 complete 0 Viols.
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area: {16631.039 14995.200 16903.680 15267.840} 4242 of 5776
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area : 4242 complete 0 Viols.
[12/04 17:27:48    482s]   VERIFY DRC ...... Sub-Area: {16903.680 14995.200 17176.320 15267.840} 4243 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4243 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {17176.320 14995.200 17448.961 15267.840} 4244 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4244 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {17448.961 14995.200 17721.600 15267.840} 4245 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4245 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {17721.600 14995.200 17994.240 15267.840} 4246 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4246 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {17994.240 14995.200 18266.881 15267.840} 4247 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4247 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {18266.881 14995.200 18539.520 15267.840} 4248 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4248 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {18539.520 14995.200 18812.160 15267.840} 4249 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4249 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {18812.160 14995.200 19084.801 15267.840} 4250 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4250 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {19084.801 14995.200 19357.439 15267.840} 4251 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4251 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {19357.439 14995.200 19630.080 15267.840} 4252 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4252 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {19630.080 14995.200 19902.721 15267.840} 4253 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4253 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {19902.721 14995.200 20175.359 15267.840} 4254 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4254 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {20175.359 14995.200 20448.000 15267.840} 4255 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4255 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {20448.000 14995.200 20511.461 15267.840} 4256 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4256 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {0.000 15267.840 272.640 15540.480} 4257 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4257 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {272.640 15267.840 545.280 15540.480} 4258 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4258 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {545.280 15267.840 817.920 15540.480} 4259 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4259 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {817.920 15267.840 1090.560 15540.480} 4260 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4260 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {1090.560 15267.840 1363.200 15540.480} 4261 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4261 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {1363.200 15267.840 1635.840 15540.480} 4262 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4262 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {1635.840 15267.840 1908.480 15540.480} 4263 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4263 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {1908.480 15267.840 2181.120 15540.480} 4264 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4264 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {2181.120 15267.840 2453.760 15540.480} 4265 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4265 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {2453.760 15267.840 2726.400 15540.480} 4266 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4266 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {2726.400 15267.840 2999.040 15540.480} 4267 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4267 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {2999.040 15267.840 3271.680 15540.480} 4268 of 5776
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area : 4268 complete 0 Viols.
[12/04 17:27:49    482s]   VERIFY DRC ...... Sub-Area: {3271.680 15267.840 3544.320 15540.480} 4269 of 5776
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area : 4269 complete 0 Viols.
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area: {3544.320 15267.840 3816.960 15540.480} 4270 of 5776
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area : 4270 complete 0 Viols.
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area: {3816.960 15267.840 4089.600 15540.480} 4271 of 5776
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area : 4271 complete 0 Viols.
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area: {4089.600 15267.840 4362.240 15540.480} 4272 of 5776
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area : 4272 complete 0 Viols.
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area: {4362.240 15267.840 4634.880 15540.480} 4273 of 5776
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area : 4273 complete 0 Viols.
[12/04 17:27:49    483s]   VERIFY DRC ...... Sub-Area: {4634.880 15267.840 4907.520 15540.480} 4274 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4274 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {4907.520 15267.840 5180.160 15540.480} 4275 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4275 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {5180.160 15267.840 5452.800 15540.480} 4276 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4276 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {5452.800 15267.840 5725.440 15540.480} 4277 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4277 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {5725.440 15267.840 5998.080 15540.480} 4278 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4278 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {5998.080 15267.840 6270.720 15540.480} 4279 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4279 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {6270.720 15267.840 6543.360 15540.480} 4280 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4280 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {6543.360 15267.840 6816.000 15540.480} 4281 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4281 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {6816.000 15267.840 7088.640 15540.480} 4282 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4282 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {7088.640 15267.840 7361.280 15540.480} 4283 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4283 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {7361.280 15267.840 7633.920 15540.480} 4284 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4284 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {7633.920 15267.840 7906.560 15540.480} 4285 of 5776
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area : 4285 complete 0 Viols.
[12/04 17:27:50    483s]   VERIFY DRC ...... Sub-Area: {7906.560 15267.840 8179.200 15540.480} 4286 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4286 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {8179.200 15267.840 8451.840 15540.480} 4287 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4287 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {8451.840 15267.840 8724.480 15540.480} 4288 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4288 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {8724.480 15267.840 8997.120 15540.480} 4289 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4289 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {8997.120 15267.840 9269.760 15540.480} 4290 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4290 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {9269.760 15267.840 9542.400 15540.480} 4291 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4291 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {9542.400 15267.840 9815.040 15540.480} 4292 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4292 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {9815.040 15267.840 10087.680 15540.480} 4293 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4293 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {10087.680 15267.840 10360.320 15540.480} 4294 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4294 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {10360.320 15267.840 10632.960 15540.480} 4295 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4295 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {10632.960 15267.840 10905.600 15540.480} 4296 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4296 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {10905.600 15267.840 11178.240 15540.480} 4297 of 5776
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area : 4297 complete 0 Viols.
[12/04 17:27:50    484s]   VERIFY DRC ...... Sub-Area: {11178.240 15267.840 11450.880 15540.480} 4298 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4298 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {11450.880 15267.840 11723.520 15540.480} 4299 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4299 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {11723.520 15267.840 11996.160 15540.480} 4300 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4300 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {11996.160 15267.840 12268.800 15540.480} 4301 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4301 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {12268.800 15267.840 12541.440 15540.480} 4302 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4302 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {12541.440 15267.840 12814.080 15540.480} 4303 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4303 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {12814.080 15267.840 13086.720 15540.480} 4304 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4304 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {13086.720 15267.840 13359.360 15540.480} 4305 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4305 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {13359.360 15267.840 13632.000 15540.480} 4306 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4306 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {13632.000 15267.840 13904.640 15540.480} 4307 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4307 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {13904.640 15267.840 14177.280 15540.480} 4308 of 5776
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area : 4308 complete 0 Viols.
[12/04 17:27:51    484s]   VERIFY DRC ...... Sub-Area: {14177.280 15267.840 14449.920 15540.480} 4309 of 5776
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area : 4309 complete 0 Viols.
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area: {14449.920 15267.840 14722.560 15540.480} 4310 of 5776
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area : 4310 complete 0 Viols.
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area: {14722.560 15267.840 14995.200 15540.480} 4311 of 5776
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area : 4311 complete 0 Viols.
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area: {14995.200 15267.840 15267.840 15540.480} 4312 of 5776
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area : 4312 complete 0 Viols.
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area: {15267.840 15267.840 15540.480 15540.480} 4313 of 5776
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area : 4313 complete 0 Viols.
[12/04 17:27:51    485s]   VERIFY DRC ...... Sub-Area: {15540.480 15267.840 15813.120 15540.480} 4314 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4314 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {15813.120 15267.840 16085.760 15540.480} 4315 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4315 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {16085.760 15267.840 16358.400 15540.480} 4316 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4316 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {16358.400 15267.840 16631.039 15540.480} 4317 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4317 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {16631.039 15267.840 16903.680 15540.480} 4318 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4318 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {16903.680 15267.840 17176.320 15540.480} 4319 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4319 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {17176.320 15267.840 17448.961 15540.480} 4320 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4320 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {17448.961 15267.840 17721.600 15540.480} 4321 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4321 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {17721.600 15267.840 17994.240 15540.480} 4322 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4322 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {17994.240 15267.840 18266.881 15540.480} 4323 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4323 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {18266.881 15267.840 18539.520 15540.480} 4324 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4324 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {18539.520 15267.840 18812.160 15540.480} 4325 of 5776
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area : 4325 complete 0 Viols.
[12/04 17:27:52    485s]   VERIFY DRC ...... Sub-Area: {18812.160 15267.840 19084.801 15540.480} 4326 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4326 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {19084.801 15267.840 19357.439 15540.480} 4327 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4327 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {19357.439 15267.840 19630.080 15540.480} 4328 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4328 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {19630.080 15267.840 19902.721 15540.480} 4329 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4329 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {19902.721 15267.840 20175.359 15540.480} 4330 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4330 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {20175.359 15267.840 20448.000 15540.480} 4331 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4331 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {20448.000 15267.840 20511.461 15540.480} 4332 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4332 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {0.000 15540.480 272.640 15813.120} 4333 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4333 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {272.640 15540.480 545.280 15813.120} 4334 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4334 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {545.280 15540.480 817.920 15813.120} 4335 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4335 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {817.920 15540.480 1090.560 15813.120} 4336 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4336 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {1090.560 15540.480 1363.200 15813.120} 4337 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4337 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {1363.200 15540.480 1635.840 15813.120} 4338 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4338 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {1635.840 15540.480 1908.480 15813.120} 4339 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4339 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {1908.480 15540.480 2181.120 15813.120} 4340 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4340 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {2181.120 15540.480 2453.760 15813.120} 4341 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4341 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {2453.760 15540.480 2726.400 15813.120} 4342 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4342 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {2726.400 15540.480 2999.040 15813.120} 4343 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4343 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {2999.040 15540.480 3271.680 15813.120} 4344 of 5776
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area : 4344 complete 0 Viols.
[12/04 17:27:52    486s]   VERIFY DRC ...... Sub-Area: {3271.680 15540.480 3544.320 15813.120} 4345 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4345 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {3544.320 15540.480 3816.960 15813.120} 4346 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4346 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {3816.960 15540.480 4089.600 15813.120} 4347 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4347 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {4089.600 15540.480 4362.240 15813.120} 4348 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4348 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {4362.240 15540.480 4634.880 15813.120} 4349 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4349 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {4634.880 15540.480 4907.520 15813.120} 4350 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4350 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {4907.520 15540.480 5180.160 15813.120} 4351 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4351 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {5180.160 15540.480 5452.800 15813.120} 4352 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4352 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {5452.800 15540.480 5725.440 15813.120} 4353 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4353 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {5725.440 15540.480 5998.080 15813.120} 4354 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4354 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {5998.080 15540.480 6270.720 15813.120} 4355 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4355 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {6270.720 15540.480 6543.360 15813.120} 4356 of 5776
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area : 4356 complete 0 Viols.
[12/04 17:27:53    486s]   VERIFY DRC ...... Sub-Area: {6543.360 15540.480 6816.000 15813.120} 4357 of 5776
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area : 4357 complete 0 Viols.
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area: {6816.000 15540.480 7088.640 15813.120} 4358 of 5776
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area : 4358 complete 0 Viols.
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area: {7088.640 15540.480 7361.280 15813.120} 4359 of 5776
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area : 4359 complete 0 Viols.
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area: {7361.280 15540.480 7633.920 15813.120} 4360 of 5776
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area : 4360 complete 0 Viols.
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area: {7633.920 15540.480 7906.560 15813.120} 4361 of 5776
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area : 4361 complete 0 Viols.
[12/04 17:27:53    487s]   VERIFY DRC ...... Sub-Area: {7906.560 15540.480 8179.200 15813.120} 4362 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4362 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {8179.200 15540.480 8451.840 15813.120} 4363 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4363 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {8451.840 15540.480 8724.480 15813.120} 4364 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4364 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {8724.480 15540.480 8997.120 15813.120} 4365 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4365 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {8997.120 15540.480 9269.760 15813.120} 4366 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4366 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {9269.760 15540.480 9542.400 15813.120} 4367 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4367 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {9542.400 15540.480 9815.040 15813.120} 4368 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4368 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {9815.040 15540.480 10087.680 15813.120} 4369 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4369 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {10087.680 15540.480 10360.320 15813.120} 4370 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4370 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {10360.320 15540.480 10632.960 15813.120} 4371 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4371 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {10632.960 15540.480 10905.600 15813.120} 4372 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4372 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {10905.600 15540.480 11178.240 15813.120} 4373 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4373 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {11178.240 15540.480 11450.880 15813.120} 4374 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4374 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {11450.880 15540.480 11723.520 15813.120} 4375 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4375 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {11723.520 15540.480 11996.160 15813.120} 4376 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4376 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {11996.160 15540.480 12268.800 15813.120} 4377 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4377 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {12268.800 15540.480 12541.440 15813.120} 4378 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4378 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {12541.440 15540.480 12814.080 15813.120} 4379 of 5776
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area : 4379 complete 0 Viols.
[12/04 17:27:54    487s]   VERIFY DRC ...... Sub-Area: {12814.080 15540.480 13086.720 15813.120} 4380 of 5776
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area : 4380 complete 0 Viols.
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area: {13086.720 15540.480 13359.360 15813.120} 4381 of 5776
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area : 4381 complete 0 Viols.
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area: {13359.360 15540.480 13632.000 15813.120} 4382 of 5776
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area : 4382 complete 0 Viols.
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area: {13632.000 15540.480 13904.640 15813.120} 4383 of 5776
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area : 4383 complete 0 Viols.
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area: {13904.640 15540.480 14177.280 15813.120} 4384 of 5776
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area : 4384 complete 0 Viols.
[12/04 17:27:54    488s]   VERIFY DRC ...... Sub-Area: {14177.280 15540.480 14449.920 15813.120} 4385 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4385 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {14449.920 15540.480 14722.560 15813.120} 4386 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4386 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {14722.560 15540.480 14995.200 15813.120} 4387 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4387 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {14995.200 15540.480 15267.840 15813.120} 4388 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4388 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {15267.840 15540.480 15540.480 15813.120} 4389 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4389 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {15540.480 15540.480 15813.120 15813.120} 4390 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4390 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {15813.120 15540.480 16085.760 15813.120} 4391 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4391 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {16085.760 15540.480 16358.400 15813.120} 4392 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4392 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {16358.400 15540.480 16631.039 15813.120} 4393 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4393 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {16631.039 15540.480 16903.680 15813.120} 4394 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4394 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {16903.680 15540.480 17176.320 15813.120} 4395 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4395 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {17176.320 15540.480 17448.961 15813.120} 4396 of 5776
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area : 4396 complete 0 Viols.
[12/04 17:27:55    488s]   VERIFY DRC ...... Sub-Area: {17448.961 15540.480 17721.600 15813.120} 4397 of 5776
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area : 4397 complete 0 Viols.
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area: {17721.600 15540.480 17994.240 15813.120} 4398 of 5776
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area : 4398 complete 0 Viols.
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area: {17994.240 15540.480 18266.881 15813.120} 4399 of 5776
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area : 4399 complete 0 Viols.
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area: {18266.881 15540.480 18539.520 15813.120} 4400 of 5776
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area : 4400 complete 0 Viols.
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area: {18539.520 15540.480 18812.160 15813.120} 4401 of 5776
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area : 4401 complete 0 Viols.
[12/04 17:27:55    489s]   VERIFY DRC ...... Sub-Area: {18812.160 15540.480 19084.801 15813.120} 4402 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4402 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {19084.801 15540.480 19357.439 15813.120} 4403 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4403 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {19357.439 15540.480 19630.080 15813.120} 4404 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4404 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {19630.080 15540.480 19902.721 15813.120} 4405 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4405 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {19902.721 15540.480 20175.359 15813.120} 4406 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4406 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {20175.359 15540.480 20448.000 15813.120} 4407 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4407 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {20448.000 15540.480 20511.461 15813.120} 4408 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4408 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {0.000 15813.120 272.640 16085.760} 4409 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4409 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {272.640 15813.120 545.280 16085.760} 4410 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4410 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {545.280 15813.120 817.920 16085.760} 4411 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4411 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {817.920 15813.120 1090.560 16085.760} 4412 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4412 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {1090.560 15813.120 1363.200 16085.760} 4413 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4413 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {1363.200 15813.120 1635.840 16085.760} 4414 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4414 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {1635.840 15813.120 1908.480 16085.760} 4415 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4415 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {1908.480 15813.120 2181.120 16085.760} 4416 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4416 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {2181.120 15813.120 2453.760 16085.760} 4417 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4417 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {2453.760 15813.120 2726.400 16085.760} 4418 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4418 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {2726.400 15813.120 2999.040 16085.760} 4419 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4419 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {2999.040 15813.120 3271.680 16085.760} 4420 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4420 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {3271.680 15813.120 3544.320 16085.760} 4421 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4421 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {3544.320 15813.120 3816.960 16085.760} 4422 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4422 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {3816.960 15813.120 4089.600 16085.760} 4423 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4423 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {4089.600 15813.120 4362.240 16085.760} 4424 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4424 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {4362.240 15813.120 4634.880 16085.760} 4425 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4425 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {4634.880 15813.120 4907.520 16085.760} 4426 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4426 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {4907.520 15813.120 5180.160 16085.760} 4427 of 5776
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area : 4427 complete 0 Viols.
[12/04 17:27:56    489s]   VERIFY DRC ...... Sub-Area: {5180.160 15813.120 5452.800 16085.760} 4428 of 5776
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area : 4428 complete 0 Viols.
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area: {5452.800 15813.120 5725.440 16085.760} 4429 of 5776
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area : 4429 complete 0 Viols.
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area: {5725.440 15813.120 5998.080 16085.760} 4430 of 5776
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area : 4430 complete 0 Viols.
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area: {5998.080 15813.120 6270.720 16085.760} 4431 of 5776
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area : 4431 complete 0 Viols.
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area: {6270.720 15813.120 6543.360 16085.760} 4432 of 5776
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area : 4432 complete 0 Viols.
[12/04 17:27:56    490s]   VERIFY DRC ...... Sub-Area: {6543.360 15813.120 6816.000 16085.760} 4433 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4433 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {6816.000 15813.120 7088.640 16085.760} 4434 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4434 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {7088.640 15813.120 7361.280 16085.760} 4435 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4435 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {7361.280 15813.120 7633.920 16085.760} 4436 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4436 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {7633.920 15813.120 7906.560 16085.760} 4437 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4437 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {7906.560 15813.120 8179.200 16085.760} 4438 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4438 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {8179.200 15813.120 8451.840 16085.760} 4439 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4439 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {8451.840 15813.120 8724.480 16085.760} 4440 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4440 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {8724.480 15813.120 8997.120 16085.760} 4441 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4441 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {8997.120 15813.120 9269.760 16085.760} 4442 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4442 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {9269.760 15813.120 9542.400 16085.760} 4443 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4443 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {9542.400 15813.120 9815.040 16085.760} 4444 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4444 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {9815.040 15813.120 10087.680 16085.760} 4445 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4445 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {10087.680 15813.120 10360.320 16085.760} 4446 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4446 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {10360.320 15813.120 10632.960 16085.760} 4447 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4447 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {10632.960 15813.120 10905.600 16085.760} 4448 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4448 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {10905.600 15813.120 11178.240 16085.760} 4449 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4449 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {11178.240 15813.120 11450.880 16085.760} 4450 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4450 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {11450.880 15813.120 11723.520 16085.760} 4451 of 5776
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area : 4451 complete 0 Viols.
[12/04 17:27:57    490s]   VERIFY DRC ...... Sub-Area: {11723.520 15813.120 11996.160 16085.760} 4452 of 5776
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area : 4452 complete 0 Viols.
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area: {11996.160 15813.120 12268.800 16085.760} 4453 of 5776
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area : 4453 complete 0 Viols.
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area: {12268.800 15813.120 12541.440 16085.760} 4454 of 5776
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area : 4454 complete 0 Viols.
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area: {12541.440 15813.120 12814.080 16085.760} 4455 of 5776
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area : 4455 complete 0 Viols.
[12/04 17:27:57    491s]   VERIFY DRC ...... Sub-Area: {12814.080 15813.120 13086.720 16085.760} 4456 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4456 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {13086.720 15813.120 13359.360 16085.760} 4457 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4457 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {13359.360 15813.120 13632.000 16085.760} 4458 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4458 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {13632.000 15813.120 13904.640 16085.760} 4459 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4459 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {13904.640 15813.120 14177.280 16085.760} 4460 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4460 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {14177.280 15813.120 14449.920 16085.760} 4461 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4461 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {14449.920 15813.120 14722.560 16085.760} 4462 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4462 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {14722.560 15813.120 14995.200 16085.760} 4463 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4463 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {14995.200 15813.120 15267.840 16085.760} 4464 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4464 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {15267.840 15813.120 15540.480 16085.760} 4465 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4465 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {15540.480 15813.120 15813.120 16085.760} 4466 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4466 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {15813.120 15813.120 16085.760 16085.760} 4467 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4467 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {16085.760 15813.120 16358.400 16085.760} 4468 of 5776
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area : 4468 complete 0 Viols.
[12/04 17:27:58    491s]   VERIFY DRC ...... Sub-Area: {16358.400 15813.120 16631.039 16085.760} 4469 of 5776
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area : 4469 complete 0 Viols.
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area: {16631.039 15813.120 16903.680 16085.760} 4470 of 5776
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area : 4470 complete 0 Viols.
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area: {16903.680 15813.120 17176.320 16085.760} 4471 of 5776
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area : 4471 complete 0 Viols.
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area: {17176.320 15813.120 17448.961 16085.760} 4472 of 5776
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area : 4472 complete 0 Viols.
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area: {17448.961 15813.120 17721.600 16085.760} 4473 of 5776
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area : 4473 complete 0 Viols.
[12/04 17:27:58    492s]   VERIFY DRC ...... Sub-Area: {17721.600 15813.120 17994.240 16085.760} 4474 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4474 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {17994.240 15813.120 18266.881 16085.760} 4475 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4475 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {18266.881 15813.120 18539.520 16085.760} 4476 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4476 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {18539.520 15813.120 18812.160 16085.760} 4477 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4477 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {18812.160 15813.120 19084.801 16085.760} 4478 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4478 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {19084.801 15813.120 19357.439 16085.760} 4479 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4479 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {19357.439 15813.120 19630.080 16085.760} 4480 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4480 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {19630.080 15813.120 19902.721 16085.760} 4481 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4481 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {19902.721 15813.120 20175.359 16085.760} 4482 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4482 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {20175.359 15813.120 20448.000 16085.760} 4483 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4483 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {20448.000 15813.120 20511.461 16085.760} 4484 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4484 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {0.000 16085.760 272.640 16358.400} 4485 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4485 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {272.640 16085.760 545.280 16358.400} 4486 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4486 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {545.280 16085.760 817.920 16358.400} 4487 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4487 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {817.920 16085.760 1090.560 16358.400} 4488 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4488 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {1090.560 16085.760 1363.200 16358.400} 4489 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4489 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {1363.200 16085.760 1635.840 16358.400} 4490 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4490 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {1635.840 16085.760 1908.480 16358.400} 4491 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4491 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {1908.480 16085.760 2181.120 16358.400} 4492 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4492 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {2181.120 16085.760 2453.760 16358.400} 4493 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4493 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {2453.760 16085.760 2726.400 16358.400} 4494 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4494 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {2726.400 16085.760 2999.040 16358.400} 4495 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4495 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {2999.040 16085.760 3271.680 16358.400} 4496 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4496 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {3271.680 16085.760 3544.320 16358.400} 4497 of 5776
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area : 4497 complete 0 Viols.
[12/04 17:27:59    492s]   VERIFY DRC ...... Sub-Area: {3544.320 16085.760 3816.960 16358.400} 4498 of 5776
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area : 4498 complete 0 Viols.
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area: {3816.960 16085.760 4089.600 16358.400} 4499 of 5776
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area : 4499 complete 0 Viols.
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area: {4089.600 16085.760 4362.240 16358.400} 4500 of 5776
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area : 4500 complete 0 Viols.
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area: {4362.240 16085.760 4634.880 16358.400} 4501 of 5776
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area : 4501 complete 0 Viols.
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area: {4634.880 16085.760 4907.520 16358.400} 4502 of 5776
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area : 4502 complete 0 Viols.
[12/04 17:27:59    493s]   VERIFY DRC ...... Sub-Area: {4907.520 16085.760 5180.160 16358.400} 4503 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4503 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {5180.160 16085.760 5452.800 16358.400} 4504 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4504 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {5452.800 16085.760 5725.440 16358.400} 4505 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4505 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {5725.440 16085.760 5998.080 16358.400} 4506 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4506 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {5998.080 16085.760 6270.720 16358.400} 4507 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4507 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {6270.720 16085.760 6543.360 16358.400} 4508 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4508 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {6543.360 16085.760 6816.000 16358.400} 4509 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4509 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {6816.000 16085.760 7088.640 16358.400} 4510 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4510 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {7088.640 16085.760 7361.280 16358.400} 4511 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4511 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {7361.280 16085.760 7633.920 16358.400} 4512 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4512 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {7633.920 16085.760 7906.560 16358.400} 4513 of 5776
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area : 4513 complete 0 Viols.
[12/04 17:28:00    493s]   VERIFY DRC ...... Sub-Area: {7906.560 16085.760 8179.200 16358.400} 4514 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4514 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {8179.200 16085.760 8451.840 16358.400} 4515 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4515 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {8451.840 16085.760 8724.480 16358.400} 4516 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4516 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {8724.480 16085.760 8997.120 16358.400} 4517 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4517 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {8997.120 16085.760 9269.760 16358.400} 4518 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4518 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {9269.760 16085.760 9542.400 16358.400} 4519 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4519 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {9542.400 16085.760 9815.040 16358.400} 4520 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4520 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {9815.040 16085.760 10087.680 16358.400} 4521 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4521 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {10087.680 16085.760 10360.320 16358.400} 4522 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4522 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {10360.320 16085.760 10632.960 16358.400} 4523 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4523 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {10632.960 16085.760 10905.600 16358.400} 4524 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4524 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {10905.600 16085.760 11178.240 16358.400} 4525 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4525 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {11178.240 16085.760 11450.880 16358.400} 4526 of 5776
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area : 4526 complete 0 Viols.
[12/04 17:28:00    494s]   VERIFY DRC ...... Sub-Area: {11450.880 16085.760 11723.520 16358.400} 4527 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4527 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {11723.520 16085.760 11996.160 16358.400} 4528 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4528 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {11996.160 16085.760 12268.800 16358.400} 4529 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4529 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {12268.800 16085.760 12541.440 16358.400} 4530 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4530 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {12541.440 16085.760 12814.080 16358.400} 4531 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4531 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {12814.080 16085.760 13086.720 16358.400} 4532 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4532 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {13086.720 16085.760 13359.360 16358.400} 4533 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4533 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {13359.360 16085.760 13632.000 16358.400} 4534 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4534 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {13632.000 16085.760 13904.640 16358.400} 4535 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4535 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {13904.640 16085.760 14177.280 16358.400} 4536 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4536 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {14177.280 16085.760 14449.920 16358.400} 4537 of 5776
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area : 4537 complete 0 Viols.
[12/04 17:28:01    494s]   VERIFY DRC ...... Sub-Area: {14449.920 16085.760 14722.560 16358.400} 4538 of 5776
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area : 4538 complete 0 Viols.
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area: {14722.560 16085.760 14995.200 16358.400} 4539 of 5776
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area : 4539 complete 0 Viols.
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area: {14995.200 16085.760 15267.840 16358.400} 4540 of 5776
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area : 4540 complete 0 Viols.
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area: {15267.840 16085.760 15540.480 16358.400} 4541 of 5776
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area : 4541 complete 0 Viols.
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area: {15540.480 16085.760 15813.120 16358.400} 4542 of 5776
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area : 4542 complete 0 Viols.
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area: {15813.120 16085.760 16085.760 16358.400} 4543 of 5776
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area : 4543 complete 0 Viols.
[12/04 17:28:01    495s]   VERIFY DRC ...... Sub-Area: {16085.760 16085.760 16358.400 16358.400} 4544 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4544 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {16358.400 16085.760 16631.039 16358.400} 4545 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4545 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {16631.039 16085.760 16903.680 16358.400} 4546 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4546 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {16903.680 16085.760 17176.320 16358.400} 4547 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4547 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {17176.320 16085.760 17448.961 16358.400} 4548 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4548 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {17448.961 16085.760 17721.600 16358.400} 4549 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4549 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {17721.600 16085.760 17994.240 16358.400} 4550 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4550 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {17994.240 16085.760 18266.881 16358.400} 4551 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4551 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {18266.881 16085.760 18539.520 16358.400} 4552 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4552 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {18539.520 16085.760 18812.160 16358.400} 4553 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4553 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {18812.160 16085.760 19084.801 16358.400} 4554 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4554 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {19084.801 16085.760 19357.439 16358.400} 4555 of 5776
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area : 4555 complete 0 Viols.
[12/04 17:28:02    495s]   VERIFY DRC ...... Sub-Area: {19357.439 16085.760 19630.080 16358.400} 4556 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4556 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {19630.080 16085.760 19902.721 16358.400} 4557 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4557 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {19902.721 16085.760 20175.359 16358.400} 4558 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4558 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {20175.359 16085.760 20448.000 16358.400} 4559 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4559 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {20448.000 16085.760 20511.461 16358.400} 4560 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4560 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {0.000 16358.400 272.640 16631.039} 4561 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4561 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {272.640 16358.400 545.280 16631.039} 4562 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4562 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {545.280 16358.400 817.920 16631.039} 4563 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4563 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {817.920 16358.400 1090.560 16631.039} 4564 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4564 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {1090.560 16358.400 1363.200 16631.039} 4565 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4565 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {1363.200 16358.400 1635.840 16631.039} 4566 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4566 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {1635.840 16358.400 1908.480 16631.039} 4567 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4567 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {1908.480 16358.400 2181.120 16631.039} 4568 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4568 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {2181.120 16358.400 2453.760 16631.039} 4569 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4569 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {2453.760 16358.400 2726.400 16631.039} 4570 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4570 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {2726.400 16358.400 2999.040 16631.039} 4571 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4571 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {2999.040 16358.400 3271.680 16631.039} 4572 of 5776
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area : 4572 complete 0 Viols.
[12/04 17:28:02    496s]   VERIFY DRC ...... Sub-Area: {3271.680 16358.400 3544.320 16631.039} 4573 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4573 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {3544.320 16358.400 3816.960 16631.039} 4574 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4574 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {3816.960 16358.400 4089.600 16631.039} 4575 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4575 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {4089.600 16358.400 4362.240 16631.039} 4576 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4576 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {4362.240 16358.400 4634.880 16631.039} 4577 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4577 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {4634.880 16358.400 4907.520 16631.039} 4578 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4578 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {4907.520 16358.400 5180.160 16631.039} 4579 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4579 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {5180.160 16358.400 5452.800 16631.039} 4580 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4580 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {5452.800 16358.400 5725.440 16631.039} 4581 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4581 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {5725.440 16358.400 5998.080 16631.039} 4582 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4582 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {5998.080 16358.400 6270.720 16631.039} 4583 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4583 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {6270.720 16358.400 6543.360 16631.039} 4584 of 5776
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area : 4584 complete 0 Viols.
[12/04 17:28:03    496s]   VERIFY DRC ...... Sub-Area: {6543.360 16358.400 6816.000 16631.039} 4585 of 5776
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area : 4585 complete 0 Viols.
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area: {6816.000 16358.400 7088.640 16631.039} 4586 of 5776
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area : 4586 complete 0 Viols.
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area: {7088.640 16358.400 7361.280 16631.039} 4587 of 5776
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area : 4587 complete 0 Viols.
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area: {7361.280 16358.400 7633.920 16631.039} 4588 of 5776
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area : 4588 complete 0 Viols.
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area: {7633.920 16358.400 7906.560 16631.039} 4589 of 5776
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area : 4589 complete 0 Viols.
[12/04 17:28:03    497s]   VERIFY DRC ...... Sub-Area: {7906.560 16358.400 8179.200 16631.039} 4590 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4590 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {8179.200 16358.400 8451.840 16631.039} 4591 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4591 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {8451.840 16358.400 8724.480 16631.039} 4592 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4592 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {8724.480 16358.400 8997.120 16631.039} 4593 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4593 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {8997.120 16358.400 9269.760 16631.039} 4594 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4594 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {9269.760 16358.400 9542.400 16631.039} 4595 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4595 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {9542.400 16358.400 9815.040 16631.039} 4596 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4596 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {9815.040 16358.400 10087.680 16631.039} 4597 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4597 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {10087.680 16358.400 10360.320 16631.039} 4598 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4598 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {10360.320 16358.400 10632.960 16631.039} 4599 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4599 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {10632.960 16358.400 10905.600 16631.039} 4600 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4600 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {10905.600 16358.400 11178.240 16631.039} 4601 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4601 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {11178.240 16358.400 11450.880 16631.039} 4602 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4602 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {11450.880 16358.400 11723.520 16631.039} 4603 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4603 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {11723.520 16358.400 11996.160 16631.039} 4604 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4604 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {11996.160 16358.400 12268.800 16631.039} 4605 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4605 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {12268.800 16358.400 12541.440 16631.039} 4606 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4606 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {12541.440 16358.400 12814.080 16631.039} 4607 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4607 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {12814.080 16358.400 13086.720 16631.039} 4608 of 5776
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area : 4608 complete 0 Viols.
[12/04 17:28:04    497s]   VERIFY DRC ...... Sub-Area: {13086.720 16358.400 13359.360 16631.039} 4609 of 5776
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area : 4609 complete 0 Viols.
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area: {13359.360 16358.400 13632.000 16631.039} 4610 of 5776
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area : 4610 complete 0 Viols.
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area: {13632.000 16358.400 13904.640 16631.039} 4611 of 5776
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area : 4611 complete 0 Viols.
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area: {13904.640 16358.400 14177.280 16631.039} 4612 of 5776
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area : 4612 complete 0 Viols.
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area: {14177.280 16358.400 14449.920 16631.039} 4613 of 5776
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area : 4613 complete 0 Viols.
[12/04 17:28:04    498s]   VERIFY DRC ...... Sub-Area: {14449.920 16358.400 14722.560 16631.039} 4614 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4614 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {14722.560 16358.400 14995.200 16631.039} 4615 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4615 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {14995.200 16358.400 15267.840 16631.039} 4616 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4616 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {15267.840 16358.400 15540.480 16631.039} 4617 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4617 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {15540.480 16358.400 15813.120 16631.039} 4618 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4618 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {15813.120 16358.400 16085.760 16631.039} 4619 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4619 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {16085.760 16358.400 16358.400 16631.039} 4620 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4620 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {16358.400 16358.400 16631.039 16631.039} 4621 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4621 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {16631.039 16358.400 16903.680 16631.039} 4622 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4622 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {16903.680 16358.400 17176.320 16631.039} 4623 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4623 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {17176.320 16358.400 17448.961 16631.039} 4624 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4624 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {17448.961 16358.400 17721.600 16631.039} 4625 of 5776
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area : 4625 complete 0 Viols.
[12/04 17:28:05    498s]   VERIFY DRC ...... Sub-Area: {17721.600 16358.400 17994.240 16631.039} 4626 of 5776
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area : 4626 complete 0 Viols.
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area: {17994.240 16358.400 18266.881 16631.039} 4627 of 5776
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area : 4627 complete 0 Viols.
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area: {18266.881 16358.400 18539.520 16631.039} 4628 of 5776
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area : 4628 complete 0 Viols.
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area: {18539.520 16358.400 18812.160 16631.039} 4629 of 5776
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area : 4629 complete 0 Viols.
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area: {18812.160 16358.400 19084.801 16631.039} 4630 of 5776
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area : 4630 complete 0 Viols.
[12/04 17:28:05    499s]   VERIFY DRC ...... Sub-Area: {19084.801 16358.400 19357.439 16631.039} 4631 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4631 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {19357.439 16358.400 19630.080 16631.039} 4632 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4632 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {19630.080 16358.400 19902.721 16631.039} 4633 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4633 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {19902.721 16358.400 20175.359 16631.039} 4634 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4634 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {20175.359 16358.400 20448.000 16631.039} 4635 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4635 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {20448.000 16358.400 20511.461 16631.039} 4636 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4636 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {0.000 16631.039 272.640 16903.680} 4637 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4637 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {272.640 16631.039 545.280 16903.680} 4638 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4638 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {545.280 16631.039 817.920 16903.680} 4639 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4639 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {817.920 16631.039 1090.560 16903.680} 4640 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4640 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {1090.560 16631.039 1363.200 16903.680} 4641 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4641 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {1363.200 16631.039 1635.840 16903.680} 4642 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4642 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {1635.840 16631.039 1908.480 16903.680} 4643 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4643 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {1908.480 16631.039 2181.120 16903.680} 4644 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4644 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {2181.120 16631.039 2453.760 16903.680} 4645 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4645 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {2453.760 16631.039 2726.400 16903.680} 4646 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4646 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {2726.400 16631.039 2999.040 16903.680} 4647 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4647 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {2999.040 16631.039 3271.680 16903.680} 4648 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4648 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {3271.680 16631.039 3544.320 16903.680} 4649 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4649 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {3544.320 16631.039 3816.960 16903.680} 4650 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4650 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {3816.960 16631.039 4089.600 16903.680} 4651 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4651 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {4089.600 16631.039 4362.240 16903.680} 4652 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4652 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {4362.240 16631.039 4634.880 16903.680} 4653 of 5776
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area : 4653 complete 0 Viols.
[12/04 17:28:06    499s]   VERIFY DRC ...... Sub-Area: {4634.880 16631.039 4907.520 16903.680} 4654 of 5776
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area : 4654 complete 0 Viols.
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area: {4907.520 16631.039 5180.160 16903.680} 4655 of 5776
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area : 4655 complete 0 Viols.
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area: {5180.160 16631.039 5452.800 16903.680} 4656 of 5776
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area : 4656 complete 0 Viols.
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area: {5452.800 16631.039 5725.440 16903.680} 4657 of 5776
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area : 4657 complete 0 Viols.
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area: {5725.440 16631.039 5998.080 16903.680} 4658 of 5776
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area : 4658 complete 0 Viols.
[12/04 17:28:06    500s]   VERIFY DRC ...... Sub-Area: {5998.080 16631.039 6270.720 16903.680} 4659 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4659 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {6270.720 16631.039 6543.360 16903.680} 4660 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4660 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {6543.360 16631.039 6816.000 16903.680} 4661 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4661 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {6816.000 16631.039 7088.640 16903.680} 4662 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4662 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {7088.640 16631.039 7361.280 16903.680} 4663 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4663 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {7361.280 16631.039 7633.920 16903.680} 4664 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4664 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {7633.920 16631.039 7906.560 16903.680} 4665 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4665 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {7906.560 16631.039 8179.200 16903.680} 4666 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4666 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {8179.200 16631.039 8451.840 16903.680} 4667 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4667 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {8451.840 16631.039 8724.480 16903.680} 4668 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4668 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {8724.480 16631.039 8997.120 16903.680} 4669 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4669 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {8997.120 16631.039 9269.760 16903.680} 4670 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4670 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {9269.760 16631.039 9542.400 16903.680} 4671 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4671 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {9542.400 16631.039 9815.040 16903.680} 4672 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4672 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {9815.040 16631.039 10087.680 16903.680} 4673 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4673 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {10087.680 16631.039 10360.320 16903.680} 4674 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4674 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {10360.320 16631.039 10632.960 16903.680} 4675 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4675 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {10632.960 16631.039 10905.600 16903.680} 4676 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4676 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {10905.600 16631.039 11178.240 16903.680} 4677 of 5776
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area : 4677 complete 0 Viols.
[12/04 17:28:07    500s]   VERIFY DRC ...... Sub-Area: {11178.240 16631.039 11450.880 16903.680} 4678 of 5776
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area : 4678 complete 0 Viols.
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area: {11450.880 16631.039 11723.520 16903.680} 4679 of 5776
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area : 4679 complete 0 Viols.
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area: {11723.520 16631.039 11996.160 16903.680} 4680 of 5776
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area : 4680 complete 0 Viols.
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area: {11996.160 16631.039 12268.800 16903.680} 4681 of 5776
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area : 4681 complete 0 Viols.
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area: {12268.800 16631.039 12541.440 16903.680} 4682 of 5776
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area : 4682 complete 0 Viols.
[12/04 17:28:07    501s]   VERIFY DRC ...... Sub-Area: {12541.440 16631.039 12814.080 16903.680} 4683 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4683 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {12814.080 16631.039 13086.720 16903.680} 4684 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4684 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {13086.720 16631.039 13359.360 16903.680} 4685 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4685 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {13359.360 16631.039 13632.000 16903.680} 4686 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4686 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {13632.000 16631.039 13904.640 16903.680} 4687 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4687 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {13904.640 16631.039 14177.280 16903.680} 4688 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4688 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {14177.280 16631.039 14449.920 16903.680} 4689 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4689 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {14449.920 16631.039 14722.560 16903.680} 4690 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4690 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {14722.560 16631.039 14995.200 16903.680} 4691 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4691 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {14995.200 16631.039 15267.840 16903.680} 4692 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4692 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {15267.840 16631.039 15540.480 16903.680} 4693 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4693 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {15540.480 16631.039 15813.120 16903.680} 4694 of 5776
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area : 4694 complete 0 Viols.
[12/04 17:28:08    501s]   VERIFY DRC ...... Sub-Area: {15813.120 16631.039 16085.760 16903.680} 4695 of 5776
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area : 4695 complete 0 Viols.
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area: {16085.760 16631.039 16358.400 16903.680} 4696 of 5776
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area : 4696 complete 0 Viols.
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area: {16358.400 16631.039 16631.039 16903.680} 4697 of 5776
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area : 4697 complete 0 Viols.
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area: {16631.039 16631.039 16903.680 16903.680} 4698 of 5776
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area : 4698 complete 0 Viols.
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area: {16903.680 16631.039 17176.320 16903.680} 4699 of 5776
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area : 4699 complete 0 Viols.
[12/04 17:28:08    502s]   VERIFY DRC ...... Sub-Area: {17176.320 16631.039 17448.961 16903.680} 4700 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4700 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {17448.961 16631.039 17721.600 16903.680} 4701 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4701 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {17721.600 16631.039 17994.240 16903.680} 4702 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4702 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {17994.240 16631.039 18266.881 16903.680} 4703 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4703 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {18266.881 16631.039 18539.520 16903.680} 4704 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4704 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {18539.520 16631.039 18812.160 16903.680} 4705 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4705 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {18812.160 16631.039 19084.801 16903.680} 4706 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4706 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {19084.801 16631.039 19357.439 16903.680} 4707 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4707 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {19357.439 16631.039 19630.080 16903.680} 4708 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4708 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {19630.080 16631.039 19902.721 16903.680} 4709 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4709 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {19902.721 16631.039 20175.359 16903.680} 4710 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4710 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {20175.359 16631.039 20448.000 16903.680} 4711 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4711 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {20448.000 16631.039 20511.461 16903.680} 4712 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4712 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {0.000 16903.680 272.640 17176.320} 4713 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4713 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {272.640 16903.680 545.280 17176.320} 4714 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4714 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {545.280 16903.680 817.920 17176.320} 4715 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4715 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {817.920 16903.680 1090.560 17176.320} 4716 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4716 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {1090.560 16903.680 1363.200 17176.320} 4717 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4717 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {1363.200 16903.680 1635.840 17176.320} 4718 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4718 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {1635.840 16903.680 1908.480 17176.320} 4719 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4719 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {1908.480 16903.680 2181.120 17176.320} 4720 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4720 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {2181.120 16903.680 2453.760 17176.320} 4721 of 5776
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area : 4721 complete 0 Viols.
[12/04 17:28:09    502s]   VERIFY DRC ...... Sub-Area: {2453.760 16903.680 2726.400 17176.320} 4722 of 5776
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area : 4722 complete 0 Viols.
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area: {2726.400 16903.680 2999.040 17176.320} 4723 of 5776
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area : 4723 complete 0 Viols.
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area: {2999.040 16903.680 3271.680 17176.320} 4724 of 5776
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area : 4724 complete 0 Viols.
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area: {3271.680 16903.680 3544.320 17176.320} 4725 of 5776
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area : 4725 complete 0 Viols.
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area: {3544.320 16903.680 3816.960 17176.320} 4726 of 5776
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area : 4726 complete 0 Viols.
[12/04 17:28:09    503s]   VERIFY DRC ...... Sub-Area: {3816.960 16903.680 4089.600 17176.320} 4727 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4727 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {4089.600 16903.680 4362.240 17176.320} 4728 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4728 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {4362.240 16903.680 4634.880 17176.320} 4729 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4729 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {4634.880 16903.680 4907.520 17176.320} 4730 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4730 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {4907.520 16903.680 5180.160 17176.320} 4731 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4731 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {5180.160 16903.680 5452.800 17176.320} 4732 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4732 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {5452.800 16903.680 5725.440 17176.320} 4733 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4733 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {5725.440 16903.680 5998.080 17176.320} 4734 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4734 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {5998.080 16903.680 6270.720 17176.320} 4735 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4735 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {6270.720 16903.680 6543.360 17176.320} 4736 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4736 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {6543.360 16903.680 6816.000 17176.320} 4737 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4737 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {6816.000 16903.680 7088.640 17176.320} 4738 of 5776
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area : 4738 complete 0 Viols.
[12/04 17:28:10    503s]   VERIFY DRC ...... Sub-Area: {7088.640 16903.680 7361.280 17176.320} 4739 of 5776
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area : 4739 complete 0 Viols.
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area: {7361.280 16903.680 7633.920 17176.320} 4740 of 5776
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area : 4740 complete 0 Viols.
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area: {7633.920 16903.680 7906.560 17176.320} 4741 of 5776
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area : 4741 complete 0 Viols.
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area: {7906.560 16903.680 8179.200 17176.320} 4742 of 5776
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area : 4742 complete 0 Viols.
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area: {8179.200 16903.680 8451.840 17176.320} 4743 of 5776
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area : 4743 complete 0 Viols.
[12/04 17:28:10    504s]   VERIFY DRC ...... Sub-Area: {8451.840 16903.680 8724.480 17176.320} 4744 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4744 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {8724.480 16903.680 8997.120 17176.320} 4745 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4745 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {8997.120 16903.680 9269.760 17176.320} 4746 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4746 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {9269.760 16903.680 9542.400 17176.320} 4747 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4747 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {9542.400 16903.680 9815.040 17176.320} 4748 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4748 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {9815.040 16903.680 10087.680 17176.320} 4749 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4749 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {10087.680 16903.680 10360.320 17176.320} 4750 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4750 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {10360.320 16903.680 10632.960 17176.320} 4751 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4751 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {10632.960 16903.680 10905.600 17176.320} 4752 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4752 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {10905.600 16903.680 11178.240 17176.320} 4753 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4753 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {11178.240 16903.680 11450.880 17176.320} 4754 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4754 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {11450.880 16903.680 11723.520 17176.320} 4755 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4755 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {11723.520 16903.680 11996.160 17176.320} 4756 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4756 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {11996.160 16903.680 12268.800 17176.320} 4757 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4757 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {12268.800 16903.680 12541.440 17176.320} 4758 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4758 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {12541.440 16903.680 12814.080 17176.320} 4759 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4759 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {12814.080 16903.680 13086.720 17176.320} 4760 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4760 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {13086.720 16903.680 13359.360 17176.320} 4761 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4761 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {13359.360 16903.680 13632.000 17176.320} 4762 of 5776
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area : 4762 complete 0 Viols.
[12/04 17:28:11    504s]   VERIFY DRC ...... Sub-Area: {13632.000 16903.680 13904.640 17176.320} 4763 of 5776
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area : 4763 complete 0 Viols.
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area: {13904.640 16903.680 14177.280 17176.320} 4764 of 5776
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area : 4764 complete 0 Viols.
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area: {14177.280 16903.680 14449.920 17176.320} 4765 of 5776
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area : 4765 complete 0 Viols.
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area: {14449.920 16903.680 14722.560 17176.320} 4766 of 5776
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area : 4766 complete 0 Viols.
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area: {14722.560 16903.680 14995.200 17176.320} 4767 of 5776
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area : 4767 complete 0 Viols.
[12/04 17:28:11    505s]   VERIFY DRC ...... Sub-Area: {14995.200 16903.680 15267.840 17176.320} 4768 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4768 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {15267.840 16903.680 15540.480 17176.320} 4769 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4769 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {15540.480 16903.680 15813.120 17176.320} 4770 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4770 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {15813.120 16903.680 16085.760 17176.320} 4771 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4771 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {16085.760 16903.680 16358.400 17176.320} 4772 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4772 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {16358.400 16903.680 16631.039 17176.320} 4773 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4773 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {16631.039 16903.680 16903.680 17176.320} 4774 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4774 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {16903.680 16903.680 17176.320 17176.320} 4775 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4775 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {17176.320 16903.680 17448.961 17176.320} 4776 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4776 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {17448.961 16903.680 17721.600 17176.320} 4777 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4777 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {17721.600 16903.680 17994.240 17176.320} 4778 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4778 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {17994.240 16903.680 18266.881 17176.320} 4779 of 5776
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area : 4779 complete 0 Viols.
[12/04 17:28:12    505s]   VERIFY DRC ...... Sub-Area: {18266.881 16903.680 18539.520 17176.320} 4780 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4780 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {18539.520 16903.680 18812.160 17176.320} 4781 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4781 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {18812.160 16903.680 19084.801 17176.320} 4782 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4782 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {19084.801 16903.680 19357.439 17176.320} 4783 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4783 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {19357.439 16903.680 19630.080 17176.320} 4784 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4784 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {19630.080 16903.680 19902.721 17176.320} 4785 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4785 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {19902.721 16903.680 20175.359 17176.320} 4786 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4786 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {20175.359 16903.680 20448.000 17176.320} 4787 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4787 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {20448.000 16903.680 20511.461 17176.320} 4788 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4788 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {0.000 17176.320 272.640 17448.961} 4789 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4789 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {272.640 17176.320 545.280 17448.961} 4790 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4790 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {545.280 17176.320 817.920 17448.961} 4791 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4791 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {817.920 17176.320 1090.560 17448.961} 4792 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4792 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {1090.560 17176.320 1363.200 17448.961} 4793 of 5776
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area : 4793 complete 0 Viols.
[12/04 17:28:12    506s]   VERIFY DRC ...... Sub-Area: {1363.200 17176.320 1635.840 17448.961} 4794 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4794 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {1635.840 17176.320 1908.480 17448.961} 4795 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4795 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {1908.480 17176.320 2181.120 17448.961} 4796 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4796 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {2181.120 17176.320 2453.760 17448.961} 4797 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4797 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {2453.760 17176.320 2726.400 17448.961} 4798 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4798 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {2726.400 17176.320 2999.040 17448.961} 4799 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4799 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {2999.040 17176.320 3271.680 17448.961} 4800 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4800 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {3271.680 17176.320 3544.320 17448.961} 4801 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4801 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {3544.320 17176.320 3816.960 17448.961} 4802 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4802 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {3816.960 17176.320 4089.600 17448.961} 4803 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4803 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {4089.600 17176.320 4362.240 17448.961} 4804 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4804 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {4362.240 17176.320 4634.880 17448.961} 4805 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4805 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {4634.880 17176.320 4907.520 17448.961} 4806 of 5776
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area : 4806 complete 0 Viols.
[12/04 17:28:13    506s]   VERIFY DRC ...... Sub-Area: {4907.520 17176.320 5180.160 17448.961} 4807 of 5776
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area : 4807 complete 0 Viols.
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area: {5180.160 17176.320 5452.800 17448.961} 4808 of 5776
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area : 4808 complete 0 Viols.
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area: {5452.800 17176.320 5725.440 17448.961} 4809 of 5776
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area : 4809 complete 0 Viols.
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area: {5725.440 17176.320 5998.080 17448.961} 4810 of 5776
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area : 4810 complete 0 Viols.
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area: {5998.080 17176.320 6270.720 17448.961} 4811 of 5776
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area : 4811 complete 0 Viols.
[12/04 17:28:13    507s]   VERIFY DRC ...... Sub-Area: {6270.720 17176.320 6543.360 17448.961} 4812 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4812 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {6543.360 17176.320 6816.000 17448.961} 4813 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4813 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {6816.000 17176.320 7088.640 17448.961} 4814 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4814 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {7088.640 17176.320 7361.280 17448.961} 4815 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4815 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {7361.280 17176.320 7633.920 17448.961} 4816 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4816 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {7633.920 17176.320 7906.560 17448.961} 4817 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4817 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {7906.560 17176.320 8179.200 17448.961} 4818 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4818 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {8179.200 17176.320 8451.840 17448.961} 4819 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4819 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {8451.840 17176.320 8724.480 17448.961} 4820 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4820 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {8724.480 17176.320 8997.120 17448.961} 4821 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4821 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {8997.120 17176.320 9269.760 17448.961} 4822 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4822 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {9269.760 17176.320 9542.400 17448.961} 4823 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4823 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {9542.400 17176.320 9815.040 17448.961} 4824 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4824 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {9815.040 17176.320 10087.680 17448.961} 4825 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4825 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {10087.680 17176.320 10360.320 17448.961} 4826 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4826 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {10360.320 17176.320 10632.960 17448.961} 4827 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4827 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {10632.960 17176.320 10905.600 17448.961} 4828 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4828 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {10905.600 17176.320 11178.240 17448.961} 4829 of 5776
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area : 4829 complete 0 Viols.
[12/04 17:28:14    507s]   VERIFY DRC ...... Sub-Area: {11178.240 17176.320 11450.880 17448.961} 4830 of 5776
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area : 4830 complete 0 Viols.
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area: {11450.880 17176.320 11723.520 17448.961} 4831 of 5776
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area : 4831 complete 0 Viols.
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area: {11723.520 17176.320 11996.160 17448.961} 4832 of 5776
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area : 4832 complete 0 Viols.
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area: {11996.160 17176.320 12268.800 17448.961} 4833 of 5776
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area : 4833 complete 0 Viols.
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area: {12268.800 17176.320 12541.440 17448.961} 4834 of 5776
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area : 4834 complete 0 Viols.
[12/04 17:28:14    508s]   VERIFY DRC ...... Sub-Area: {12541.440 17176.320 12814.080 17448.961} 4835 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4835 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {12814.080 17176.320 13086.720 17448.961} 4836 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4836 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {13086.720 17176.320 13359.360 17448.961} 4837 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4837 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {13359.360 17176.320 13632.000 17448.961} 4838 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4838 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {13632.000 17176.320 13904.640 17448.961} 4839 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4839 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {13904.640 17176.320 14177.280 17448.961} 4840 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4840 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {14177.280 17176.320 14449.920 17448.961} 4841 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4841 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {14449.920 17176.320 14722.560 17448.961} 4842 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4842 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {14722.560 17176.320 14995.200 17448.961} 4843 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4843 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {14995.200 17176.320 15267.840 17448.961} 4844 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4844 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {15267.840 17176.320 15540.480 17448.961} 4845 of 5776
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area : 4845 complete 0 Viols.
[12/04 17:28:15    508s]   VERIFY DRC ...... Sub-Area: {15540.480 17176.320 15813.120 17448.961} 4846 of 5776
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area : 4846 complete 0 Viols.
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area: {15813.120 17176.320 16085.760 17448.961} 4847 of 5776
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area : 4847 complete 0 Viols.
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area: {16085.760 17176.320 16358.400 17448.961} 4848 of 5776
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area : 4848 complete 0 Viols.
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area: {16358.400 17176.320 16631.039 17448.961} 4849 of 5776
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area : 4849 complete 0 Viols.
[12/04 17:28:15    509s]   VERIFY DRC ...... Sub-Area: {16631.039 17176.320 16903.680 17448.961} 4850 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4850 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {16903.680 17176.320 17176.320 17448.961} 4851 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4851 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {17176.320 17176.320 17448.961 17448.961} 4852 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4852 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {17448.961 17176.320 17721.600 17448.961} 4853 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4853 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {17721.600 17176.320 17994.240 17448.961} 4854 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4854 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {17994.240 17176.320 18266.881 17448.961} 4855 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4855 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {18266.881 17176.320 18539.520 17448.961} 4856 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4856 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {18539.520 17176.320 18812.160 17448.961} 4857 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4857 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {18812.160 17176.320 19084.801 17448.961} 4858 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4858 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {19084.801 17176.320 19357.439 17448.961} 4859 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4859 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {19357.439 17176.320 19630.080 17448.961} 4860 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4860 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {19630.080 17176.320 19902.721 17448.961} 4861 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4861 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {19902.721 17176.320 20175.359 17448.961} 4862 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4862 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {20175.359 17176.320 20448.000 17448.961} 4863 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4863 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {20448.000 17176.320 20511.461 17448.961} 4864 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4864 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {0.000 17448.961 272.640 17721.600} 4865 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4865 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {272.640 17448.961 545.280 17721.600} 4866 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4866 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {545.280 17448.961 817.920 17721.600} 4867 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4867 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {817.920 17448.961 1090.560 17721.600} 4868 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4868 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {1090.560 17448.961 1363.200 17721.600} 4869 of 5776
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area : 4869 complete 0 Viols.
[12/04 17:28:16    509s]   VERIFY DRC ...... Sub-Area: {1363.200 17448.961 1635.840 17721.600} 4870 of 5776
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area : 4870 complete 0 Viols.
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area: {1635.840 17448.961 1908.480 17721.600} 4871 of 5776
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area : 4871 complete 0 Viols.
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area: {1908.480 17448.961 2181.120 17721.600} 4872 of 5776
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area : 4872 complete 0 Viols.
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area: {2181.120 17448.961 2453.760 17721.600} 4873 of 5776
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area : 4873 complete 0 Viols.
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area: {2453.760 17448.961 2726.400 17721.600} 4874 of 5776
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area : 4874 complete 0 Viols.
[12/04 17:28:16    510s]   VERIFY DRC ...... Sub-Area: {2726.400 17448.961 2999.040 17721.600} 4875 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4875 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {2999.040 17448.961 3271.680 17721.600} 4876 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4876 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {3271.680 17448.961 3544.320 17721.600} 4877 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4877 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {3544.320 17448.961 3816.960 17721.600} 4878 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4878 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {3816.960 17448.961 4089.600 17721.600} 4879 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4879 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {4089.600 17448.961 4362.240 17721.600} 4880 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4880 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {4362.240 17448.961 4634.880 17721.600} 4881 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4881 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {4634.880 17448.961 4907.520 17721.600} 4882 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4882 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {4907.520 17448.961 5180.160 17721.600} 4883 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4883 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {5180.160 17448.961 5452.800 17721.600} 4884 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4884 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {5452.800 17448.961 5725.440 17721.600} 4885 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4885 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {5725.440 17448.961 5998.080 17721.600} 4886 of 5776
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area : 4886 complete 0 Viols.
[12/04 17:28:17    510s]   VERIFY DRC ...... Sub-Area: {5998.080 17448.961 6270.720 17721.600} 4887 of 5776
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area : 4887 complete 0 Viols.
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area: {6270.720 17448.961 6543.360 17721.600} 4888 of 5776
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area : 4888 complete 0 Viols.
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area: {6543.360 17448.961 6816.000 17721.600} 4889 of 5776
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area : 4889 complete 0 Viols.
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area: {6816.000 17448.961 7088.640 17721.600} 4890 of 5776
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area : 4890 complete 0 Viols.
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area: {7088.640 17448.961 7361.280 17721.600} 4891 of 5776
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area : 4891 complete 0 Viols.
[12/04 17:28:17    511s]   VERIFY DRC ...... Sub-Area: {7361.280 17448.961 7633.920 17721.600} 4892 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4892 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {7633.920 17448.961 7906.560 17721.600} 4893 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4893 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {7906.560 17448.961 8179.200 17721.600} 4894 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4894 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {8179.200 17448.961 8451.840 17721.600} 4895 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4895 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {8451.840 17448.961 8724.480 17721.600} 4896 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4896 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {8724.480 17448.961 8997.120 17721.600} 4897 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4897 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {8997.120 17448.961 9269.760 17721.600} 4898 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4898 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {9269.760 17448.961 9542.400 17721.600} 4899 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4899 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {9542.400 17448.961 9815.040 17721.600} 4900 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4900 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {9815.040 17448.961 10087.680 17721.600} 4901 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4901 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {10087.680 17448.961 10360.320 17721.600} 4902 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4902 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {10360.320 17448.961 10632.960 17721.600} 4903 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4903 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {10632.960 17448.961 10905.600 17721.600} 4904 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4904 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {10905.600 17448.961 11178.240 17721.600} 4905 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4905 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {11178.240 17448.961 11450.880 17721.600} 4906 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4906 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {11450.880 17448.961 11723.520 17721.600} 4907 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4907 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {11723.520 17448.961 11996.160 17721.600} 4908 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4908 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {11996.160 17448.961 12268.800 17721.600} 4909 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4909 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {12268.800 17448.961 12541.440 17721.600} 4910 of 5776
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area : 4910 complete 0 Viols.
[12/04 17:28:18    511s]   VERIFY DRC ...... Sub-Area: {12541.440 17448.961 12814.080 17721.600} 4911 of 5776
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area : 4911 complete 0 Viols.
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area: {12814.080 17448.961 13086.720 17721.600} 4912 of 5776
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area : 4912 complete 0 Viols.
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area: {13086.720 17448.961 13359.360 17721.600} 4913 of 5776
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area : 4913 complete 0 Viols.
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area: {13359.360 17448.961 13632.000 17721.600} 4914 of 5776
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area : 4914 complete 0 Viols.
[12/04 17:28:18    512s]   VERIFY DRC ...... Sub-Area: {13632.000 17448.961 13904.640 17721.600} 4915 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4915 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {13904.640 17448.961 14177.280 17721.600} 4916 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4916 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {14177.280 17448.961 14449.920 17721.600} 4917 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4917 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {14449.920 17448.961 14722.560 17721.600} 4918 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4918 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {14722.560 17448.961 14995.200 17721.600} 4919 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4919 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {14995.200 17448.961 15267.840 17721.600} 4920 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4920 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {15267.840 17448.961 15540.480 17721.600} 4921 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4921 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {15540.480 17448.961 15813.120 17721.600} 4922 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4922 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {15813.120 17448.961 16085.760 17721.600} 4923 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4923 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {16085.760 17448.961 16358.400 17721.600} 4924 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4924 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {16358.400 17448.961 16631.039 17721.600} 4925 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4925 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {16631.039 17448.961 16903.680 17721.600} 4926 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4926 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {16903.680 17448.961 17176.320 17721.600} 4927 of 5776
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area : 4927 complete 0 Viols.
[12/04 17:28:19    512s]   VERIFY DRC ...... Sub-Area: {17176.320 17448.961 17448.961 17721.600} 4928 of 5776
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area : 4928 complete 0 Viols.
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area: {17448.961 17448.961 17721.600 17721.600} 4929 of 5776
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area : 4929 complete 0 Viols.
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area: {17721.600 17448.961 17994.240 17721.600} 4930 of 5776
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area : 4930 complete 0 Viols.
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area: {17994.240 17448.961 18266.881 17721.600} 4931 of 5776
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area : 4931 complete 0 Viols.
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area: {18266.881 17448.961 18539.520 17721.600} 4932 of 5776
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area : 4932 complete 0 Viols.
[12/04 17:28:19    513s]   VERIFY DRC ...... Sub-Area: {18539.520 17448.961 18812.160 17721.600} 4933 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4933 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {18812.160 17448.961 19084.801 17721.600} 4934 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4934 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {19084.801 17448.961 19357.439 17721.600} 4935 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4935 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {19357.439 17448.961 19630.080 17721.600} 4936 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4936 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {19630.080 17448.961 19902.721 17721.600} 4937 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4937 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {19902.721 17448.961 20175.359 17721.600} 4938 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4938 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {20175.359 17448.961 20448.000 17721.600} 4939 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4939 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {20448.000 17448.961 20511.461 17721.600} 4940 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4940 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {0.000 17721.600 272.640 17994.240} 4941 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4941 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {272.640 17721.600 545.280 17994.240} 4942 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4942 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {545.280 17721.600 817.920 17994.240} 4943 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4943 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {817.920 17721.600 1090.560 17994.240} 4944 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4944 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {1090.560 17721.600 1363.200 17994.240} 4945 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4945 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {1363.200 17721.600 1635.840 17994.240} 4946 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4946 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {1635.840 17721.600 1908.480 17994.240} 4947 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4947 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {1908.480 17721.600 2181.120 17994.240} 4948 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4948 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {2181.120 17721.600 2453.760 17994.240} 4949 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4949 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {2453.760 17721.600 2726.400 17994.240} 4950 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4950 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {2726.400 17721.600 2999.040 17994.240} 4951 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4951 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {2999.040 17721.600 3271.680 17994.240} 4952 of 5776
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area : 4952 complete 0 Viols.
[12/04 17:28:20    513s]   VERIFY DRC ...... Sub-Area: {3271.680 17721.600 3544.320 17994.240} 4953 of 5776
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area : 4953 complete 0 Viols.
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area: {3544.320 17721.600 3816.960 17994.240} 4954 of 5776
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area : 4954 complete 0 Viols.
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area: {3816.960 17721.600 4089.600 17994.240} 4955 of 5776
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area : 4955 complete 0 Viols.
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area: {4089.600 17721.600 4362.240 17994.240} 4956 of 5776
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area : 4956 complete 0 Viols.
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area: {4362.240 17721.600 4634.880 17994.240} 4957 of 5776
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area : 4957 complete 0 Viols.
[12/04 17:28:20    514s]   VERIFY DRC ...... Sub-Area: {4634.880 17721.600 4907.520 17994.240} 4958 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4958 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {4907.520 17721.600 5180.160 17994.240} 4959 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4959 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {5180.160 17721.600 5452.800 17994.240} 4960 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4960 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {5452.800 17721.600 5725.440 17994.240} 4961 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4961 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {5725.440 17721.600 5998.080 17994.240} 4962 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4962 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {5998.080 17721.600 6270.720 17994.240} 4963 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4963 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {6270.720 17721.600 6543.360 17994.240} 4964 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4964 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {6543.360 17721.600 6816.000 17994.240} 4965 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4965 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {6816.000 17721.600 7088.640 17994.240} 4966 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4966 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {7088.640 17721.600 7361.280 17994.240} 4967 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4967 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {7361.280 17721.600 7633.920 17994.240} 4968 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4968 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {7633.920 17721.600 7906.560 17994.240} 4969 of 5776
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area : 4969 complete 0 Viols.
[12/04 17:28:21    514s]   VERIFY DRC ...... Sub-Area: {7906.560 17721.600 8179.200 17994.240} 4970 of 5776
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area : 4970 complete 0 Viols.
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area: {8179.200 17721.600 8451.840 17994.240} 4971 of 5776
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area : 4971 complete 0 Viols.
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area: {8451.840 17721.600 8724.480 17994.240} 4972 of 5776
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area : 4972 complete 0 Viols.
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area: {8724.480 17721.600 8997.120 17994.240} 4973 of 5776
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area : 4973 complete 0 Viols.
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area: {8997.120 17721.600 9269.760 17994.240} 4974 of 5776
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area : 4974 complete 0 Viols.
[12/04 17:28:21    515s]   VERIFY DRC ...... Sub-Area: {9269.760 17721.600 9542.400 17994.240} 4975 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4975 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {9542.400 17721.600 9815.040 17994.240} 4976 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4976 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {9815.040 17721.600 10087.680 17994.240} 4977 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4977 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {10087.680 17721.600 10360.320 17994.240} 4978 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4978 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {10360.320 17721.600 10632.960 17994.240} 4979 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4979 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {10632.960 17721.600 10905.600 17994.240} 4980 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4980 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {10905.600 17721.600 11178.240 17994.240} 4981 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4981 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {11178.240 17721.600 11450.880 17994.240} 4982 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4982 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {11450.880 17721.600 11723.520 17994.240} 4983 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4983 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {11723.520 17721.600 11996.160 17994.240} 4984 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4984 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {11996.160 17721.600 12268.800 17994.240} 4985 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4985 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {12268.800 17721.600 12541.440 17994.240} 4986 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4986 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {12541.440 17721.600 12814.080 17994.240} 4987 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4987 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {12814.080 17721.600 13086.720 17994.240} 4988 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4988 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {13086.720 17721.600 13359.360 17994.240} 4989 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4989 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {13359.360 17721.600 13632.000 17994.240} 4990 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4990 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {13632.000 17721.600 13904.640 17994.240} 4991 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4991 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {13904.640 17721.600 14177.280 17994.240} 4992 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4992 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {14177.280 17721.600 14449.920 17994.240} 4993 of 5776
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area : 4993 complete 0 Viols.
[12/04 17:28:22    515s]   VERIFY DRC ...... Sub-Area: {14449.920 17721.600 14722.560 17994.240} 4994 of 5776
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area : 4994 complete 0 Viols.
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area: {14722.560 17721.600 14995.200 17994.240} 4995 of 5776
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area : 4995 complete 0 Viols.
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area: {14995.200 17721.600 15267.840 17994.240} 4996 of 5776
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area : 4996 complete 0 Viols.
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area: {15267.840 17721.600 15540.480 17994.240} 4997 of 5776
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area : 4997 complete 0 Viols.
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area: {15540.480 17721.600 15813.120 17994.240} 4998 of 5776
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area : 4998 complete 0 Viols.
[12/04 17:28:22    516s]   VERIFY DRC ...... Sub-Area: {15813.120 17721.600 16085.760 17994.240} 4999 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 4999 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {16085.760 17721.600 16358.400 17994.240} 5000 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5000 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {16358.400 17721.600 16631.039 17994.240} 5001 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5001 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {16631.039 17721.600 16903.680 17994.240} 5002 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5002 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {16903.680 17721.600 17176.320 17994.240} 5003 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5003 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {17176.320 17721.600 17448.961 17994.240} 5004 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5004 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {17448.961 17721.600 17721.600 17994.240} 5005 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5005 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {17721.600 17721.600 17994.240 17994.240} 5006 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5006 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {17994.240 17721.600 18266.881 17994.240} 5007 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5007 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {18266.881 17721.600 18539.520 17994.240} 5008 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5008 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {18539.520 17721.600 18812.160 17994.240} 5009 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5009 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {18812.160 17721.600 19084.801 17994.240} 5010 of 5776
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area : 5010 complete 0 Viols.
[12/04 17:28:23    516s]   VERIFY DRC ...... Sub-Area: {19084.801 17721.600 19357.439 17994.240} 5011 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5011 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {19357.439 17721.600 19630.080 17994.240} 5012 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5012 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {19630.080 17721.600 19902.721 17994.240} 5013 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5013 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {19902.721 17721.600 20175.359 17994.240} 5014 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5014 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {20175.359 17721.600 20448.000 17994.240} 5015 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5015 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {20448.000 17721.600 20511.461 17994.240} 5016 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5016 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {0.000 17994.240 272.640 18266.881} 5017 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5017 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {272.640 17994.240 545.280 18266.881} 5018 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5018 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {545.280 17994.240 817.920 18266.881} 5019 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5019 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {817.920 17994.240 1090.560 18266.881} 5020 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5020 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {1090.560 17994.240 1363.200 18266.881} 5021 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5021 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {1363.200 17994.240 1635.840 18266.881} 5022 of 5776
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area : 5022 complete 0 Viols.
[12/04 17:28:23    517s]   VERIFY DRC ...... Sub-Area: {1635.840 17994.240 1908.480 18266.881} 5023 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5023 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {1908.480 17994.240 2181.120 18266.881} 5024 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5024 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {2181.120 17994.240 2453.760 18266.881} 5025 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5025 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {2453.760 17994.240 2726.400 18266.881} 5026 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5026 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {2726.400 17994.240 2999.040 18266.881} 5027 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5027 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {2999.040 17994.240 3271.680 18266.881} 5028 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5028 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {3271.680 17994.240 3544.320 18266.881} 5029 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5029 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {3544.320 17994.240 3816.960 18266.881} 5030 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5030 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {3816.960 17994.240 4089.600 18266.881} 5031 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5031 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {4089.600 17994.240 4362.240 18266.881} 5032 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5032 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {4362.240 17994.240 4634.880 18266.881} 5033 of 5776
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area : 5033 complete 0 Viols.
[12/04 17:28:24    517s]   VERIFY DRC ...... Sub-Area: {4634.880 17994.240 4907.520 18266.881} 5034 of 5776
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area : 5034 complete 0 Viols.
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area: {4907.520 17994.240 5180.160 18266.881} 5035 of 5776
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area : 5035 complete 0 Viols.
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area: {5180.160 17994.240 5452.800 18266.881} 5036 of 5776
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area : 5036 complete 0 Viols.
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area: {5452.800 17994.240 5725.440 18266.881} 5037 of 5776
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area : 5037 complete 0 Viols.
[12/04 17:28:24    518s]   VERIFY DRC ...... Sub-Area: {5725.440 17994.240 5998.080 18266.881} 5038 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5038 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {5998.080 17994.240 6270.720 18266.881} 5039 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5039 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {6270.720 17994.240 6543.360 18266.881} 5040 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5040 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {6543.360 17994.240 6816.000 18266.881} 5041 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5041 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {6816.000 17994.240 7088.640 18266.881} 5042 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5042 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {7088.640 17994.240 7361.280 18266.881} 5043 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5043 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {7361.280 17994.240 7633.920 18266.881} 5044 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5044 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {7633.920 17994.240 7906.560 18266.881} 5045 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5045 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {7906.560 17994.240 8179.200 18266.881} 5046 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5046 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {8179.200 17994.240 8451.840 18266.881} 5047 of 5776
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area : 5047 complete 0 Viols.
[12/04 17:28:25    518s]   VERIFY DRC ...... Sub-Area: {8451.840 17994.240 8724.480 18266.881} 5048 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5048 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {8724.480 17994.240 8997.120 18266.881} 5049 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5049 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {8997.120 17994.240 9269.760 18266.881} 5050 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5050 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {9269.760 17994.240 9542.400 18266.881} 5051 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5051 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {9542.400 17994.240 9815.040 18266.881} 5052 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5052 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {9815.040 17994.240 10087.680 18266.881} 5053 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5053 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {10087.680 17994.240 10360.320 18266.881} 5054 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5054 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {10360.320 17994.240 10632.960 18266.881} 5055 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5055 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {10632.960 17994.240 10905.600 18266.881} 5056 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5056 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {10905.600 17994.240 11178.240 18266.881} 5057 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5057 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {11178.240 17994.240 11450.880 18266.881} 5058 of 5776
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area : 5058 complete 0 Viols.
[12/04 17:28:25    519s]   VERIFY DRC ...... Sub-Area: {11450.880 17994.240 11723.520 18266.881} 5059 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5059 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {11723.520 17994.240 11996.160 18266.881} 5060 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5060 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {11996.160 17994.240 12268.800 18266.881} 5061 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5061 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {12268.800 17994.240 12541.440 18266.881} 5062 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5062 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {12541.440 17994.240 12814.080 18266.881} 5063 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5063 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {12814.080 17994.240 13086.720 18266.881} 5064 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5064 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {13086.720 17994.240 13359.360 18266.881} 5065 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5065 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {13359.360 17994.240 13632.000 18266.881} 5066 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5066 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {13632.000 17994.240 13904.640 18266.881} 5067 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5067 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {13904.640 17994.240 14177.280 18266.881} 5068 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5068 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {14177.280 17994.240 14449.920 18266.881} 5069 of 5776
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area : 5069 complete 0 Viols.
[12/04 17:28:26    519s]   VERIFY DRC ...... Sub-Area: {14449.920 17994.240 14722.560 18266.881} 5070 of 5776
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area : 5070 complete 0 Viols.
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area: {14722.560 17994.240 14995.200 18266.881} 5071 of 5776
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area : 5071 complete 0 Viols.
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area: {14995.200 17994.240 15267.840 18266.881} 5072 of 5776
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area : 5072 complete 0 Viols.
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area: {15267.840 17994.240 15540.480 18266.881} 5073 of 5776
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area : 5073 complete 0 Viols.
[12/04 17:28:26    520s]   VERIFY DRC ...... Sub-Area: {15540.480 17994.240 15813.120 18266.881} 5074 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5074 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {15813.120 17994.240 16085.760 18266.881} 5075 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5075 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {16085.760 17994.240 16358.400 18266.881} 5076 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5076 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {16358.400 17994.240 16631.039 18266.881} 5077 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5077 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {16631.039 17994.240 16903.680 18266.881} 5078 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5078 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {16903.680 17994.240 17176.320 18266.881} 5079 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5079 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {17176.320 17994.240 17448.961 18266.881} 5080 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5080 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {17448.961 17994.240 17721.600 18266.881} 5081 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5081 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {17721.600 17994.240 17994.240 18266.881} 5082 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5082 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {17994.240 17994.240 18266.881 18266.881} 5083 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5083 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {18266.881 17994.240 18539.520 18266.881} 5084 of 5776
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area : 5084 complete 0 Viols.
[12/04 17:28:27    520s]   VERIFY DRC ...... Sub-Area: {18539.520 17994.240 18812.160 18266.881} 5085 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5085 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {18812.160 17994.240 19084.801 18266.881} 5086 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5086 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {19084.801 17994.240 19357.439 18266.881} 5087 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5087 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {19357.439 17994.240 19630.080 18266.881} 5088 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5088 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {19630.080 17994.240 19902.721 18266.881} 5089 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5089 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {19902.721 17994.240 20175.359 18266.881} 5090 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5090 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {20175.359 17994.240 20448.000 18266.881} 5091 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5091 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {20448.000 17994.240 20511.461 18266.881} 5092 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5092 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {0.000 18266.881 272.640 18539.520} 5093 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5093 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {272.640 18266.881 545.280 18539.520} 5094 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5094 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {545.280 18266.881 817.920 18539.520} 5095 of 5776
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area : 5095 complete 0 Viols.
[12/04 17:28:27    521s]   VERIFY DRC ...... Sub-Area: {817.920 18266.881 1090.560 18539.520} 5096 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5096 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {1090.560 18266.881 1363.200 18539.520} 5097 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5097 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {1363.200 18266.881 1635.840 18539.520} 5098 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5098 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {1635.840 18266.881 1908.480 18539.520} 5099 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5099 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {1908.480 18266.881 2181.120 18539.520} 5100 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5100 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {2181.120 18266.881 2453.760 18539.520} 5101 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5101 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {2453.760 18266.881 2726.400 18539.520} 5102 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5102 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {2726.400 18266.881 2999.040 18539.520} 5103 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5103 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {2999.040 18266.881 3271.680 18539.520} 5104 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5104 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {3271.680 18266.881 3544.320 18539.520} 5105 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5105 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {3544.320 18266.881 3816.960 18539.520} 5106 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5106 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {3816.960 18266.881 4089.600 18539.520} 5107 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5107 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {4089.600 18266.881 4362.240 18539.520} 5108 of 5776
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area : 5108 complete 0 Viols.
[12/04 17:28:28    521s]   VERIFY DRC ...... Sub-Area: {4362.240 18266.881 4634.880 18539.520} 5109 of 5776
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area : 5109 complete 0 Viols.
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area: {4634.880 18266.881 4907.520 18539.520} 5110 of 5776
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area : 5110 complete 0 Viols.
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area: {4907.520 18266.881 5180.160 18539.520} 5111 of 5776
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area : 5111 complete 0 Viols.
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area: {5180.160 18266.881 5452.800 18539.520} 5112 of 5776
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area : 5112 complete 0 Viols.
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area: {5452.800 18266.881 5725.440 18539.520} 5113 of 5776
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area : 5113 complete 0 Viols.
[12/04 17:28:28    522s]   VERIFY DRC ...... Sub-Area: {5725.440 18266.881 5998.080 18539.520} 5114 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5114 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {5998.080 18266.881 6270.720 18539.520} 5115 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5115 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {6270.720 18266.881 6543.360 18539.520} 5116 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5116 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {6543.360 18266.881 6816.000 18539.520} 5117 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5117 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {6816.000 18266.881 7088.640 18539.520} 5118 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5118 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {7088.640 18266.881 7361.280 18539.520} 5119 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5119 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {7361.280 18266.881 7633.920 18539.520} 5120 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5120 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {7633.920 18266.881 7906.560 18539.520} 5121 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5121 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {7906.560 18266.881 8179.200 18539.520} 5122 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5122 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {8179.200 18266.881 8451.840 18539.520} 5123 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5123 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {8451.840 18266.881 8724.480 18539.520} 5124 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5124 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {8724.480 18266.881 8997.120 18539.520} 5125 of 5776
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area : 5125 complete 0 Viols.
[12/04 17:28:29    522s]   VERIFY DRC ...... Sub-Area: {8997.120 18266.881 9269.760 18539.520} 5126 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5126 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {9269.760 18266.881 9542.400 18539.520} 5127 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5127 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {9542.400 18266.881 9815.040 18539.520} 5128 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5128 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {9815.040 18266.881 10087.680 18539.520} 5129 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5129 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {10087.680 18266.881 10360.320 18539.520} 5130 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5130 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {10360.320 18266.881 10632.960 18539.520} 5131 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5131 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {10632.960 18266.881 10905.600 18539.520} 5132 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5132 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {10905.600 18266.881 11178.240 18539.520} 5133 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5133 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {11178.240 18266.881 11450.880 18539.520} 5134 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5134 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {11450.880 18266.881 11723.520 18539.520} 5135 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5135 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {11723.520 18266.881 11996.160 18539.520} 5136 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5136 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {11996.160 18266.881 12268.800 18539.520} 5137 of 5776
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area : 5137 complete 0 Viols.
[12/04 17:28:29    523s]   VERIFY DRC ...... Sub-Area: {12268.800 18266.881 12541.440 18539.520} 5138 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5138 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {12541.440 18266.881 12814.080 18539.520} 5139 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5139 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {12814.080 18266.881 13086.720 18539.520} 5140 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5140 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {13086.720 18266.881 13359.360 18539.520} 5141 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5141 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {13359.360 18266.881 13632.000 18539.520} 5142 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5142 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {13632.000 18266.881 13904.640 18539.520} 5143 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5143 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {13904.640 18266.881 14177.280 18539.520} 5144 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5144 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {14177.280 18266.881 14449.920 18539.520} 5145 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5145 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {14449.920 18266.881 14722.560 18539.520} 5146 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5146 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {14722.560 18266.881 14995.200 18539.520} 5147 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5147 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {14995.200 18266.881 15267.840 18539.520} 5148 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5148 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {15267.840 18266.881 15540.480 18539.520} 5149 of 5776
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area : 5149 complete 0 Viols.
[12/04 17:28:30    523s]   VERIFY DRC ...... Sub-Area: {15540.480 18266.881 15813.120 18539.520} 5150 of 5776
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area : 5150 complete 0 Viols.
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area: {15813.120 18266.881 16085.760 18539.520} 5151 of 5776
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area : 5151 complete 0 Viols.
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area: {16085.760 18266.881 16358.400 18539.520} 5152 of 5776
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area : 5152 complete 0 Viols.
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area: {16358.400 18266.881 16631.039 18539.520} 5153 of 5776
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area : 5153 complete 0 Viols.
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area: {16631.039 18266.881 16903.680 18539.520} 5154 of 5776
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area : 5154 complete 0 Viols.
[12/04 17:28:30    524s]   VERIFY DRC ...... Sub-Area: {16903.680 18266.881 17176.320 18539.520} 5155 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5155 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {17176.320 18266.881 17448.961 18539.520} 5156 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5156 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {17448.961 18266.881 17721.600 18539.520} 5157 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5157 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {17721.600 18266.881 17994.240 18539.520} 5158 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5158 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {17994.240 18266.881 18266.881 18539.520} 5159 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5159 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {18266.881 18266.881 18539.520 18539.520} 5160 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5160 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {18539.520 18266.881 18812.160 18539.520} 5161 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5161 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {18812.160 18266.881 19084.801 18539.520} 5162 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5162 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {19084.801 18266.881 19357.439 18539.520} 5163 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5163 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {19357.439 18266.881 19630.080 18539.520} 5164 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5164 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {19630.080 18266.881 19902.721 18539.520} 5165 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5165 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {19902.721 18266.881 20175.359 18539.520} 5166 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5166 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {20175.359 18266.881 20448.000 18539.520} 5167 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5167 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {20448.000 18266.881 20511.461 18539.520} 5168 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5168 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {0.000 18539.520 272.640 18812.160} 5169 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5169 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {272.640 18539.520 545.280 18812.160} 5170 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5170 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {545.280 18539.520 817.920 18812.160} 5171 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5171 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {817.920 18539.520 1090.560 18812.160} 5172 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5172 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {1090.560 18539.520 1363.200 18812.160} 5173 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5173 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {1363.200 18539.520 1635.840 18812.160} 5174 of 5776
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area : 5174 complete 0 Viols.
[12/04 17:28:31    524s]   VERIFY DRC ...... Sub-Area: {1635.840 18539.520 1908.480 18812.160} 5175 of 5776
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area : 5175 complete 0 Viols.
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area: {1908.480 18539.520 2181.120 18812.160} 5176 of 5776
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area : 5176 complete 0 Viols.
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area: {2181.120 18539.520 2453.760 18812.160} 5177 of 5776
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area : 5177 complete 0 Viols.
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area: {2453.760 18539.520 2726.400 18812.160} 5178 of 5776
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area : 5178 complete 0 Viols.
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area: {2726.400 18539.520 2999.040 18812.160} 5179 of 5776
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area : 5179 complete 0 Viols.
[12/04 17:28:31    525s]   VERIFY DRC ...... Sub-Area: {2999.040 18539.520 3271.680 18812.160} 5180 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5180 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {3271.680 18539.520 3544.320 18812.160} 5181 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5181 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {3544.320 18539.520 3816.960 18812.160} 5182 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5182 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {3816.960 18539.520 4089.600 18812.160} 5183 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5183 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {4089.600 18539.520 4362.240 18812.160} 5184 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5184 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {4362.240 18539.520 4634.880 18812.160} 5185 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5185 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {4634.880 18539.520 4907.520 18812.160} 5186 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5186 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {4907.520 18539.520 5180.160 18812.160} 5187 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5187 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {5180.160 18539.520 5452.800 18812.160} 5188 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5188 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {5452.800 18539.520 5725.440 18812.160} 5189 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5189 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {5725.440 18539.520 5998.080 18812.160} 5190 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5190 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {5998.080 18539.520 6270.720 18812.160} 5191 of 5776
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area : 5191 complete 0 Viols.
[12/04 17:28:32    525s]   VERIFY DRC ...... Sub-Area: {6270.720 18539.520 6543.360 18812.160} 5192 of 5776
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area : 5192 complete 0 Viols.
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area: {6543.360 18539.520 6816.000 18812.160} 5193 of 5776
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area : 5193 complete 0 Viols.
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area: {6816.000 18539.520 7088.640 18812.160} 5194 of 5776
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area : 5194 complete 0 Viols.
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area: {7088.640 18539.520 7361.280 18812.160} 5195 of 5776
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area : 5195 complete 0 Viols.
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area: {7361.280 18539.520 7633.920 18812.160} 5196 of 5776
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area : 5196 complete 0 Viols.
[12/04 17:28:32    526s]   VERIFY DRC ...... Sub-Area: {7633.920 18539.520 7906.560 18812.160} 5197 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5197 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {7906.560 18539.520 8179.200 18812.160} 5198 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5198 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {8179.200 18539.520 8451.840 18812.160} 5199 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5199 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {8451.840 18539.520 8724.480 18812.160} 5200 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5200 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {8724.480 18539.520 8997.120 18812.160} 5201 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5201 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {8997.120 18539.520 9269.760 18812.160} 5202 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5202 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {9269.760 18539.520 9542.400 18812.160} 5203 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5203 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {9542.400 18539.520 9815.040 18812.160} 5204 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5204 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {9815.040 18539.520 10087.680 18812.160} 5205 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5205 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {10087.680 18539.520 10360.320 18812.160} 5206 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5206 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {10360.320 18539.520 10632.960 18812.160} 5207 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5207 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {10632.960 18539.520 10905.600 18812.160} 5208 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5208 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {10905.600 18539.520 11178.240 18812.160} 5209 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5209 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {11178.240 18539.520 11450.880 18812.160} 5210 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5210 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {11450.880 18539.520 11723.520 18812.160} 5211 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5211 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {11723.520 18539.520 11996.160 18812.160} 5212 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5212 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {11996.160 18539.520 12268.800 18812.160} 5213 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5213 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {12268.800 18539.520 12541.440 18812.160} 5214 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5214 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {12541.440 18539.520 12814.080 18812.160} 5215 of 5776
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area : 5215 complete 0 Viols.
[12/04 17:28:33    526s]   VERIFY DRC ...... Sub-Area: {12814.080 18539.520 13086.720 18812.160} 5216 of 5776
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area : 5216 complete 0 Viols.
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area: {13086.720 18539.520 13359.360 18812.160} 5217 of 5776
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area : 5217 complete 0 Viols.
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area: {13359.360 18539.520 13632.000 18812.160} 5218 of 5776
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area : 5218 complete 0 Viols.
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area: {13632.000 18539.520 13904.640 18812.160} 5219 of 5776
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area : 5219 complete 0 Viols.
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area: {13904.640 18539.520 14177.280 18812.160} 5220 of 5776
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area : 5220 complete 0 Viols.
[12/04 17:28:33    527s]   VERIFY DRC ...... Sub-Area: {14177.280 18539.520 14449.920 18812.160} 5221 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5221 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {14449.920 18539.520 14722.560 18812.160} 5222 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5222 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {14722.560 18539.520 14995.200 18812.160} 5223 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5223 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {14995.200 18539.520 15267.840 18812.160} 5224 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5224 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {15267.840 18539.520 15540.480 18812.160} 5225 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5225 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {15540.480 18539.520 15813.120 18812.160} 5226 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5226 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {15813.120 18539.520 16085.760 18812.160} 5227 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5227 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {16085.760 18539.520 16358.400 18812.160} 5228 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5228 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {16358.400 18539.520 16631.039 18812.160} 5229 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5229 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {16631.039 18539.520 16903.680 18812.160} 5230 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5230 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {16903.680 18539.520 17176.320 18812.160} 5231 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5231 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {17176.320 18539.520 17448.961 18812.160} 5232 of 5776
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area : 5232 complete 0 Viols.
[12/04 17:28:34    527s]   VERIFY DRC ...... Sub-Area: {17448.961 18539.520 17721.600 18812.160} 5233 of 5776
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area : 5233 complete 0 Viols.
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area: {17721.600 18539.520 17994.240 18812.160} 5234 of 5776
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area : 5234 complete 0 Viols.
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area: {17994.240 18539.520 18266.881 18812.160} 5235 of 5776
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area : 5235 complete 0 Viols.
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area: {18266.881 18539.520 18539.520 18812.160} 5236 of 5776
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area : 5236 complete 0 Viols.
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area: {18539.520 18539.520 18812.160 18812.160} 5237 of 5776
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area : 5237 complete 0 Viols.
[12/04 17:28:34    528s]   VERIFY DRC ...... Sub-Area: {18812.160 18539.520 19084.801 18812.160} 5238 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5238 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {19084.801 18539.520 19357.439 18812.160} 5239 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5239 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {19357.439 18539.520 19630.080 18812.160} 5240 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5240 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {19630.080 18539.520 19902.721 18812.160} 5241 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5241 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {19902.721 18539.520 20175.359 18812.160} 5242 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5242 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {20175.359 18539.520 20448.000 18812.160} 5243 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5243 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {20448.000 18539.520 20511.461 18812.160} 5244 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5244 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {0.000 18812.160 272.640 19084.801} 5245 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5245 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {272.640 18812.160 545.280 19084.801} 5246 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5246 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {545.280 18812.160 817.920 19084.801} 5247 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5247 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {817.920 18812.160 1090.560 19084.801} 5248 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5248 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {1090.560 18812.160 1363.200 19084.801} 5249 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5249 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {1363.200 18812.160 1635.840 19084.801} 5250 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5250 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {1635.840 18812.160 1908.480 19084.801} 5251 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5251 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {1908.480 18812.160 2181.120 19084.801} 5252 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5252 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {2181.120 18812.160 2453.760 19084.801} 5253 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5253 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {2453.760 18812.160 2726.400 19084.801} 5254 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5254 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {2726.400 18812.160 2999.040 19084.801} 5255 of 5776
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area : 5255 complete 0 Viols.
[12/04 17:28:35    528s]   VERIFY DRC ...... Sub-Area: {2999.040 18812.160 3271.680 19084.801} 5256 of 5776
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area : 5256 complete 0 Viols.
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area: {3271.680 18812.160 3544.320 19084.801} 5257 of 5776
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area : 5257 complete 0 Viols.
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area: {3544.320 18812.160 3816.960 19084.801} 5258 of 5776
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area : 5258 complete 0 Viols.
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area: {3816.960 18812.160 4089.600 19084.801} 5259 of 5776
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area : 5259 complete 0 Viols.
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area: {4089.600 18812.160 4362.240 19084.801} 5260 of 5776
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area : 5260 complete 0 Viols.
[12/04 17:28:35    529s]   VERIFY DRC ...... Sub-Area: {4362.240 18812.160 4634.880 19084.801} 5261 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5261 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {4634.880 18812.160 4907.520 19084.801} 5262 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5262 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {4907.520 18812.160 5180.160 19084.801} 5263 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5263 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {5180.160 18812.160 5452.800 19084.801} 5264 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5264 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {5452.800 18812.160 5725.440 19084.801} 5265 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5265 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {5725.440 18812.160 5998.080 19084.801} 5266 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5266 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {5998.080 18812.160 6270.720 19084.801} 5267 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5267 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {6270.720 18812.160 6543.360 19084.801} 5268 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5268 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {6543.360 18812.160 6816.000 19084.801} 5269 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5269 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {6816.000 18812.160 7088.640 19084.801} 5270 of 5776
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area : 5270 complete 0 Viols.
[12/04 17:28:36    529s]   VERIFY DRC ...... Sub-Area: {7088.640 18812.160 7361.280 19084.801} 5271 of 5776
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area : 5271 complete 0 Viols.
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area: {7361.280 18812.160 7633.920 19084.801} 5272 of 5776
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area : 5272 complete 0 Viols.
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area: {7633.920 18812.160 7906.560 19084.801} 5273 of 5776
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area : 5273 complete 0 Viols.
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area: {7906.560 18812.160 8179.200 19084.801} 5274 of 5776
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area : 5274 complete 0 Viols.
[12/04 17:28:36    530s]   VERIFY DRC ...... Sub-Area: {8179.200 18812.160 8451.840 19084.801} 5275 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5275 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {8451.840 18812.160 8724.480 19084.801} 5276 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5276 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {8724.480 18812.160 8997.120 19084.801} 5277 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5277 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {8997.120 18812.160 9269.760 19084.801} 5278 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5278 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {9269.760 18812.160 9542.400 19084.801} 5279 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5279 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {9542.400 18812.160 9815.040 19084.801} 5280 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5280 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {9815.040 18812.160 10087.680 19084.801} 5281 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5281 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {10087.680 18812.160 10360.320 19084.801} 5282 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5282 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {10360.320 18812.160 10632.960 19084.801} 5283 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5283 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {10632.960 18812.160 10905.600 19084.801} 5284 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5284 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {10905.600 18812.160 11178.240 19084.801} 5285 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5285 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {11178.240 18812.160 11450.880 19084.801} 5286 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5286 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {11450.880 18812.160 11723.520 19084.801} 5287 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5287 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {11723.520 18812.160 11996.160 19084.801} 5288 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5288 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {11996.160 18812.160 12268.800 19084.801} 5289 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5289 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {12268.800 18812.160 12541.440 19084.801} 5290 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5290 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {12541.440 18812.160 12814.080 19084.801} 5291 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5291 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {12814.080 18812.160 13086.720 19084.801} 5292 of 5776
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area : 5292 complete 0 Viols.
[12/04 17:28:37    530s]   VERIFY DRC ...... Sub-Area: {13086.720 18812.160 13359.360 19084.801} 5293 of 5776
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area : 5293 complete 0 Viols.
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area: {13359.360 18812.160 13632.000 19084.801} 5294 of 5776
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area : 5294 complete 0 Viols.
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area: {13632.000 18812.160 13904.640 19084.801} 5295 of 5776
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area : 5295 complete 0 Viols.
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area: {13904.640 18812.160 14177.280 19084.801} 5296 of 5776
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area : 5296 complete 0 Viols.
[12/04 17:28:37    531s]   VERIFY DRC ...... Sub-Area: {14177.280 18812.160 14449.920 19084.801} 5297 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5297 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {14449.920 18812.160 14722.560 19084.801} 5298 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5298 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {14722.560 18812.160 14995.200 19084.801} 5299 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5299 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {14995.200 18812.160 15267.840 19084.801} 5300 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5300 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {15267.840 18812.160 15540.480 19084.801} 5301 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5301 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {15540.480 18812.160 15813.120 19084.801} 5302 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5302 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {15813.120 18812.160 16085.760 19084.801} 5303 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5303 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {16085.760 18812.160 16358.400 19084.801} 5304 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5304 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {16358.400 18812.160 16631.039 19084.801} 5305 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5305 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {16631.039 18812.160 16903.680 19084.801} 5306 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5306 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {16903.680 18812.160 17176.320 19084.801} 5307 of 5776
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area : 5307 complete 0 Viols.
[12/04 17:28:38    531s]   VERIFY DRC ...... Sub-Area: {17176.320 18812.160 17448.961 19084.801} 5308 of 5776
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area : 5308 complete 0 Viols.
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area: {17448.961 18812.160 17721.600 19084.801} 5309 of 5776
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area : 5309 complete 0 Viols.
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area: {17721.600 18812.160 17994.240 19084.801} 5310 of 5776
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area : 5310 complete 0 Viols.
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area: {17994.240 18812.160 18266.881 19084.801} 5311 of 5776
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area : 5311 complete 0 Viols.
[12/04 17:28:38    532s]   VERIFY DRC ...... Sub-Area: {18266.881 18812.160 18539.520 19084.801} 5312 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5312 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {18539.520 18812.160 18812.160 19084.801} 5313 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5313 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {18812.160 18812.160 19084.801 19084.801} 5314 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5314 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {19084.801 18812.160 19357.439 19084.801} 5315 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5315 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {19357.439 18812.160 19630.080 19084.801} 5316 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5316 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {19630.080 18812.160 19902.721 19084.801} 5317 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5317 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {19902.721 18812.160 20175.359 19084.801} 5318 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5318 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {20175.359 18812.160 20448.000 19084.801} 5319 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5319 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {20448.000 18812.160 20511.461 19084.801} 5320 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5320 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {0.000 19084.801 272.640 19357.439} 5321 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5321 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {272.640 19084.801 545.280 19357.439} 5322 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5322 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {545.280 19084.801 817.920 19357.439} 5323 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5323 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {817.920 19084.801 1090.560 19357.439} 5324 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5324 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {1090.560 19084.801 1363.200 19357.439} 5325 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5325 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {1363.200 19084.801 1635.840 19357.439} 5326 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5326 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {1635.840 19084.801 1908.480 19357.439} 5327 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5327 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {1908.480 19084.801 2181.120 19357.439} 5328 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5328 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {2181.120 19084.801 2453.760 19357.439} 5329 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5329 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {2453.760 19084.801 2726.400 19357.439} 5330 of 5776
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area : 5330 complete 0 Viols.
[12/04 17:28:39    532s]   VERIFY DRC ...... Sub-Area: {2726.400 19084.801 2999.040 19357.439} 5331 of 5776
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area : 5331 complete 0 Viols.
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area: {2999.040 19084.801 3271.680 19357.439} 5332 of 5776
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area : 5332 complete 0 Viols.
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area: {3271.680 19084.801 3544.320 19357.439} 5333 of 5776
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area : 5333 complete 0 Viols.
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area: {3544.320 19084.801 3816.960 19357.439} 5334 of 5776
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area : 5334 complete 0 Viols.
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area: {3816.960 19084.801 4089.600 19357.439} 5335 of 5776
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area : 5335 complete 0 Viols.
[12/04 17:28:39    533s]   VERIFY DRC ...... Sub-Area: {4089.600 19084.801 4362.240 19357.439} 5336 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5336 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {4362.240 19084.801 4634.880 19357.439} 5337 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5337 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {4634.880 19084.801 4907.520 19357.439} 5338 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5338 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {4907.520 19084.801 5180.160 19357.439} 5339 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5339 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {5180.160 19084.801 5452.800 19357.439} 5340 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5340 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {5452.800 19084.801 5725.440 19357.439} 5341 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5341 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {5725.440 19084.801 5998.080 19357.439} 5342 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5342 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {5998.080 19084.801 6270.720 19357.439} 5343 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5343 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {6270.720 19084.801 6543.360 19357.439} 5344 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5344 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {6543.360 19084.801 6816.000 19357.439} 5345 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5345 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {6816.000 19084.801 7088.640 19357.439} 5346 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5346 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {7088.640 19084.801 7361.280 19357.439} 5347 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5347 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {7361.280 19084.801 7633.920 19357.439} 5348 of 5776
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area : 5348 complete 0 Viols.
[12/04 17:28:40    533s]   VERIFY DRC ...... Sub-Area: {7633.920 19084.801 7906.560 19357.439} 5349 of 5776
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area : 5349 complete 0 Viols.
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area: {7906.560 19084.801 8179.200 19357.439} 5350 of 5776
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area : 5350 complete 0 Viols.
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area: {8179.200 19084.801 8451.840 19357.439} 5351 of 5776
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area : 5351 complete 0 Viols.
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area: {8451.840 19084.801 8724.480 19357.439} 5352 of 5776
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area : 5352 complete 0 Viols.
[12/04 17:28:40    534s]   VERIFY DRC ...... Sub-Area: {8724.480 19084.801 8997.120 19357.439} 5353 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5353 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {8997.120 19084.801 9269.760 19357.439} 5354 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5354 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {9269.760 19084.801 9542.400 19357.439} 5355 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5355 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {9542.400 19084.801 9815.040 19357.439} 5356 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5356 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {9815.040 19084.801 10087.680 19357.439} 5357 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5357 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {10087.680 19084.801 10360.320 19357.439} 5358 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5358 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {10360.320 19084.801 10632.960 19357.439} 5359 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5359 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {10632.960 19084.801 10905.600 19357.439} 5360 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5360 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {10905.600 19084.801 11178.240 19357.439} 5361 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5361 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {11178.240 19084.801 11450.880 19357.439} 5362 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5362 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {11450.880 19084.801 11723.520 19357.439} 5363 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5363 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {11723.520 19084.801 11996.160 19357.439} 5364 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5364 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {11996.160 19084.801 12268.800 19357.439} 5365 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5365 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {12268.800 19084.801 12541.440 19357.439} 5366 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5366 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {12541.440 19084.801 12814.080 19357.439} 5367 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5367 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {12814.080 19084.801 13086.720 19357.439} 5368 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5368 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {13086.720 19084.801 13359.360 19357.439} 5369 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5369 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {13359.360 19084.801 13632.000 19357.439} 5370 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5370 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {13632.000 19084.801 13904.640 19357.439} 5371 of 5776
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area : 5371 complete 0 Viols.
[12/04 17:28:41    534s]   VERIFY DRC ...... Sub-Area: {13904.640 19084.801 14177.280 19357.439} 5372 of 5776
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area : 5372 complete 0 Viols.
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area: {14177.280 19084.801 14449.920 19357.439} 5373 of 5776
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area : 5373 complete 0 Viols.
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area: {14449.920 19084.801 14722.560 19357.439} 5374 of 5776
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area : 5374 complete 0 Viols.
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area: {14722.560 19084.801 14995.200 19357.439} 5375 of 5776
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area : 5375 complete 0 Viols.
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area: {14995.200 19084.801 15267.840 19357.439} 5376 of 5776
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area : 5376 complete 0 Viols.
[12/04 17:28:41    535s]   VERIFY DRC ...... Sub-Area: {15267.840 19084.801 15540.480 19357.439} 5377 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5377 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {15540.480 19084.801 15813.120 19357.439} 5378 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5378 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {15813.120 19084.801 16085.760 19357.439} 5379 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5379 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {16085.760 19084.801 16358.400 19357.439} 5380 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5380 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {16358.400 19084.801 16631.039 19357.439} 5381 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5381 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {16631.039 19084.801 16903.680 19357.439} 5382 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5382 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {16903.680 19084.801 17176.320 19357.439} 5383 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5383 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {17176.320 19084.801 17448.961 19357.439} 5384 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5384 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {17448.961 19084.801 17721.600 19357.439} 5385 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5385 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {17721.600 19084.801 17994.240 19357.439} 5386 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5386 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {17994.240 19084.801 18266.881 19357.439} 5387 of 5776
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area : 5387 complete 0 Viols.
[12/04 17:28:42    535s]   VERIFY DRC ...... Sub-Area: {18266.881 19084.801 18539.520 19357.439} 5388 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5388 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {18539.520 19084.801 18812.160 19357.439} 5389 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5389 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {18812.160 19084.801 19084.801 19357.439} 5390 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5390 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {19084.801 19084.801 19357.439 19357.439} 5391 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5391 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {19357.439 19084.801 19630.080 19357.439} 5392 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5392 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {19630.080 19084.801 19902.721 19357.439} 5393 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5393 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {19902.721 19084.801 20175.359 19357.439} 5394 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5394 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {20175.359 19084.801 20448.000 19357.439} 5395 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5395 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {20448.000 19084.801 20511.461 19357.439} 5396 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5396 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {0.000 19357.439 272.640 19630.080} 5397 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5397 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {272.640 19357.439 545.280 19630.080} 5398 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5398 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {545.280 19357.439 817.920 19630.080} 5399 of 5776
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area : 5399 complete 0 Viols.
[12/04 17:28:42    536s]   VERIFY DRC ...... Sub-Area: {817.920 19357.439 1090.560 19630.080} 5400 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5400 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {1090.560 19357.439 1363.200 19630.080} 5401 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5401 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {1363.200 19357.439 1635.840 19630.080} 5402 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5402 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {1635.840 19357.439 1908.480 19630.080} 5403 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5403 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {1908.480 19357.439 2181.120 19630.080} 5404 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5404 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {2181.120 19357.439 2453.760 19630.080} 5405 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5405 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {2453.760 19357.439 2726.400 19630.080} 5406 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5406 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {2726.400 19357.439 2999.040 19630.080} 5407 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5407 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {2999.040 19357.439 3271.680 19630.080} 5408 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5408 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {3271.680 19357.439 3544.320 19630.080} 5409 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5409 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {3544.320 19357.439 3816.960 19630.080} 5410 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5410 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {3816.960 19357.439 4089.600 19630.080} 5411 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5411 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {4089.600 19357.439 4362.240 19630.080} 5412 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5412 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {4362.240 19357.439 4634.880 19630.080} 5413 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5413 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {4634.880 19357.439 4907.520 19630.080} 5414 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5414 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {4907.520 19357.439 5180.160 19630.080} 5415 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5415 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {5180.160 19357.439 5452.800 19630.080} 5416 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5416 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {5452.800 19357.439 5725.440 19630.080} 5417 of 5776
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area : 5417 complete 0 Viols.
[12/04 17:28:43    536s]   VERIFY DRC ...... Sub-Area: {5725.440 19357.439 5998.080 19630.080} 5418 of 5776
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area : 5418 complete 0 Viols.
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area: {5998.080 19357.439 6270.720 19630.080} 5419 of 5776
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area : 5419 complete 0 Viols.
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area: {6270.720 19357.439 6543.360 19630.080} 5420 of 5776
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area : 5420 complete 0 Viols.
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area: {6543.360 19357.439 6816.000 19630.080} 5421 of 5776
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area : 5421 complete 0 Viols.
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area: {6816.000 19357.439 7088.640 19630.080} 5422 of 5776
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area : 5422 complete 0 Viols.
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area: {7088.640 19357.439 7361.280 19630.080} 5423 of 5776
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area : 5423 complete 0 Viols.
[12/04 17:28:43    537s]   VERIFY DRC ...... Sub-Area: {7361.280 19357.439 7633.920 19630.080} 5424 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5424 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {7633.920 19357.439 7906.560 19630.080} 5425 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5425 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {7906.560 19357.439 8179.200 19630.080} 5426 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5426 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {8179.200 19357.439 8451.840 19630.080} 5427 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5427 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {8451.840 19357.439 8724.480 19630.080} 5428 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5428 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {8724.480 19357.439 8997.120 19630.080} 5429 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5429 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {8997.120 19357.439 9269.760 19630.080} 5430 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5430 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {9269.760 19357.439 9542.400 19630.080} 5431 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5431 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {9542.400 19357.439 9815.040 19630.080} 5432 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5432 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {9815.040 19357.439 10087.680 19630.080} 5433 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5433 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {10087.680 19357.439 10360.320 19630.080} 5434 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5434 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {10360.320 19357.439 10632.960 19630.080} 5435 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5435 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {10632.960 19357.439 10905.600 19630.080} 5436 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5436 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {10905.600 19357.439 11178.240 19630.080} 5437 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5437 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {11178.240 19357.439 11450.880 19630.080} 5438 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5438 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {11450.880 19357.439 11723.520 19630.080} 5439 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5439 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {11723.520 19357.439 11996.160 19630.080} 5440 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5440 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {11996.160 19357.439 12268.800 19630.080} 5441 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5441 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {12268.800 19357.439 12541.440 19630.080} 5442 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5442 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {12541.440 19357.439 12814.080 19630.080} 5443 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5443 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {12814.080 19357.439 13086.720 19630.080} 5444 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5444 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {13086.720 19357.439 13359.360 19630.080} 5445 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5445 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {13359.360 19357.439 13632.000 19630.080} 5446 of 5776
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area : 5446 complete 0 Viols.
[12/04 17:28:44    537s]   VERIFY DRC ...... Sub-Area: {13632.000 19357.439 13904.640 19630.080} 5447 of 5776
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area : 5447 complete 0 Viols.
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area: {13904.640 19357.439 14177.280 19630.080} 5448 of 5776
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area : 5448 complete 0 Viols.
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area: {14177.280 19357.439 14449.920 19630.080} 5449 of 5776
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area : 5449 complete 0 Viols.
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area: {14449.920 19357.439 14722.560 19630.080} 5450 of 5776
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area : 5450 complete 0 Viols.
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area: {14722.560 19357.439 14995.200 19630.080} 5451 of 5776
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area : 5451 complete 0 Viols.
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area: {14995.200 19357.439 15267.840 19630.080} 5452 of 5776
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area : 5452 complete 0 Viols.
[12/04 17:28:44    538s]   VERIFY DRC ...... Sub-Area: {15267.840 19357.439 15540.480 19630.080} 5453 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5453 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {15540.480 19357.439 15813.120 19630.080} 5454 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5454 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {15813.120 19357.439 16085.760 19630.080} 5455 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5455 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16085.760 19357.439 16358.400 19630.080} 5456 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5456 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16358.400 19357.439 16631.039 19630.080} 5457 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5457 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16631.039 19357.439 16903.680 19630.080} 5458 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5458 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16903.680 19357.439 17176.320 19630.080} 5459 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5459 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17176.320 19357.439 17448.961 19630.080} 5460 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5460 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17448.961 19357.439 17721.600 19630.080} 5461 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5461 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17721.600 19357.439 17994.240 19630.080} 5462 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5462 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17994.240 19357.439 18266.881 19630.080} 5463 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5463 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {18266.881 19357.439 18539.520 19630.080} 5464 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5464 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {18539.520 19357.439 18812.160 19630.080} 5465 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5465 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {18812.160 19357.439 19084.801 19630.080} 5466 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5466 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19084.801 19357.439 19357.439 19630.080} 5467 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5467 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19357.439 19357.439 19630.080 19630.080} 5468 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5468 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19630.080 19357.439 19902.721 19630.080} 5469 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5469 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19902.721 19357.439 20175.359 19630.080} 5470 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5470 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {20175.359 19357.439 20448.000 19630.080} 5471 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5471 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {20448.000 19357.439 20511.461 19630.080} 5472 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5472 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {0.000 19630.080 272.640 19902.721} 5473 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5473 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {272.640 19630.080 545.280 19902.721} 5474 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5474 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {545.280 19630.080 817.920 19902.721} 5475 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5475 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {817.920 19630.080 1090.560 19902.721} 5476 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5476 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {1090.560 19630.080 1363.200 19902.721} 5477 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5477 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {1363.200 19630.080 1635.840 19902.721} 5478 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5478 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {1635.840 19630.080 1908.480 19902.721} 5479 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5479 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {1908.480 19630.080 2181.120 19902.721} 5480 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5480 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {2181.120 19630.080 2453.760 19902.721} 5481 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5481 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {2453.760 19630.080 2726.400 19902.721} 5482 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5482 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {2726.400 19630.080 2999.040 19902.721} 5483 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5483 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {2999.040 19630.080 3271.680 19902.721} 5484 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5484 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {3271.680 19630.080 3544.320 19902.721} 5485 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5485 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {3544.320 19630.080 3816.960 19902.721} 5486 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5486 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {3816.960 19630.080 4089.600 19902.721} 5487 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5487 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {4089.600 19630.080 4362.240 19902.721} 5488 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5488 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {4362.240 19630.080 4634.880 19902.721} 5489 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5489 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {4634.880 19630.080 4907.520 19902.721} 5490 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5490 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {4907.520 19630.080 5180.160 19902.721} 5491 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5491 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {5180.160 19630.080 5452.800 19902.721} 5492 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5492 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {5452.800 19630.080 5725.440 19902.721} 5493 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5493 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {5725.440 19630.080 5998.080 19902.721} 5494 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5494 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {5998.080 19630.080 6270.720 19902.721} 5495 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5495 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {6270.720 19630.080 6543.360 19902.721} 5496 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5496 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {6543.360 19630.080 6816.000 19902.721} 5497 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5497 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {6816.000 19630.080 7088.640 19902.721} 5498 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5498 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {7088.640 19630.080 7361.280 19902.721} 5499 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5499 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {7361.280 19630.080 7633.920 19902.721} 5500 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5500 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {7633.920 19630.080 7906.560 19902.721} 5501 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5501 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {7906.560 19630.080 8179.200 19902.721} 5502 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5502 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {8179.200 19630.080 8451.840 19902.721} 5503 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5503 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {8451.840 19630.080 8724.480 19902.721} 5504 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5504 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {8724.480 19630.080 8997.120 19902.721} 5505 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5505 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {8997.120 19630.080 9269.760 19902.721} 5506 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5506 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {9269.760 19630.080 9542.400 19902.721} 5507 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5507 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {9542.400 19630.080 9815.040 19902.721} 5508 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5508 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {9815.040 19630.080 10087.680 19902.721} 5509 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5509 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {10087.680 19630.080 10360.320 19902.721} 5510 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5510 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {10360.320 19630.080 10632.960 19902.721} 5511 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5511 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {10632.960 19630.080 10905.600 19902.721} 5512 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5512 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {10905.600 19630.080 11178.240 19902.721} 5513 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5513 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {11178.240 19630.080 11450.880 19902.721} 5514 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5514 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {11450.880 19630.080 11723.520 19902.721} 5515 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5515 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {11723.520 19630.080 11996.160 19902.721} 5516 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5516 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {11996.160 19630.080 12268.800 19902.721} 5517 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5517 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {12268.800 19630.080 12541.440 19902.721} 5518 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5518 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {12541.440 19630.080 12814.080 19902.721} 5519 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5519 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {12814.080 19630.080 13086.720 19902.721} 5520 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5520 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {13086.720 19630.080 13359.360 19902.721} 5521 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5521 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {13359.360 19630.080 13632.000 19902.721} 5522 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5522 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {13632.000 19630.080 13904.640 19902.721} 5523 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5523 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {13904.640 19630.080 14177.280 19902.721} 5524 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5524 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {14177.280 19630.080 14449.920 19902.721} 5525 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5525 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {14449.920 19630.080 14722.560 19902.721} 5526 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5526 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {14722.560 19630.080 14995.200 19902.721} 5527 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5527 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {14995.200 19630.080 15267.840 19902.721} 5528 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5528 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {15267.840 19630.080 15540.480 19902.721} 5529 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5529 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {15540.480 19630.080 15813.120 19902.721} 5530 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5530 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {15813.120 19630.080 16085.760 19902.721} 5531 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5531 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16085.760 19630.080 16358.400 19902.721} 5532 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5532 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16358.400 19630.080 16631.039 19902.721} 5533 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5533 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16631.039 19630.080 16903.680 19902.721} 5534 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5534 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {16903.680 19630.080 17176.320 19902.721} 5535 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5535 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17176.320 19630.080 17448.961 19902.721} 5536 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5536 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17448.961 19630.080 17721.600 19902.721} 5537 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5537 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17721.600 19630.080 17994.240 19902.721} 5538 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5538 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {17994.240 19630.080 18266.881 19902.721} 5539 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5539 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {18266.881 19630.080 18539.520 19902.721} 5540 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5540 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {18539.520 19630.080 18812.160 19902.721} 5541 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5541 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {18812.160 19630.080 19084.801 19902.721} 5542 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5542 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19084.801 19630.080 19357.439 19902.721} 5543 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5543 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19357.439 19630.080 19630.080 19902.721} 5544 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5544 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19630.080 19630.080 19902.721 19902.721} 5545 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5545 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {19902.721 19630.080 20175.359 19902.721} 5546 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5546 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {20175.359 19630.080 20448.000 19902.721} 5547 of 5776
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area : 5547 complete 0 Viols.
[12/04 17:28:45    538s]   VERIFY DRC ...... Sub-Area: {20448.000 19630.080 20511.461 19902.721} 5548 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5548 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {0.000 19902.721 272.640 20175.359} 5549 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5549 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {272.640 19902.721 545.280 20175.359} 5550 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5550 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {545.280 19902.721 817.920 20175.359} 5551 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5551 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {817.920 19902.721 1090.560 20175.359} 5552 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5552 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1090.560 19902.721 1363.200 20175.359} 5553 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5553 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1363.200 19902.721 1635.840 20175.359} 5554 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5554 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1635.840 19902.721 1908.480 20175.359} 5555 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5555 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1908.480 19902.721 2181.120 20175.359} 5556 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5556 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2181.120 19902.721 2453.760 20175.359} 5557 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5557 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2453.760 19902.721 2726.400 20175.359} 5558 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5558 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2726.400 19902.721 2999.040 20175.359} 5559 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5559 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2999.040 19902.721 3271.680 20175.359} 5560 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5560 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3271.680 19902.721 3544.320 20175.359} 5561 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5561 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3544.320 19902.721 3816.960 20175.359} 5562 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5562 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3816.960 19902.721 4089.600 20175.359} 5563 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5563 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4089.600 19902.721 4362.240 20175.359} 5564 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5564 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4362.240 19902.721 4634.880 20175.359} 5565 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5565 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4634.880 19902.721 4907.520 20175.359} 5566 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5566 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4907.520 19902.721 5180.160 20175.359} 5567 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5567 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5180.160 19902.721 5452.800 20175.359} 5568 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5568 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5452.800 19902.721 5725.440 20175.359} 5569 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5569 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5725.440 19902.721 5998.080 20175.359} 5570 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5570 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5998.080 19902.721 6270.720 20175.359} 5571 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5571 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6270.720 19902.721 6543.360 20175.359} 5572 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5572 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6543.360 19902.721 6816.000 20175.359} 5573 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5573 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6816.000 19902.721 7088.640 20175.359} 5574 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5574 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7088.640 19902.721 7361.280 20175.359} 5575 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5575 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7361.280 19902.721 7633.920 20175.359} 5576 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5576 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7633.920 19902.721 7906.560 20175.359} 5577 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5577 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7906.560 19902.721 8179.200 20175.359} 5578 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5578 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8179.200 19902.721 8451.840 20175.359} 5579 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5579 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8451.840 19902.721 8724.480 20175.359} 5580 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5580 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8724.480 19902.721 8997.120 20175.359} 5581 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5581 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8997.120 19902.721 9269.760 20175.359} 5582 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5582 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9269.760 19902.721 9542.400 20175.359} 5583 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5583 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9542.400 19902.721 9815.040 20175.359} 5584 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5584 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9815.040 19902.721 10087.680 20175.359} 5585 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5585 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10087.680 19902.721 10360.320 20175.359} 5586 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5586 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10360.320 19902.721 10632.960 20175.359} 5587 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5587 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10632.960 19902.721 10905.600 20175.359} 5588 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5588 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10905.600 19902.721 11178.240 20175.359} 5589 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5589 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11178.240 19902.721 11450.880 20175.359} 5590 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5590 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11450.880 19902.721 11723.520 20175.359} 5591 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5591 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11723.520 19902.721 11996.160 20175.359} 5592 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5592 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11996.160 19902.721 12268.800 20175.359} 5593 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5593 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12268.800 19902.721 12541.440 20175.359} 5594 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5594 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12541.440 19902.721 12814.080 20175.359} 5595 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5595 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12814.080 19902.721 13086.720 20175.359} 5596 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5596 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13086.720 19902.721 13359.360 20175.359} 5597 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5597 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13359.360 19902.721 13632.000 20175.359} 5598 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5598 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13632.000 19902.721 13904.640 20175.359} 5599 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5599 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13904.640 19902.721 14177.280 20175.359} 5600 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5600 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14177.280 19902.721 14449.920 20175.359} 5601 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5601 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14449.920 19902.721 14722.560 20175.359} 5602 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5602 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14722.560 19902.721 14995.200 20175.359} 5603 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5603 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14995.200 19902.721 15267.840 20175.359} 5604 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5604 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15267.840 19902.721 15540.480 20175.359} 5605 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5605 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15540.480 19902.721 15813.120 20175.359} 5606 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5606 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15813.120 19902.721 16085.760 20175.359} 5607 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5607 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16085.760 19902.721 16358.400 20175.359} 5608 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5608 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16358.400 19902.721 16631.039 20175.359} 5609 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5609 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16631.039 19902.721 16903.680 20175.359} 5610 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5610 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16903.680 19902.721 17176.320 20175.359} 5611 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5611 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17176.320 19902.721 17448.961 20175.359} 5612 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5612 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17448.961 19902.721 17721.600 20175.359} 5613 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5613 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17721.600 19902.721 17994.240 20175.359} 5614 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5614 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17994.240 19902.721 18266.881 20175.359} 5615 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5615 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18266.881 19902.721 18539.520 20175.359} 5616 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5616 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18539.520 19902.721 18812.160 20175.359} 5617 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5617 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18812.160 19902.721 19084.801 20175.359} 5618 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5618 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19084.801 19902.721 19357.439 20175.359} 5619 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5619 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19357.439 19902.721 19630.080 20175.359} 5620 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5620 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19630.080 19902.721 19902.721 20175.359} 5621 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5621 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19902.721 19902.721 20175.359 20175.359} 5622 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5622 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {20175.359 19902.721 20448.000 20175.359} 5623 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5623 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {20448.000 19902.721 20511.461 20175.359} 5624 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5624 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {0.000 20175.359 272.640 20448.000} 5625 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5625 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {272.640 20175.359 545.280 20448.000} 5626 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5626 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {545.280 20175.359 817.920 20448.000} 5627 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5627 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {817.920 20175.359 1090.560 20448.000} 5628 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5628 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1090.560 20175.359 1363.200 20448.000} 5629 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5629 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1363.200 20175.359 1635.840 20448.000} 5630 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5630 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1635.840 20175.359 1908.480 20448.000} 5631 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5631 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1908.480 20175.359 2181.120 20448.000} 5632 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5632 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2181.120 20175.359 2453.760 20448.000} 5633 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5633 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2453.760 20175.359 2726.400 20448.000} 5634 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5634 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2726.400 20175.359 2999.040 20448.000} 5635 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5635 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2999.040 20175.359 3271.680 20448.000} 5636 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5636 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3271.680 20175.359 3544.320 20448.000} 5637 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5637 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3544.320 20175.359 3816.960 20448.000} 5638 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5638 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3816.960 20175.359 4089.600 20448.000} 5639 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5639 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4089.600 20175.359 4362.240 20448.000} 5640 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5640 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4362.240 20175.359 4634.880 20448.000} 5641 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5641 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4634.880 20175.359 4907.520 20448.000} 5642 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5642 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4907.520 20175.359 5180.160 20448.000} 5643 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5643 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5180.160 20175.359 5452.800 20448.000} 5644 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5644 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5452.800 20175.359 5725.440 20448.000} 5645 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5645 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5725.440 20175.359 5998.080 20448.000} 5646 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5646 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5998.080 20175.359 6270.720 20448.000} 5647 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5647 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6270.720 20175.359 6543.360 20448.000} 5648 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5648 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6543.360 20175.359 6816.000 20448.000} 5649 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5649 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6816.000 20175.359 7088.640 20448.000} 5650 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5650 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7088.640 20175.359 7361.280 20448.000} 5651 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5651 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7361.280 20175.359 7633.920 20448.000} 5652 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5652 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7633.920 20175.359 7906.560 20448.000} 5653 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5653 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7906.560 20175.359 8179.200 20448.000} 5654 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5654 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8179.200 20175.359 8451.840 20448.000} 5655 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5655 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8451.840 20175.359 8724.480 20448.000} 5656 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5656 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8724.480 20175.359 8997.120 20448.000} 5657 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5657 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8997.120 20175.359 9269.760 20448.000} 5658 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5658 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9269.760 20175.359 9542.400 20448.000} 5659 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5659 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9542.400 20175.359 9815.040 20448.000} 5660 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5660 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9815.040 20175.359 10087.680 20448.000} 5661 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5661 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10087.680 20175.359 10360.320 20448.000} 5662 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5662 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10360.320 20175.359 10632.960 20448.000} 5663 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5663 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10632.960 20175.359 10905.600 20448.000} 5664 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5664 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10905.600 20175.359 11178.240 20448.000} 5665 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5665 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11178.240 20175.359 11450.880 20448.000} 5666 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5666 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11450.880 20175.359 11723.520 20448.000} 5667 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5667 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11723.520 20175.359 11996.160 20448.000} 5668 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5668 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11996.160 20175.359 12268.800 20448.000} 5669 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5669 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12268.800 20175.359 12541.440 20448.000} 5670 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5670 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12541.440 20175.359 12814.080 20448.000} 5671 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5671 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12814.080 20175.359 13086.720 20448.000} 5672 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5672 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13086.720 20175.359 13359.360 20448.000} 5673 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5673 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13359.360 20175.359 13632.000 20448.000} 5674 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5674 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13632.000 20175.359 13904.640 20448.000} 5675 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5675 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13904.640 20175.359 14177.280 20448.000} 5676 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5676 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14177.280 20175.359 14449.920 20448.000} 5677 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5677 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14449.920 20175.359 14722.560 20448.000} 5678 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5678 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14722.560 20175.359 14995.200 20448.000} 5679 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5679 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14995.200 20175.359 15267.840 20448.000} 5680 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5680 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15267.840 20175.359 15540.480 20448.000} 5681 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5681 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15540.480 20175.359 15813.120 20448.000} 5682 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5682 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15813.120 20175.359 16085.760 20448.000} 5683 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5683 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16085.760 20175.359 16358.400 20448.000} 5684 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5684 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16358.400 20175.359 16631.039 20448.000} 5685 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5685 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16631.039 20175.359 16903.680 20448.000} 5686 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5686 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16903.680 20175.359 17176.320 20448.000} 5687 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5687 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17176.320 20175.359 17448.961 20448.000} 5688 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5688 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17448.961 20175.359 17721.600 20448.000} 5689 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5689 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17721.600 20175.359 17994.240 20448.000} 5690 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5690 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17994.240 20175.359 18266.881 20448.000} 5691 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5691 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18266.881 20175.359 18539.520 20448.000} 5692 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5692 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18539.520 20175.359 18812.160 20448.000} 5693 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5693 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18812.160 20175.359 19084.801 20448.000} 5694 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5694 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19084.801 20175.359 19357.439 20448.000} 5695 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5695 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19357.439 20175.359 19630.080 20448.000} 5696 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5696 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19630.080 20175.359 19902.721 20448.000} 5697 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5697 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19902.721 20175.359 20175.359 20448.000} 5698 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5698 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {20175.359 20175.359 20448.000 20448.000} 5699 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5699 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {20448.000 20175.359 20511.461 20448.000} 5700 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5700 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {0.000 20448.000 272.640 20503.961} 5701 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5701 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {272.640 20448.000 545.280 20503.961} 5702 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5702 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {545.280 20448.000 817.920 20503.961} 5703 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5703 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {817.920 20448.000 1090.560 20503.961} 5704 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5704 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1090.560 20448.000 1363.200 20503.961} 5705 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5705 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1363.200 20448.000 1635.840 20503.961} 5706 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5706 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1635.840 20448.000 1908.480 20503.961} 5707 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5707 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {1908.480 20448.000 2181.120 20503.961} 5708 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5708 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2181.120 20448.000 2453.760 20503.961} 5709 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5709 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2453.760 20448.000 2726.400 20503.961} 5710 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5710 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2726.400 20448.000 2999.040 20503.961} 5711 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5711 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {2999.040 20448.000 3271.680 20503.961} 5712 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5712 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3271.680 20448.000 3544.320 20503.961} 5713 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5713 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3544.320 20448.000 3816.960 20503.961} 5714 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5714 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {3816.960 20448.000 4089.600 20503.961} 5715 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5715 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4089.600 20448.000 4362.240 20503.961} 5716 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5716 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4362.240 20448.000 4634.880 20503.961} 5717 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5717 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4634.880 20448.000 4907.520 20503.961} 5718 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5718 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {4907.520 20448.000 5180.160 20503.961} 5719 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5719 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5180.160 20448.000 5452.800 20503.961} 5720 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5720 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5452.800 20448.000 5725.440 20503.961} 5721 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5721 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5725.440 20448.000 5998.080 20503.961} 5722 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5722 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {5998.080 20448.000 6270.720 20503.961} 5723 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5723 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6270.720 20448.000 6543.360 20503.961} 5724 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5724 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6543.360 20448.000 6816.000 20503.961} 5725 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5725 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {6816.000 20448.000 7088.640 20503.961} 5726 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5726 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7088.640 20448.000 7361.280 20503.961} 5727 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5727 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7361.280 20448.000 7633.920 20503.961} 5728 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5728 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7633.920 20448.000 7906.560 20503.961} 5729 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5729 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {7906.560 20448.000 8179.200 20503.961} 5730 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5730 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8179.200 20448.000 8451.840 20503.961} 5731 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5731 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8451.840 20448.000 8724.480 20503.961} 5732 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5732 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8724.480 20448.000 8997.120 20503.961} 5733 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5733 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {8997.120 20448.000 9269.760 20503.961} 5734 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5734 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9269.760 20448.000 9542.400 20503.961} 5735 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5735 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9542.400 20448.000 9815.040 20503.961} 5736 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5736 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {9815.040 20448.000 10087.680 20503.961} 5737 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5737 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10087.680 20448.000 10360.320 20503.961} 5738 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5738 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10360.320 20448.000 10632.960 20503.961} 5739 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5739 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10632.960 20448.000 10905.600 20503.961} 5740 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5740 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {10905.600 20448.000 11178.240 20503.961} 5741 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5741 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11178.240 20448.000 11450.880 20503.961} 5742 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5742 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11450.880 20448.000 11723.520 20503.961} 5743 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5743 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11723.520 20448.000 11996.160 20503.961} 5744 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5744 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {11996.160 20448.000 12268.800 20503.961} 5745 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5745 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12268.800 20448.000 12541.440 20503.961} 5746 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5746 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12541.440 20448.000 12814.080 20503.961} 5747 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5747 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {12814.080 20448.000 13086.720 20503.961} 5748 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5748 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13086.720 20448.000 13359.360 20503.961} 5749 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5749 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13359.360 20448.000 13632.000 20503.961} 5750 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5750 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13632.000 20448.000 13904.640 20503.961} 5751 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5751 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {13904.640 20448.000 14177.280 20503.961} 5752 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5752 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14177.280 20448.000 14449.920 20503.961} 5753 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5753 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14449.920 20448.000 14722.560 20503.961} 5754 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5754 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14722.560 20448.000 14995.200 20503.961} 5755 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5755 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {14995.200 20448.000 15267.840 20503.961} 5756 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5756 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15267.840 20448.000 15540.480 20503.961} 5757 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5757 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15540.480 20448.000 15813.120 20503.961} 5758 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5758 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {15813.120 20448.000 16085.760 20503.961} 5759 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5759 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16085.760 20448.000 16358.400 20503.961} 5760 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5760 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16358.400 20448.000 16631.039 20503.961} 5761 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5761 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16631.039 20448.000 16903.680 20503.961} 5762 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5762 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {16903.680 20448.000 17176.320 20503.961} 5763 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5763 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17176.320 20448.000 17448.961 20503.961} 5764 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5764 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17448.961 20448.000 17721.600 20503.961} 5765 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5765 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17721.600 20448.000 17994.240 20503.961} 5766 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5766 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {17994.240 20448.000 18266.881 20503.961} 5767 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5767 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18266.881 20448.000 18539.520 20503.961} 5768 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5768 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18539.520 20448.000 18812.160 20503.961} 5769 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5769 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {18812.160 20448.000 19084.801 20503.961} 5770 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5770 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19084.801 20448.000 19357.439 20503.961} 5771 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5771 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19357.439 20448.000 19630.080 20503.961} 5772 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5772 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19630.080 20448.000 19902.721 20503.961} 5773 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5773 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {19902.721 20448.000 20175.359 20503.961} 5774 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5774 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {20175.359 20448.000 20448.000 20503.961} 5775 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5775 complete 0 Viols.
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area: {20448.000 20448.000 20511.461 20503.961} 5776 of 5776
[12/04 17:28:45    539s]   VERIFY DRC ...... Sub-Area : 5776 complete 0 Viols.
[12/04 17:28:45    539s] 
[12/04 17:28:45    539s]   Verification Complete : 0 Viols.
[12/04 17:28:45    539s] 
[12/04 17:28:45    539s]  *** End Verify DRC (CPU: 0:02:45  ELAPSED TIME: 165.00  MEM: 4.0M) ***
[12/04 17:28:45    539s] 
[12/04 17:28:45    539s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 17:28:49    539s] <CMD> fit
[12/04 17:28:59    540s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[12/04 17:28:59    540s] VERIFY_CONNECTIVITY use new engine.
[12/04 17:28:59    540s] 
[12/04 17:28:59    540s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 17:28:59    540s] Start Time: Wed Dec  4 17:28:59 2024
[12/04 17:28:59    540s] 
[12/04 17:28:59    540s] Design Name: CHIP
[12/04 17:28:59    540s] Database Units: 1000
[12/04 17:28:59    540s] Design Boundary: (0.0000, 0.0000) (20511.4600, 20503.9600)
[12/04 17:28:59    540s] Error Limit = 1000; Warning Limit = 50
[12/04 17:28:59    540s] Check specified nets
[12/04 17:28:59    540s] *** Checking Net VCC
[12/04 17:28:59    540s] *** 17:28:59 *** Building data for Net VCC
[12/04 17:29:00    541s] *** Checking Net GND
[12/04 17:29:00    541s] *** 17:29:00 *** Building data for Net GND
[12/04 17:29:01    542s] 
[12/04 17:29:01    542s] Begin Summary 
[12/04 17:29:01    542s]   Found no problems or warnings.
[12/04 17:29:01    542s] End Summary
[12/04 17:29:01    542s] 
[12/04 17:29:01    542s] End Time: Wed Dec  4 17:29:01 2024
[12/04 17:29:01    542s] Time Elapsed: 0:00:02.0
[12/04 17:29:01    542s] 
[12/04 17:29:01    542s] ******** End: VERIFY CONNECTIVITY ********
[12/04 17:29:01    542s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/04 17:29:01    542s]   (CPU Time: 0:00:01.9  MEM: 142.711M)
[12/04 17:29:01    542s] 
[12/04 17:29:11    542s] <CMD> setDrawView place
[12/04 17:29:12    542s] <CMD> setDrawView fplan
[12/04 17:29:13    543s] <CMD> setDrawView place
[12/04 17:29:16    543s] <CMD> zoomBox -3401.18700 3534.59200 24152.08700 17385.78700
[12/04 17:29:17    543s] <CMD> zoomBox 4285.72300 7341.17900 16511.26000 13487.02900
[12/04 17:29:17    543s] <CMD> zoomBox 5931.26300 8119.53600 14764.21400 12559.91300
[12/04 17:29:18    543s] <CMD> zoomBox 7581.15600 8900.41700 13005.69300 11627.36400
[12/04 17:29:19    543s] <CMD> zoomBox 8594.39700 9379.97500 11925.74200 11054.66200
[12/04 17:29:20    543s] <CMD> zoomBox 9216.65300 9674.48400 11262.51700 10702.95200
[12/04 17:29:20    543s] <CMD> zoomBox 9690.02400 9898.52600 10757.98000 10435.39400
[12/04 17:29:22    544s] <CMD> zoomBox 9355.51600 9725.82400 11094.50500 10600.02400
[12/04 17:29:22    544s] <CMD> zoomBox 9022.56200 9553.92400 11429.46800 10763.89000
[12/04 17:29:23    544s] <CMD> zoomBox 8561.72500 9316.00100 11893.08400 10990.69500
[12/04 17:29:58    545s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:29:58    545s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:29:58    545s] 
[12/04 17:29:58    545s] Stripes will stop at the boundary of the specified area.
[12/04 17:29:58    545s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:29:58    545s] Stripes will not extend to closest target.
[12/04 17:29:58    545s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:29:58    545s] Stripes will not be created over regions without power planning wires.
[12/04 17:29:58    545s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:29:58    545s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:29:58    545s] Offset for stripe breaking is set to 0.
[12/04 17:29:58    545s] <CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -number_of_sets 50 -start_from bottom -start_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:29:58    545s] 
[12/04 17:29:58    545s] Initialize fgc environment(mem: 2689.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2689.3M)
[12/04 17:29:58    545s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2689.3M)
[12/04 17:29:58    546s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2689.3M)
[12/04 17:30:00    547s] Loading via instances (cpu: 0:00:01.6, real: 0:00:02.0, peak mem: 2924.3M)
[12/04 17:30:00    547s] **WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
[12/04 17:30:00    547s] Starting stripe generation ...
[12/04 17:30:00    547s] Non-Default Mode Option Settings :
[12/04 17:30:00    547s]   NONE
[12/04 17:30:00    547s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:30:00    547s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10148.599609 10370.740234 10148.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.879883 10370.740234 10152.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10152.849609 10370.740234 10152.849609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.129883 10370.740234 10157.129883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10157.099609 10370.740234 10157.099609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10161.379883 10370.740234 10161.379883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10161.349609 10370.740234 10161.349609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10165.629883 10370.740234 10165.629883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10165.599609 10370.740234 10165.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:00    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10169.879883 10370.740234 10169.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:00    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10169.849609 10370.740234 10169.849609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10174.129883 10370.740234 10174.129883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10174.099609 10370.740234 10174.099609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10178.379883 10370.740234 10178.379883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10178.349609 10370.740234 10178.349609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10182.629883 10370.740234 10182.629883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10182.599609 10370.740234 10182.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10186.879883 10370.740234 10186.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10186.849609 10370.740234 10186.849609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10191.129883 10370.740234 10191.129883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:30:01    548s] Type 'man IMPPP-354' for more detail.
[12/04 17:30:01    548s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/04 17:30:01    548s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:30:01    548s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:01    548s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2927.3M)
[12/04 17:30:03    549s] <CMD> zoomBox 4763.84200 8942.16800 13596.83700 13382.56700
[12/04 17:30:03    549s] <CMD> zoomBox -819.62900 8392.57500 16101.61700 16898.98600
[12/04 17:30:04    549s] <CMD> zoomBox -11515.80300 7339.72800 20899.98800 23635.33900
[12/04 17:30:07    549s] <CMD> fit
[12/04 17:30:30    551s] <CMD> zoomBox -1646.33200 4721.71100 21773.95000 16495.22600
[12/04 17:30:31    551s] <CMD> zoomBox 3934.21200 7353.78800 16159.74800 13499.63800
[12/04 17:30:32    551s] <CMD> zoomBox 2840.56800 6862.10200 17223.55300 14092.51400
[12/04 17:30:33    551s] <CMD> zoomBox -3835.65700 3884.33100 23717.62600 17735.53000
[12/04 17:30:34    551s] <CMD> zoomBox -1740.58000 4818.79000 21679.71000 16592.30900
[12/04 17:30:39    551s] <CMD> uiSetTool ruler
[12/04 17:30:39    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:40    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:41    551s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:42    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:30:43    552s] <CMD> uiSetTool ruler
[12/04 17:31:06    553s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:31:06    553s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:31:06    553s] 
[12/04 17:31:06    553s] Stripes will stop at the boundary of the specified area.
[12/04 17:31:06    553s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:31:06    553s] Stripes will not extend to closest target.
[12/04 17:31:06    553s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:31:06    553s] Stripes will not be created over regions without power planning wires.
[12/04 17:31:06    553s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:31:06    553s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:31:06    553s] Offset for stripe breaking is set to 0.
[12/04 17:31:06    553s] <CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 1 -start_from bottom -start_offset 10060 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:31:06    553s] 
[12/04 17:31:06    553s] Initialize fgc environment(mem: 2932.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2932.6M)
[12/04 17:31:06    553s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2932.6M)
[12/04 17:31:06    553s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.6M)
[12/04 17:31:07    554s] Loading via instances (cpu: 0:00:01.6, real: 0:00:01.0, peak mem: 2932.6M)
[12/04 17:31:07    554s] **WARN: (IMPPP-136):	The currently specified  spacing 0.280000 in -spacing option is less than the required spacing 1.000000 for widths specified as 4.000000 and 4.000000.
[12/04 17:31:07    554s] Starting stripe generation ...
[12/04 17:31:07    554s] Non-Default Mode Option Settings :
[12/04 17:31:07    554s]   NONE
[12/04 17:31:07    554s] **WARN: (IMPPP-385):	The set width(GND width+spacing(4+0.28) + VCC width(4)=8.28) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
[12/04 17:31:07    554s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:31:07    554s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:31:15    555s] <CMD> zoomBox 3759.18600 7378.93300 15984.72500 13524.78400
[12/04 17:31:16    555s] <CMD> zoomBox 7282.96900 8937.11600 12707.50600 11664.06300
[12/04 17:31:17    555s] <CMD> zoomBox 8384.31900 9426.74500 11715.66200 11101.43100
[12/04 17:31:19    556s] <CMD> zoomBox 9012.71700 9649.10200 11419.61200 10859.06200
[12/04 17:31:57    557s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:31:57    557s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:31:57    557s] 
[12/04 17:31:57    557s] Stripes will stop at the boundary of the specified area.
[12/04 17:31:57    557s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:31:57    557s] Stripes will not extend to closest target.
[12/04 17:31:57    557s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:31:57    557s] Stripes will not be created over regions without power planning wires.
[12/04 17:31:57    557s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:31:57    557s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:31:57    557s] Offset for stripe breaking is set to 0.
[12/04 17:31:57    557s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 4 -spacing 0.28 -set_to_set_distance 1 -start_from bottom -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:31:57    557s] 
[12/04 17:31:57    557s] Initialize fgc environment(mem: 2937.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2937.9M)
[12/04 17:31:57    557s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2937.9M)
[12/04 17:31:57    558s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2937.9M)
[12/04 17:31:58    559s] Loading via instances (cpu: 0:00:01.7, real: 0:00:01.0, peak mem: 2937.9M)
[12/04 17:31:58    559s] Starting stripe generation ...
[12/04 17:31:58    559s] Non-Default Mode Option Settings :
[12/04 17:31:58    559s]   NONE
[12/04 17:31:58    559s] **WARN: (IMPPP-385):	The set width(GND width+spacing(4+0.28) + VCC width(4)=8.28) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
[12/04 17:31:58    559s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:31:58    559s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10243.599609 10370.740234 10243.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10247.879883 10370.740234 10247.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10244.599609 10370.740234 10244.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10248.879883 10370.740234 10248.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10245.599609 10370.740234 10245.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10249.879883 10370.740234 10249.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10246.599609 10370.740234 10246.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10250.879883 10370.740234 10250.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10247.599609 10370.740234 10247.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10251.879883 10370.740234 10251.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10248.599609 10370.740234 10248.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10252.879883 10370.740234 10252.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10249.599609 10370.740234 10249.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10253.879883 10370.740234 10253.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10250.599609 10370.740234 10250.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10254.879883 10370.740234 10254.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10251.599609 10370.740234 10251.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10255.879883 10370.740234 10255.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10252.599609 10370.740234 10252.599609 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10256.879883 10370.740234 10256.879883 with width 4.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:31:59    560s] Type 'man IMPPP-354' for more detail.
[12/04 17:31:59    560s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/04 17:31:59    560s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:31:59    560s] Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 2932.9M)
[12/04 17:31:59    560s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    560s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:00    561s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2932.9M)
[12/04 17:32:35    563s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 17:32:35    563s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 17:32:35    563s] 
[12/04 17:32:35    563s] Stripes will stop at the boundary of the specified area.
[12/04 17:32:35    563s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 17:32:35    563s] Stripes will not extend to closest target.
[12/04 17:32:35    563s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 17:32:35    563s] Stripes will not be created over regions without power planning wires.
[12/04 17:32:35    563s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 17:32:35    563s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 17:32:35    563s] Offset for stripe breaking is set to 0.
[12/04 17:32:35    563s] <CMD> addStripe -nets {GND VCC} -layer metal3 -direction horizontal -width 15 -spacing 0.32 -set_to_set_distance 1 -start_from bottom -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 17:32:35    563s] 
[12/04 17:32:35    563s] Initialize fgc environment(mem: 2938.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2938.2M)
[12/04 17:32:35    563s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2938.2M)
[12/04 17:32:35    563s] Loading wires (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2938.2M)
[12/04 17:32:36    565s] Loading via instances (cpu: 0:00:01.6, real: 0:00:01.0, peak mem: 2938.2M)
[12/04 17:32:36    565s] Starting stripe generation ...
[12/04 17:32:36    565s] Non-Default Mode Option Settings :
[12/04 17:32:36    565s]   NONE
[12/04 17:32:36    565s] **WARN: (IMPPP-385):	The set width(GND width+spacing(15+0.32) + VCC width(15)=30.32) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 1. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
[12/04 17:32:36    565s] The core ring for GND is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:32:36    565s] The core ring for VCC is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10249.099609 10370.740234 10249.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10264.419922 10370.740234 10264.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10250.099609 10370.740234 10250.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10265.419922 10370.740234 10265.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10251.099609 10370.740234 10251.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10266.419922 10370.740234 10266.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10252.099609 10370.740234 10252.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10267.419922 10370.740234 10267.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10253.099609 10370.740234 10253.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10268.419922 10370.740234 10268.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10254.099609 10370.740234 10254.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10269.419922 10370.740234 10269.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10255.099609 10370.740234 10255.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10270.419922 10370.740234 10270.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10256.099609 10370.740234 10256.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10271.419922 10370.740234 10271.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10257.099609 10370.740234 10257.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10272.419922 10370.740234 10272.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10258.099609 10370.740234 10258.099609 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 10140.719727 10273.419922 10370.740234 10273.419922 with width 15.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[12/04 17:32:37    566s] Type 'man IMPPP-354' for more detail.
[12/04 17:32:37    566s] Completing 10% stripe generation(cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 2933.2M)
[12/04 17:32:37    566s] **WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
[12/04 17:32:37    566s] To increase the message display limit, refer to the product command reference manual.
[12/04 17:32:37    566s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:37    566s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:37    566s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:37    566s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:38    566s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2933.2M)
[12/04 17:32:38    566s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:38    566s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:38    566s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:38    566s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2933.2M)
[12/04 17:32:41    567s] <CMD> zoomBox 8136.05400 9569.07300 12055.28200 11539.29200
[12/04 17:32:42    567s] <CMD> zoomBox 6702.63400 9429.87700 13084.44200 12638.05000
[12/04 17:32:42    567s] <CMD> zoomBox 5275.87100 9291.32800 14108.82200 13731.70500
[12/04 17:32:45    567s] <CMD> fit
[12/04 17:32:51    567s] <CMD> setPlaceMode -prerouteAsObs {2 3}
[12/04 17:33:05    568s] <CMD> setPlaceMode -fp false
[12/04 17:33:05    568s] <CMD> place_design -noPrePlaceOpt
[12/04 17:33:05    568s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 258, percentage of missing scan cell = 0.00% (0 / 258)
[12/04 17:33:06    568s] ### Time Record (colorize_geometry) is installed.
[12/04 17:33:06    568s] #Start colorize_geometry on Wed Dec  4 17:33:06 2024
[12/04 17:33:06    568s] #
[12/04 17:33:06    568s] ### Time Record (Pre Callback) is installed.
[12/04 17:33:06    568s] ### Time Record (Pre Callback) is uninstalled.
[12/04 17:33:06    568s] ### Time Record (DB Import) is installed.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/04 17:33:06    568s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 17:33:06    568s] #To increase the message display limit, refer to the product command reference manual.
[12/04 17:33:06    568s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=1530479488 pin_access=1 inst_pattern=1 halo=0
[12/04 17:33:06    568s] ### Time Record (DB Import) is uninstalled.
[12/04 17:33:06    568s] ### Time Record (DB Export) is installed.
[12/04 17:33:06    568s] ### export design design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=1530479488 pin_access=1 inst_pattern=1 halo=0
[12/04 17:33:06    568s] ### Time Record (DB Export) is uninstalled.
[12/04 17:33:06    568s] ### Time Record (Post Callback) is installed.
[12/04 17:33:06    568s] ### Time Record (Post Callback) is uninstalled.
[12/04 17:33:06    568s] #
[12/04 17:33:06    568s] #colorize_geometry statistics:
[12/04 17:33:06    568s] #Cpu time = 00:00:00
[12/04 17:33:06    568s] #Elapsed time = 00:00:00
[12/04 17:33:06    568s] #Increased memory = -495.58 (MB)
[12/04 17:33:06    568s] #Total memory = 1678.88 (MB)
[12/04 17:33:06    568s] #Peak memory = 4342.06 (MB)
[12/04 17:33:06    568s] #Number of warnings = 21
[12/04 17:33:06    568s] #Total number of warnings = 21
[12/04 17:33:06    568s] #Number of fails = 0
[12/04 17:33:06    568s] #Total number of fails = 0
[12/04 17:33:06    568s] #Complete colorize_geometry on Wed Dec  4 17:33:06 2024
[12/04 17:33:06    568s] #
[12/04 17:33:06    568s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 17:33:06    568s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 17:33:06    568s] ### 
[12/04 17:33:06    568s] ###   Scalability Statistics
[12/04 17:33:06    568s] ### 
[12/04 17:33:06    568s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:33:06    568s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 17:33:06    568s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:33:06    568s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 17:33:06    568s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 17:33:06    568s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 17:33:06    568s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 17:33:06    568s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/04 17:33:06    568s] ### ------------------------+----------------+----------------+----------------+
[12/04 17:33:06    568s] ### 
[12/04 17:33:06    568s] *** Starting placeDesign default flow ***
[12/04 17:33:06    568s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 17:33:06    568s] Set Using Default Delay Limit as 101.
[12/04 17:33:06    568s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 17:33:06    568s] Set Default Net Delay as 0 ps.
[12/04 17:33:06    568s] Set Default Net Load as 0 pF. 
[12/04 17:33:06    568s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 17:33:06    569s] Effort level <high> specified for reg2reg_tmp.92509 path_group
[12/04 17:33:06    569s] AAE DB initialization (MEM=2805.56 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:33:06    569s] #################################################################################
[12/04 17:33:06    569s] # Design Stage: PreRoute
[12/04 17:33:06    569s] # Design Name: CHIP
[12/04 17:33:06    569s] # Design Mode: 90nm
[12/04 17:33:06    569s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:33:06    569s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:33:06    569s] # Signoff Settings: SI Off 
[12/04 17:33:06    569s] #################################################################################
[12/04 17:33:06    569s] Calculate delays in Single mode...
[12/04 17:33:06    569s] Topological Sorting (REAL = 0:00:00.0, MEM = 2817.1M, InitMEM = 2817.1M)
[12/04 17:33:06    569s] Start delay calculation (fullDC) (1 T). (MEM=2817.08)
[12/04 17:33:06    569s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 17:33:06    569s] AAE_INFO: Cdb files are: 
[12/04 17:33:06    569s]  	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
[12/04 17:33:06    569s]  
[12/04 17:33:06    569s] Start AAE Lib Loading. (MEM=2817.08)
[12/04 17:33:06    569s] End AAE Lib Loading. (MEM=2855.23 CPU=0:00:00.3 Real=0:00:00.0)
[12/04 17:33:06    569s] End AAE Lib Interpolated Model. (MEM=2855.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:33:06    569s] First Iteration Infinite Tw... 
[12/04 17:33:06    569s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:33:06    569s] Type 'man IMPESI-3086' for more detail.
[12/04 17:33:06    569s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:33:06    569s] Type 'man IMPESI-3086' for more detail.
[12/04 17:33:07    569s] Total number of fetched objects 1612
[12/04 17:33:07    569s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:33:07    569s] End delay calculation. (MEM=2874.31 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:33:07    569s] End delay calculation (fullDC). (MEM=2837.69 CPU=0:00:00.5 REAL=0:00:01.0)
[12/04 17:33:07    569s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2837.7M) ***
[12/04 17:33:07    569s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 17:33:07    570s] Set Using Default Delay Limit as 1000.
[12/04 17:33:07    570s] Set Default Net Delay as 1000 ps.
[12/04 17:33:07    570s] Set Default Net Load as 0.5 pF. 
[12/04 17:33:07    570s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2828.2M
[12/04 17:33:07    570s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 17:33:07    570s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.000, MEM:2828.2M
[12/04 17:33:07    570s] INFO: #ExclusiveGroups=0
[12/04 17:33:07    570s] INFO: There are no Exclusive Groups.
[12/04 17:33:07    570s] *** Starting "NanoPlace(TM) placement v#7 (mem=2828.2M)" ...
[12/04 17:33:07    570s] Wait...
[12/04 17:33:08    571s] *** Build Buffered Sizing Timing Model
[12/04 17:33:08    571s] (cpu=0:00:01.4 mem=2836.2M) ***
[12/04 17:33:08    571s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:33:08    571s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:33:08    571s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:33:08    571s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/04 17:33:08    571s] *** Build Virtual Sizing Timing Model
[12/04 17:33:08    571s] (cpu=0:00:01.6 mem=2836.2M) ***
[12/04 17:33:08    571s] No user-set net weight.
[12/04 17:33:08    571s] Net fanout histogram:
[12/04 17:33:08    571s] 2		: 1004 (62.9%) nets
[12/04 17:33:08    571s] 3		: 157 (9.8%) nets
[12/04 17:33:08    571s] 4     -	14	: 415 (26.0%) nets
[12/04 17:33:08    571s] 15    -	39	: 14 (0.9%) nets
[12/04 17:33:08    571s] 40    -	79	: 4 (0.3%) nets
[12/04 17:33:08    571s] 80    -	159	: 0 (0.0%) nets
[12/04 17:33:08    571s] 160   -	319	: 1 (0.1%) nets
[12/04 17:33:08    571s] 320   -	639	: 0 (0.0%) nets
[12/04 17:33:08    571s] 640   -	1279	: 0 (0.0%) nets
[12/04 17:33:08    571s] 1280  -	2559	: 0 (0.0%) nets
[12/04 17:33:08    571s] 2560  -	5119	: 0 (0.0%) nets
[12/04 17:33:08    571s] 5120+		: 0 (0.0%) nets
[12/04 17:33:08    571s] no activity file in design. spp won't run.
[12/04 17:33:08    571s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 17:33:08    571s] Scan chains were not defined.
[12/04 17:33:08    571s] z: 2, totalTracks: 1
[12/04 17:33:08    571s] z: 4, totalTracks: 1
[12/04 17:33:08    571s] z: 6, totalTracks: 1
[12/04 17:33:08    571s] #spOpts: hrOri=1 hrSnap=1 
[12/04 17:33:08    571s] # Building CHIP llgBox search-tree.
[12/04 17:33:08    571s] #std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
[12/04 17:33:08    571s] #ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
[12/04 17:33:08    571s] stdCell: 1494 single + 0 double + 0 multi
[12/04 17:33:08    571s] Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
[12/04 17:33:08    571s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2836.2M
[12/04 17:33:08    571s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2836.2M
[12/04 17:33:08    571s] Core basic site is core_5040
[12/04 17:33:08    571s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2836.2M
[12/04 17:33:09    571s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.100, REAL:0.099, MEM:2836.2M
[12/04 17:33:09    571s] Use non-trimmed site array because memory saving is not enough.
[12/04 17:33:09    571s] SiteArray: non-trimmed site array dimensions = 44 x 371
[12/04 17:33:09    571s] SiteArray: use 90,112 bytes
[12/04 17:33:09    571s] SiteArray: current memory after site array memory allocation 2836.3M
[12/04 17:33:09    571s] SiteArray: FP blocked sites are writable
[12/04 17:33:09    571s] Estimated cell power/ground rail width = 0.866 um
[12/04 17:33:09    571s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:33:09    571s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.106, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.107, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF: Starting pre-place ADS at level 1, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2836.3M
[12/04 17:33:09    571s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2836.3M
[12/04 17:33:09    571s] ADSU 0.700 -> 0.708. site 16324.000 -> 16135.600. GS 40.320
[12/04 17:33:09    571s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:2836.3M
[12/04 17:33:09    571s] Average module density = 0.708.
[12/04 17:33:09    571s] Density for the design = 0.708.
[12/04 17:33:09    571s]        = stdcell_area 11419 sites (35682 um^2) / alloc_area 16136 sites (50421 um^2).
[12/04 17:33:09    571s] Pin Density = 0.3495.
[12/04 17:33:09    571s]             = total # of pins 5705 / total area 16324.
[12/04 17:33:09    571s] OPERPROF: Starting spMPad at level 1, MEM:2761.3M
[12/04 17:33:09    571s] OPERPROF:   Starting spContextMPad at level 2, MEM:2761.3M
[12/04 17:33:09    571s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2761.3M
[12/04 17:33:09    571s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2761.3M
[12/04 17:33:09    571s] Initial padding reaches pin density 0.636 for top
[12/04 17:33:09    571s] InitPadU 0.708 -> 0.829 for top
[12/04 17:33:09    571s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2761.3M
[12/04 17:33:09    571s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2761.3M
[12/04 17:33:09    571s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2761.3M
[12/04 17:33:09    571s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2761.3M
[12/04 17:33:09    571s] === lastAutoLevel = 7 
[12/04 17:33:09    571s] OPERPROF: Starting spInitNetWt at level 1, MEM:2761.3M
[12/04 17:33:09    571s] no activity file in design. spp won't run.
[12/04 17:33:09    571s] [spp] 0
[12/04 17:33:09    571s] [adp] 0:1:1:3
[12/04 17:33:09    571s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.183, MEM:2776.8M
[12/04 17:33:09    571s] Clock gating cells determined by native netlist tracing.
[12/04 17:33:09    571s] no activity file in design. spp won't run.
[12/04 17:33:09    571s] no activity file in design. spp won't run.
[12/04 17:33:09    572s] OPERPROF: Starting npMain at level 1, MEM:2776.8M
[12/04 17:33:10    572s] OPERPROF:   Starting npPlace at level 2, MEM:2784.8M
[12/04 17:33:10    572s] Iteration  1: Total net bbox = 1.443e+06 (6.89e+05 7.54e+05)
[12/04 17:33:10    572s]               Est.  stn bbox = 1.561e+06 (7.40e+05 8.22e+05)
[12/04 17:33:10    572s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2784.8M
[12/04 17:33:10    572s] Iteration  2: Total net bbox = 1.443e+06 (6.89e+05 7.54e+05)
[12/04 17:33:10    572s]               Est.  stn bbox = 1.561e+06 (7.40e+05 8.22e+05)
[12/04 17:33:10    572s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2784.8M
[12/04 17:33:10    572s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 17:33:10    572s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/04 17:33:10    572s] place_exp_mt_interval set to default 32
[12/04 17:33:10    572s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 17:33:10    572s] Iteration  3: Total net bbox = 1.221e+06 (6.09e+05 6.12e+05)
[12/04 17:33:10    572s]               Est.  stn bbox = 1.285e+06 (6.36e+05 6.50e+05)
[12/04 17:33:10    572s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2787.0M
[12/04 17:33:10    572s] Total number of setup views is 1.
[12/04 17:33:10    572s] Total number of active setup views is 1.
[12/04 17:33:10    572s] Active setup views:
[12/04 17:33:10    572s]     av_func_mode_max
[12/04 17:33:10    572s] Iteration  4: Total net bbox = 1.244e+06 (6.25e+05 6.19e+05)
[12/04 17:33:10    572s]               Est.  stn bbox = 1.311e+06 (6.54e+05 6.58e+05)
[12/04 17:33:10    572s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2787.0M
[12/04 17:33:10    572s] Iteration  5: Total net bbox = 1.247e+06 (6.24e+05 6.23e+05)
[12/04 17:33:10    572s]               Est.  stn bbox = 1.315e+06 (6.54e+05 6.62e+05)
[12/04 17:33:10    572s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2787.0M
[12/04 17:33:10    572s] OPERPROF:   Finished npPlace at level 2, CPU:0.640, REAL:0.644, MEM:2787.0M
[12/04 17:33:10    572s] OPERPROF: Finished npMain at level 1, CPU:0.650, REAL:1.650, MEM:2787.0M
[12/04 17:33:10    572s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2787.0M
[12/04 17:33:10    572s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:33:10    572s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2787.0M
[12/04 17:33:10    572s] OPERPROF: Starting npMain at level 1, MEM:2787.0M
[12/04 17:33:10    572s] OPERPROF:   Starting npPlace at level 2, MEM:2787.0M
[12/04 17:33:11    572s] Iteration  6: Total net bbox = 1.247e+06 (6.25e+05 6.22e+05)
[12/04 17:33:11    572s]               Est.  stn bbox = 1.315e+06 (6.54e+05 6.61e+05)
[12/04 17:33:11    572s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2787.0M
[12/04 17:33:11    572s] OPERPROF:   Finished npPlace at level 2, CPU:0.270, REAL:0.271, MEM:2787.0M
[12/04 17:33:11    572s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.280, MEM:2787.0M
[12/04 17:33:11    572s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2787.0M
[12/04 17:33:11    572s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:33:11    572s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2787.0M
[12/04 17:33:11    572s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2787.0M
[12/04 17:33:11    572s] Starting Early Global Route rough congestion estimation: mem = 2787.0M
[12/04 17:33:11    572s] (I)       Started Import and model ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Create place DB ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Import place data ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Read instances and placement ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Read nets ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Create route DB ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       == Non-default Options ==
[12/04 17:33:11    572s] (I)       Print mode                                         : 2
[12/04 17:33:11    572s] (I)       Stop if highly congested                           : false
[12/04 17:33:11    572s] (I)       Maximum routing layer                              : 6
[12/04 17:33:11    572s] (I)       Assign partition pins                              : false
[12/04 17:33:11    572s] (I)       Support large GCell                                : true
[12/04 17:33:11    572s] (I)       Number of threads                                  : 1
[12/04 17:33:11    572s] (I)       Number of rows per GCell                           : 3
[12/04 17:33:11    572s] (I)       Max num rows per GCell                             : 32
[12/04 17:33:11    572s] (I)       Method to set GCell size                           : row
[12/04 17:33:11    572s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:33:11    572s] (I)       Started Import route data (1T) ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       ============== Pin Summary ==============
[12/04 17:33:11    572s] (I)       +-------+--------+---------+------------+
[12/04 17:33:11    572s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:33:11    572s] (I)       +-------+--------+---------+------------+
[12/04 17:33:11    572s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 17:33:11    572s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:33:11    572s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:33:11    572s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:33:11    572s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:33:11    572s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:33:11    572s] (I)       +-------+--------+---------+------------+
[12/04 17:33:11    572s] (I)       Use row-based GCell size
[12/04 17:33:11    572s] (I)       Use row-based GCell align
[12/04 17:33:11    572s] (I)       GCell unit size   : 5040
[12/04 17:33:11    572s] (I)       GCell multiplier  : 3
[12/04 17:33:11    572s] (I)       GCell row height  : 5040
[12/04 17:33:11    572s] (I)       Actual row height : 5040
[12/04 17:33:11    572s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:33:11    572s] [NR-eGR] Track table information for default rule: 
[12/04 17:33:11    572s] [NR-eGR] metal1 has no routable track
[12/04 17:33:11    572s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:33:11    572s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:33:11    572s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:33:11    572s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:33:11    572s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:33:11    572s] (I)       =================== Default via ====================
[12/04 17:33:11    572s] (I)       +---+------------------+---------------------------+
[12/04 17:33:11    572s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:33:11    572s] (I)       +---+------------------+---------------------------+
[12/04 17:33:11    572s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:33:11    572s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:33:11    572s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:33:11    572s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:33:11    572s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:33:11    572s] (I)       +---+------------------+---------------------------+
[12/04 17:33:11    572s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Read routing blockages ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Read instance blockages ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2787.00 MB )
[12/04 17:33:11    572s] (I)       Started Read PG blockages ( Curr Mem: 2787.00 MB )
[12/04 17:33:11    573s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:33:11    573s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Started Read boundary cut boxes ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:33:11    573s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:33:11    573s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:33:11    573s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:33:11    573s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:33:11    573s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Started Read blackboxes ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:33:11    573s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Started Read prerouted ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:33:11    573s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Started Read unlegalized nets ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Started Read nets ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:33:11    573s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Started Set up via pillars ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       early_global_route_priority property id does not exist.
[12/04 17:33:11    573s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Finished Initialize 3D grid graph ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Model blockages into capacity
[12/04 17:33:11    573s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:33:11    573s] (I)       Started Initialize 3D capacity ( Curr Mem: 2942.00 MB )
[12/04 17:33:11    573s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:33:12    573s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:33:12    574s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:33:13    574s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:33:13    574s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:33:13    574s] (I)       Finished Initialize 3D capacity ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       -- layer congestion ratio --
[12/04 17:33:13    574s] (I)       Layer 1 : 0.100000
[12/04 17:33:13    574s] (I)       Layer 2 : 0.700000
[12/04 17:33:13    574s] (I)       Layer 3 : 0.700000
[12/04 17:33:13    574s] (I)       Layer 4 : 0.700000
[12/04 17:33:13    574s] (I)       Layer 5 : 0.700000
[12/04 17:33:13    574s] (I)       Layer 6 : 0.700000
[12/04 17:33:13    574s] (I)       ----------------------------
[12/04 17:33:13    574s] (I)       Number of ignored nets                =      0
[12/04 17:33:13    574s] (I)       Number of connected nets              =      0
[12/04 17:33:13    574s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:33:13    574s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:33:13    574s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:33:13    574s] (I)       Finished Import route data (1T) ( CPU: 1.95 sec, Real: 1.96 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       Finished Create route DB ( CPU: 1.96 sec, Real: 1.96 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       Started Read aux data ( Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       Started Others data preparation ( Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:33:13    574s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       Started Create route kernel ( Curr Mem: 2942.00 MB )
[12/04 17:33:13    574s] (I)       Ndr track 0 does not exist
[12/04 17:33:13    574s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:33:13    574s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:33:13    574s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:33:13    574s] (I)       Site width          :   620  (dbu)
[12/04 17:33:13    574s] (I)       Row height          :  5040  (dbu)
[12/04 17:33:13    574s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:33:13    574s] (I)       GCell width         : 15120  (dbu)
[12/04 17:33:13    574s] (I)       GCell height        : 15120  (dbu)
[12/04 17:33:13    574s] (I)       Grid                :  1357  1357     6
[12/04 17:33:13    574s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:33:13    574s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[12/04 17:33:13    574s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[12/04 17:33:13    574s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:33:13    574s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:33:13    574s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:33:13    574s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:33:13    574s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:33:13    574s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[12/04 17:33:13    574s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:33:13    574s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:33:13    574s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:33:13    574s] (I)       --------------------------------------------------------
[12/04 17:33:13    574s] 
[12/04 17:33:13    574s] [NR-eGR] ============ Routing rule table ============
[12/04 17:33:13    574s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:33:13    574s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:33:13    574s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:33:13    574s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:33:13    574s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:33:13    574s] [NR-eGR] ========================================
[12/04 17:33:13    574s] [NR-eGR] 
[12/04 17:33:13    574s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:33:13    574s] (I)       blocked tracks on layer2 : = 29500083 / 44893631 (65.71%)
[12/04 17:33:13    574s] (I)       blocked tracks on layer3 : = 32079234 / 49685198 (64.56%)
[12/04 17:33:13    574s] (I)       blocked tracks on layer4 : = 434891 / 44893631 (0.97%)
[12/04 17:33:13    574s] (I)       blocked tracks on layer5 : = 231276 / 49685198 (0.47%)
[12/04 17:33:13    574s] (I)       blocked tracks on layer6 : = 38482 / 11222390 (0.34%)
[12/04 17:33:13    574s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    574s] (I)       Finished Import and model ( CPU: 1.99 sec, Real: 1.99 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    574s] (I)       Reset routing kernel
[12/04 17:33:13    574s] (I)       Started Initialization ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    574s] (I)       numLocalWires=3029  numGlobalNetBranches=1075  numLocalNetBranches=445
[12/04 17:33:13    574s] (I)       totalPins=5531  totalGlobalPin=3623 (65.50%)
[12/04 17:33:13    574s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    574s] (I)       Started Generate topology ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    574s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       total 2D Cap : 138180539 = (67093395 H, 71087144 V)
[12/04 17:33:13    575s] (I)       
[12/04 17:33:13    575s] (I)       ============  Phase 1a Route ============
[12/04 17:33:13    575s] (I)       Started Phase 1a ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Started Pattern routing (1T) ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Finished Pattern routing (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:33:13    575s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Usage: 83104 = (41593 H, 41511 V) = (0.06% H, 0.06% V) = (6.289e+05um H, 6.276e+05um V)
[12/04 17:33:13    575s] (I)       Started Add via demand to 2D ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Finished Phase 1a ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       
[12/04 17:33:13    575s] (I)       ============  Phase 1b Route ============
[12/04 17:33:13    575s] (I)       Started Phase 1b ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Usage: 83104 = (41593 H, 41511 V) = (0.06% H, 0.06% V) = (6.289e+05um H, 6.276e+05um V)
[12/04 17:33:13    575s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 17:33:13    575s] 
[12/04 17:33:13    575s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] (I)       Started Export 2D cong map ( Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:33:13    575s] (I)       Finished Export 2D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3015.77 MB )
[12/04 17:33:13    575s] Finished Early Global Route rough congestion estimation: mem = 3015.8M
[12/04 17:33:13    575s] OPERPROF: Finished npCallHUMEst at level 1, CPU:2.140, REAL:2.139, MEM:3015.8M
[12/04 17:33:13    575s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 17:33:13    575s] OPERPROF: Starting CDPad at level 1, MEM:3015.8M
[12/04 17:33:13    575s] CDPadU 0.829 -> 0.830. R=0.707, N=1494, GS=15.120
[12/04 17:33:13    575s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.003, MEM:3015.8M
[12/04 17:33:13    575s] OPERPROF: Starting npMain at level 1, MEM:3015.8M
[12/04 17:33:13    575s] OPERPROF:   Starting npPlace at level 2, MEM:3015.8M
[12/04 17:33:13    575s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.004, MEM:3015.8M
[12/04 17:33:13    575s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.011, MEM:3015.8M
[12/04 17:33:13    575s] Global placement CDP skipped at cutLevel 7.
[12/04 17:33:13    575s] Iteration  7: Total net bbox = 1.248e+06 (6.25e+05 6.22e+05)
[12/04 17:33:13    575s]               Est.  stn bbox = 1.317e+06 (6.55e+05 6.62e+05)
[12/04 17:33:13    575s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 3015.8M
[12/04 17:33:13    575s] 
[12/04 17:33:13    575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:33:13    575s] TLC MultiMap info (StdDelay):
[12/04 17:33:13    575s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:33:13    575s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:33:13    575s]  Setting StdDelay to: 53.6ps
[12/04 17:33:13    575s] 
[12/04 17:33:13    575s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:33:13    575s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:33:13    575s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 17:33:13    575s] Iteration  8: Total net bbox = 1.248e+06 (6.25e+05 6.22e+05)
[12/04 17:33:13    575s]               Est.  stn bbox = 1.317e+06 (6.55e+05 6.62e+05)
[12/04 17:33:13    575s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3015.8M
[12/04 17:33:13    575s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3015.8M
[12/04 17:33:13    575s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:33:13    575s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:3015.8M
[12/04 17:33:13    575s] OPERPROF: Starting npMain at level 1, MEM:3015.8M
[12/04 17:33:13    575s] OPERPROF:   Starting npPlace at level 2, MEM:3015.8M
[12/04 17:33:14    576s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3015.8M
[12/04 17:33:14    576s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3015.8M
[12/04 17:33:14    576s] Iteration  9: Total net bbox = 1.251e+06 (6.27e+05 6.24e+05)
[12/04 17:33:14    576s]               Est.  stn bbox = 1.320e+06 (6.56e+05 6.64e+05)
[12/04 17:33:14    576s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2786.8M
[12/04 17:33:14    576s] OPERPROF:   Finished npPlace at level 2, CPU:0.630, REAL:0.633, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF: Finished npMain at level 1, CPU:0.640, REAL:0.640, MEM:2786.8M
[12/04 17:33:14    576s] Iteration 10: Total net bbox = 1.252e+06 (6.27e+05 6.24e+05)
[12/04 17:33:14    576s]               Est.  stn bbox = 1.321e+06 (6.57e+05 6.64e+05)
[12/04 17:33:14    576s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2786.8M
[12/04 17:33:14    576s] [adp] clock
[12/04 17:33:14    576s] [adp] weight, nr nets, wire length
[12/04 17:33:14    576s] [adp]      0        2  17641.384000
[12/04 17:33:14    576s] [adp] data
[12/04 17:33:14    576s] [adp] weight, nr nets, wire length
[12/04 17:33:14    576s] [adp]      0     1593  1234188.840000
[12/04 17:33:14    576s] [adp] 0.000000|0.000000|0.000000
[12/04 17:33:14    576s] Iteration 11: Total net bbox = 1.252e+06 (6.27e+05 6.24e+05)
[12/04 17:33:14    576s]               Est.  stn bbox = 1.321e+06 (6.57e+05 6.64e+05)
[12/04 17:33:14    576s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2786.8M
[12/04 17:33:14    576s] *** cost = 1.252e+06 (6.27e+05 6.24e+05) (cpu for global=0:00:04.2) real=0:00:05.0***
[12/04 17:33:14    576s] Info: 1 clock gating cells identified, 0 (on average) moved 0/3
[12/04 17:33:14    576s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:33:14    576s] Solver runtime cpu: 0:00:01.5 real: 0:00:01.5
[12/04 17:33:14    576s] Core Placement runtime cpu: 0:00:01.6 real: 0:00:03.0
[12/04 17:33:14    576s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:33:14    576s] Type 'man IMPSP-9025' for more detail.
[12/04 17:33:14    576s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2786.8M
[12/04 17:33:14    576s] z: 2, totalTracks: 1
[12/04 17:33:14    576s] z: 4, totalTracks: 1
[12/04 17:33:14    576s] z: 6, totalTracks: 1
[12/04 17:33:14    576s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:33:14    576s] All LLGs are deleted
[12/04 17:33:14    576s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2786.8M
[12/04 17:33:14    576s] Core basic site is core_5040
[12/04 17:33:14    576s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.110, REAL:0.115, MEM:2786.8M
[12/04 17:33:14    576s] Fast DP-INIT is on for default
[12/04 17:33:14    576s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:33:14    576s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.120, REAL:0.122, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:       Starting CMU at level 4, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:33:14    576s] 
[12/04 17:33:14    576s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:33:14    576s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.123, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2786.8M
[12/04 17:33:14    576s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2786.8MB).
[12/04 17:33:14    576s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.125, MEM:2786.8M
[12/04 17:33:14    576s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.126, MEM:2786.8M
[12/04 17:33:14    576s] TDRefine: refinePlace mode is spiral
[12/04 17:33:14    576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.1
[12/04 17:33:14    576s] OPERPROF: Starting RefinePlace at level 1, MEM:2786.8M
[12/04 17:33:14    576s] *** Starting refinePlace (0:09:36 mem=2786.8M) ***
[12/04 17:33:14    576s] Total net bbox length = 1.252e+06 (6.273e+05 6.245e+05) (ext = 1.193e+06)
[12/04 17:33:14    576s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:33:14    576s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2786.8M
[12/04 17:33:14    576s] Starting refinePlace ...
[12/04 17:33:14    576s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:33:14    576s]    Spread Effort: high, standalone mode, useDDP on.
[12/04 17:33:14    576s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2786.8MB) @(0:09:36 - 0:09:36).
[12/04 17:33:14    576s] Move report: preRPlace moves 1494 insts, mean move: 1.44 um, max move: 4.54 um 
[12/04 17:33:14    576s] 	Max move on inst (CORE/U1003): (10142.14, 10324.96) --> (10140.72, 10328.08)
[12/04 17:33:14    576s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: OAI12HS
[12/04 17:33:14    576s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:33:14    576s] Placement tweakage begins.
[12/04 17:33:14    576s] wire length = 1.267e+06
[12/04 17:33:14    576s] wire length = 1.263e+06
[12/04 17:33:14    576s] Placement tweakage ends.
[12/04 17:33:14    576s] Move report: tweak moves 469 insts, mean move: 6.87 um, max move: 34.18 um 
[12/04 17:33:14    576s] 	Max move on inst (CORE/U1505): (10165.52, 10207.12) --> (10194.66, 10212.16)
[12/04 17:33:14    576s] 
[12/04 17:33:14    576s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:33:14    576s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:33:14    576s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2794.8MB) @(0:09:36 - 0:09:36).
[12/04 17:33:14    576s] Move report: Detail placement moves 1494 insts, mean move: 3.38 um, max move: 35.57 um 
[12/04 17:33:14    576s] 	Max move on inst (CORE/U1989): (10279.64, 10189.57) --> (10292.62, 10212.16)
[12/04 17:33:14    576s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2794.8MB
[12/04 17:33:14    576s] Statistics of distance of Instance movement in refine placement:
[12/04 17:33:14    576s]   maximum (X+Y) =        35.57 um
[12/04 17:33:14    576s]   inst (CORE/U1989) with max move: (10279.6, 10189.6) -> (10292.6, 10212.2)
[12/04 17:33:14    576s]   mean    (X+Y) =         3.38 um
[12/04 17:33:14    576s] Summary Report:
[12/04 17:33:14    576s] Instances move: 1494 (out of 1494 movable)
[12/04 17:33:14    576s] Instances flipped: 0
[12/04 17:33:14    576s] Mean displacement: 3.38 um
[12/04 17:33:14    576s] Max displacement: 35.57 um (Instance: CORE/U1989) (10279.6, 10189.6) -> (10292.6, 10212.2)
[12/04 17:33:14    576s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[12/04 17:33:14    576s] Total instances moved : 1494
[12/04 17:33:14    576s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.091, MEM:2794.8M
[12/04 17:33:14    576s] Total net bbox length = 1.249e+06 (6.247e+05 6.247e+05) (ext = 1.193e+06)
[12/04 17:33:14    576s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2794.8MB
[12/04 17:33:14    576s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2794.8MB) @(0:09:36 - 0:09:36).
[12/04 17:33:14    576s] *** Finished refinePlace (0:09:36 mem=2794.8M) ***
[12/04 17:33:14    576s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.1
[12/04 17:33:14    576s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.095, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2794.8M
[12/04 17:33:14    576s] All LLGs are deleted
[12/04 17:33:14    576s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2794.8M
[12/04 17:33:14    576s] *** End of Placement (cpu=0:00:06.4, real=0:00:07.0, mem=2794.8M) ***
[12/04 17:33:14    576s] z: 2, totalTracks: 1
[12/04 17:33:14    576s] z: 4, totalTracks: 1
[12/04 17:33:14    576s] z: 6, totalTracks: 1
[12/04 17:33:14    576s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:33:14    576s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2794.8M
[12/04 17:33:14    576s] Core basic site is core_5040
[12/04 17:33:14    576s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.110, REAL:0.105, MEM:2794.8M
[12/04 17:33:14    576s] Fast DP-INIT is on for default
[12/04 17:33:14    576s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:33:14    576s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.111, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.112, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2794.8M
[12/04 17:33:14    576s] default core: bins with density > 0.750 = 16.00 % ( 4 / 25 )
[12/04 17:33:14    576s] Density distribution unevenness ratio = 2.725%
[12/04 17:33:14    576s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2794.8M
[12/04 17:33:14    576s] All LLGs are deleted
[12/04 17:33:14    576s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2794.8M
[12/04 17:33:14    576s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2794.8M
[12/04 17:33:14    576s] *** Free Virtual Timing Model ...(mem=2794.8M)
[12/04 17:33:14    576s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 17:33:14    576s] Set Using Default Delay Limit as 101.
[12/04 17:33:14    576s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 17:33:14    576s] Set Default Net Delay as 0 ps.
[12/04 17:33:14    576s] Set Default Net Load as 0 pF. 
[12/04 17:33:14    576s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 17:33:14    576s] Effort level <high> specified for reg2reg_tmp.92509 path_group
[12/04 17:33:14    576s] #################################################################################
[12/04 17:33:14    576s] # Design Stage: PreRoute
[12/04 17:33:14    576s] # Design Name: CHIP
[12/04 17:33:14    576s] # Design Mode: 90nm
[12/04 17:33:14    576s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:33:14    576s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:33:14    576s] # Signoff Settings: SI Off 
[12/04 17:33:14    576s] #################################################################################
[12/04 17:33:14    576s] Calculate delays in Single mode...
[12/04 17:33:14    576s] Topological Sorting (REAL = 0:00:00.0, MEM = 2796.8M, InitMEM = 2796.8M)
[12/04 17:33:14    576s] Start delay calculation (fullDC) (1 T). (MEM=2796.78)
[12/04 17:33:14    576s] End AAE Lib Interpolated Model. (MEM=2796.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:33:15    576s] Total number of fetched objects 1612
[12/04 17:33:15    576s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:33:15    576s] End delay calculation. (MEM=2836.47 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:33:15    576s] End delay calculation (fullDC). (MEM=2836.47 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:33:15    576s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2836.5M) ***
[12/04 17:33:15    576s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 17:33:15    576s] Set Using Default Delay Limit as 1000.
[12/04 17:33:15    576s] Set Default Net Delay as 1000 ps.
[12/04 17:33:15    576s] Set Default Net Load as 0.5 pF. 
[12/04 17:33:15    576s] Info: Disable timing driven in postCTS congRepair.
[12/04 17:33:15    576s] 
[12/04 17:33:15    576s] Starting congRepair ...
[12/04 17:33:15    576s] User Input Parameters:
[12/04 17:33:15    576s] - Congestion Driven    : On
[12/04 17:33:15    576s] - Timing Driven        : Off
[12/04 17:33:15    576s] - Area-Violation Based : On
[12/04 17:33:15    576s] - Start Rollback Level : -5
[12/04 17:33:15    576s] - Legalized            : On
[12/04 17:33:15    576s] - Window Based         : Off
[12/04 17:33:15    576s] - eDen incr mode       : Off
[12/04 17:33:15    576s] - Small incr mode      : Off
[12/04 17:33:15    576s] 
[12/04 17:33:15    576s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2827.0M
[12/04 17:33:15    576s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.005, MEM:2827.0M
[12/04 17:33:15    576s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2827.0M
[12/04 17:33:15    576s] Starting Early Global Route congestion estimation: mem = 2827.0M
[12/04 17:33:15    576s] (I)       Started Import and model ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Create place DB ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Import place data ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Read instances and placement ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Read nets ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Create route DB ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       == Non-default Options ==
[12/04 17:33:15    576s] (I)       Maximum routing layer                              : 6
[12/04 17:33:15    576s] (I)       Number of threads                                  : 1
[12/04 17:33:15    576s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:33:15    576s] (I)       Method to set GCell size                           : row
[12/04 17:33:15    576s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:33:15    576s] (I)       Started Import route data (1T) ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       ============== Pin Summary ==============
[12/04 17:33:15    576s] (I)       +-------+--------+---------+------------+
[12/04 17:33:15    576s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:33:15    576s] (I)       +-------+--------+---------+------------+
[12/04 17:33:15    576s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 17:33:15    576s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:33:15    576s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:33:15    576s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:33:15    576s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:33:15    576s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:33:15    576s] (I)       +-------+--------+---------+------------+
[12/04 17:33:15    576s] (I)       Use row-based GCell size
[12/04 17:33:15    576s] (I)       Use row-based GCell align
[12/04 17:33:15    576s] (I)       GCell unit size   : 5040
[12/04 17:33:15    576s] (I)       GCell multiplier  : 1
[12/04 17:33:15    576s] (I)       GCell row height  : 5040
[12/04 17:33:15    576s] (I)       Actual row height : 5040
[12/04 17:33:15    576s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:33:15    576s] [NR-eGR] Track table information for default rule: 
[12/04 17:33:15    576s] [NR-eGR] metal1 has no routable track
[12/04 17:33:15    576s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:33:15    576s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:33:15    576s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:33:15    576s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:33:15    576s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:33:15    576s] (I)       =================== Default via ====================
[12/04 17:33:15    576s] (I)       +---+------------------+---------------------------+
[12/04 17:33:15    576s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:33:15    576s] (I)       +---+------------------+---------------------------+
[12/04 17:33:15    576s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:33:15    576s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:33:15    576s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:33:15    576s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:33:15    576s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:33:15    576s] (I)       +---+------------------+---------------------------+
[12/04 17:33:15    576s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Read routing blockages ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Read instance blockages ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2826.96 MB )
[12/04 17:33:15    576s] (I)       Started Read PG blockages ( Curr Mem: 2826.96 MB )
[12/04 17:33:15    577s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:33:15    577s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Started Read boundary cut boxes ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:33:15    577s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:33:15    577s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:33:15    577s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:33:15    577s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:33:15    577s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Started Read blackboxes ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:33:15    577s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Started Read prerouted ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:33:15    577s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Started Read unlegalized nets ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Started Read nets ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:33:15    577s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Started Set up via pillars ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       early_global_route_priority property id does not exist.
[12/04 17:33:15    577s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2946.96 MB )
[12/04 17:33:15    577s] (I)       Finished Initialize 3D grid graph ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3209.96 MB )
[12/04 17:33:15    577s] (I)       Model blockages into capacity
[12/04 17:33:15    577s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:33:15    577s] (I)       Started Initialize 3D capacity ( Curr Mem: 3209.96 MB )
[12/04 17:33:16    578s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:33:17    579s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:33:19    580s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:33:20    582s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:33:20    582s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:33:20    582s] (I)       Finished Initialize 3D capacity ( CPU: 5.12 sec, Real: 5.12 sec, Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       -- layer congestion ratio --
[12/04 17:33:20    582s] (I)       Layer 1 : 0.100000
[12/04 17:33:20    582s] (I)       Layer 2 : 0.700000
[12/04 17:33:20    582s] (I)       Layer 3 : 0.700000
[12/04 17:33:20    582s] (I)       Layer 4 : 0.700000
[12/04 17:33:20    582s] (I)       Layer 5 : 0.700000
[12/04 17:33:20    582s] (I)       Layer 6 : 0.700000
[12/04 17:33:20    582s] (I)       ----------------------------
[12/04 17:33:20    582s] (I)       Number of ignored nets                =      0
[12/04 17:33:20    582s] (I)       Number of connected nets              =      0
[12/04 17:33:20    582s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:33:20    582s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:33:20    582s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:33:20    582s] (I)       Finished Import route data (1T) ( CPU: 5.60 sec, Real: 5.60 sec, Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       Finished Create route DB ( CPU: 5.60 sec, Real: 5.60 sec, Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       Started Read aux data ( Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       Started Others data preparation ( Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:33:20    582s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       Started Create route kernel ( Curr Mem: 3553.96 MB )
[12/04 17:33:20    582s] (I)       Ndr track 0 does not exist
[12/04 17:33:21    582s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:33:21    582s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:33:21    582s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:33:21    582s] (I)       Site width          :   620  (dbu)
[12/04 17:33:21    582s] (I)       Row height          :  5040  (dbu)
[12/04 17:33:21    582s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:33:21    582s] (I)       GCell width         :  5040  (dbu)
[12/04 17:33:21    582s] (I)       GCell height        :  5040  (dbu)
[12/04 17:33:21    582s] (I)       Grid                :  4070  4069     6
[12/04 17:33:21    582s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:33:21    582s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:33:21    582s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:33:21    582s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:33:21    582s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:33:21    582s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:33:21    582s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:33:21    582s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:33:21    582s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:33:21    582s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:33:21    582s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:33:21    582s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:33:21    582s] (I)       --------------------------------------------------------
[12/04 17:33:21    582s] 
[12/04 17:33:21    582s] [NR-eGR] ============ Routing rule table ============
[12/04 17:33:21    582s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:33:21    582s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:33:21    582s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:33:21    582s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:33:21    582s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:33:21    582s] [NR-eGR] ========================================
[12/04 17:33:21    582s] [NR-eGR] 
[12/04 17:33:21    582s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:33:21    582s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:33:21    582s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:33:21    582s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:33:21    582s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:33:21    582s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:33:21    582s] (I)       Finished Create route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       Finished Import and model ( CPU: 5.89 sec, Real: 5.89 sec, Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       Reset routing kernel
[12/04 17:33:21    582s] (I)       Started Global Routing ( Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       Started Initialization ( Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       totalPins=5531  totalGlobalPin=5355 (96.82%)
[12/04 17:33:21    582s] (I)       Finished Initialization ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       Started Net group 1 ( Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       Started Generate topology ( Curr Mem: 4470.00 MB )
[12/04 17:33:21    582s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4470.00 MB )
[12/04 17:33:21    583s] (I)       total 2D Cap : 414465105 = (201281684 H, 213183421 V)
[12/04 17:33:23    584s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 17:33:23    584s] (I)       
[12/04 17:33:23    584s] (I)       ============  Phase 1a Route ============
[12/04 17:33:23    584s] (I)       Started Phase 1a ( Curr Mem: 4722.70 MB )
[12/04 17:33:23    584s] (I)       Started Pattern routing (1T) ( Curr Mem: 4722.70 MB )
[12/04 17:33:23    584s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 4722.70 MB )
[12/04 17:33:23    584s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4722.70 MB )
[12/04 17:33:23    585s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:33:23    585s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.36 sec, Curr Mem: 4722.70 MB )
[12/04 17:33:23    585s] (I)       Usage: 250052 = (124974 H, 125078 V) = (0.06% H, 0.06% V) = (6.299e+05um H, 6.304e+05um V)
[12/04 17:33:23    585s] (I)       Started Add via demand to 2D ( Curr Mem: 4722.70 MB )
[12/04 17:33:23    585s] (I)       Finished Add via demand to 2D ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       Finished Phase 1a ( CPU: 0.57 sec, Real: 0.58 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       
[12/04 17:33:23    585s] (I)       ============  Phase 1b Route ============
[12/04 17:33:23    585s] (I)       Started Phase 1b ( Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       Started Monotonic routing (1T) ( Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       Usage: 250052 = (124974 H, 125078 V) = (0.06% H, 0.06% V) = (6.299e+05um H, 6.304e+05um V)
[12/04 17:33:23    585s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260262e+06um
[12/04 17:33:23    585s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:33:23    585s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:33:23    585s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       
[12/04 17:33:23    585s] (I)       ============  Phase 1c Route ============
[12/04 17:33:23    585s] (I)       Started Phase 1c ( Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       Started Two level routing ( Curr Mem: 4975.40 MB )
[12/04 17:33:23    585s] (I)       Level2 Grid: 814 x 814
[12/04 17:33:23    585s] (I)       Started Two Level Routing ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    585s] (I)       Finished Two Level Routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    585s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Finished Two level routing ( CPU: 0.57 sec, Real: 0.56 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Usage: 250052 = (124974 H, 125078 V) = (0.06% H, 0.06% V) = (6.299e+05um H, 6.304e+05um V)
[12/04 17:33:24    586s] (I)       Finished Phase 1c ( CPU: 0.57 sec, Real: 0.56 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       
[12/04 17:33:24    586s] (I)       ============  Phase 1d Route ============
[12/04 17:33:24    586s] (I)       Started Phase 1d ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Started Detoured routing ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Finished Detoured routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Usage: 250052 = (124974 H, 125078 V) = (0.06% H, 0.06% V) = (6.299e+05um H, 6.304e+05um V)
[12/04 17:33:24    586s] (I)       Finished Phase 1d ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       
[12/04 17:33:24    586s] (I)       ============  Phase 1e Route ============
[12/04 17:33:24    586s] (I)       Started Phase 1e ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Started Route legalization ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Usage: 250052 = (124974 H, 125078 V) = (0.06% H, 0.06% V) = (6.299e+05um H, 6.304e+05um V)
[12/04 17:33:24    586s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260262e+06um
[12/04 17:33:24    586s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       
[12/04 17:33:24    586s] (I)       ============  Phase 1l Route ============
[12/04 17:33:24    586s] (I)       Started Phase 1l ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Started Layer assignment (1T) ( Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4975.40 MB )
[12/04 17:33:24    586s] (I)       Finished Layer assignment (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3845.41 MB )
[12/04 17:33:24    586s] (I)       Finished Phase 1l ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 3845.41 MB )
[12/04 17:33:24    586s] (I)       Finished Net group 1 ( CPU: 3.65 sec, Real: 3.65 sec, Curr Mem: 3845.41 MB )
[12/04 17:33:24    586s] (I)       Started Clean cong LA ( Curr Mem: 3845.41 MB )
[12/04 17:33:24    586s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3845.41 MB )
[12/04 17:33:24    586s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:33:24    586s] (I)       Layer  2:   46215067     43593         3    87595964    46994472    (65.08%) 
[12/04 17:33:24    586s] (I)       Layer  3:   52876093     61500         5    95626386    53384463    (64.17%) 
[12/04 17:33:24    586s] (I)       Layer  4:  133358113     81688         0      950503   133639932    ( 0.71%) 
[12/04 17:33:25    586s] (I)       Layer  5:  148345742     63886         1      563805   148447044    ( 0.38%) 
[12/04 17:33:25    586s] (I)       Layer  6:   33542322      2257         0       95475    33552133    ( 0.28%) 
[12/04 17:33:25    586s] (I)       Total:     414337337    252924         9   184832133   416018044    (30.76%) 
[12/04 17:33:25    587s] (I)       
[12/04 17:33:25    587s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:33:25    587s] [NR-eGR]                        OverCon            
[12/04 17:33:25    587s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:33:25    587s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:33:25    587s] [NR-eGR] ----------------------------------------------
[12/04 17:33:25    587s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:33:25    587s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:33:25    587s] [NR-eGR]  metal3  (3)         5( 0.00%)   ( 0.00%) 
[12/04 17:33:25    587s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:33:25    587s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 17:33:26    587s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:33:26    587s] [NR-eGR] ----------------------------------------------
[12/04 17:33:26    587s] [NR-eGR] Total                9( 0.00%)   ( 0.00%) 
[12/04 17:33:26    587s] [NR-eGR] 
[12/04 17:33:26    587s] (I)       Finished Global Routing ( CPU: 4.90 sec, Real: 4.90 sec, Curr Mem: 3845.41 MB )
[12/04 17:33:26    587s] (I)       Started Export 3D cong map ( Curr Mem: 3845.41 MB )
[12/04 17:33:26    588s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:33:27    588s] (I)       Started Export 2D cong map ( Curr Mem: 4161.30 MB )
[12/04 17:33:27    589s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:33:27    589s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:33:27    589s] (I)       Finished Export 2D cong map ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 4414.00 MB )
[12/04 17:33:27    589s] (I)       Finished Export 3D cong map ( CPU: 1.47 sec, Real: 1.46 sec, Curr Mem: 4414.00 MB )
[12/04 17:33:27    589s] Early Global Route congestion estimation runtime: 12.26 seconds, mem = 4414.0M
[12/04 17:33:27    589s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:12.260, REAL:12.256, MEM:4414.0M
[12/04 17:33:27    589s] OPERPROF: Starting HotSpotCal at level 1, MEM:4414.0M
[12/04 17:33:27    589s] [hotspot] +------------+---------------+---------------+
[12/04 17:33:27    589s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:33:27    589s] [hotspot] +------------+---------------+---------------+
[12/04 17:33:27    589s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:33:27    589s] [hotspot] +------------+---------------+---------------+
[12/04 17:33:27    589s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:33:27    589s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:33:27    589s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.279, MEM:4414.0M
[12/04 17:33:27    589s] Skipped repairing congestion.
[12/04 17:33:27    589s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4414.0M
[12/04 17:33:27    589s] Starting Early Global Route wiring: mem = 4414.0M
[12/04 17:33:27    589s] (I)       ============= Track Assignment ============
[12/04 17:33:27    589s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4414.00 MB )
[12/04 17:33:27    589s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4414.00 MB )
[12/04 17:33:27    589s] (I)       Started Track Assignment (1T) ( Curr Mem: 4414.00 MB )
[12/04 17:33:27    589s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:33:27    589s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4414.00 MB )
[12/04 17:33:27    589s] (I)       Run Multi-thread track assignment
[12/04 17:33:30    592s] (I)       Finished Track Assignment (1T) ( CPU: 2.96 sec, Real: 2.97 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Started Export ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] Started Export DB wires ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] Started Export all nets ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] Started Set wire vias ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:33:30    592s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 17:33:30    592s] [NR-eGR] metal2  (2V) length: 2.099635e+05um, number of vias: 7924
[12/04 17:33:30    592s] [NR-eGR] metal3  (3H) length: 3.087225e+05um, number of vias: 1016
[12/04 17:33:30    592s] [NR-eGR] metal4  (4V) length: 4.111666e+05um, number of vias: 333
[12/04 17:33:30    592s] [NR-eGR] metal5  (5H) length: 3.220376e+05um, number of vias: 19
[12/04 17:33:30    592s] [NR-eGR] metal6  (6V) length: 1.139040e+04um, number of vias: 0
[12/04 17:33:30    592s] [NR-eGR] Total length: 1.263281e+06um, number of vias: 14823
[12/04 17:33:30    592s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:33:30    592s] [NR-eGR] Total eGR-routed clock nets wire length: 1.988741e+04um 
[12/04 17:33:30    592s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:33:30    592s] (I)       Started Update net boxes ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Started Update timing ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Started Postprocess design ( Curr Mem: 3806.00 MB )
[12/04 17:33:30    592s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3779.00 MB )
[12/04 17:33:30    592s] Early Global Route wiring runtime: 2.99 seconds, mem = 3779.0M
[12/04 17:33:30    592s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.980, REAL:2.986, MEM:3779.0M
[12/04 17:33:30    592s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:33:30    592s] End of congRepair (cpu=0:00:15.5, real=0:00:15.0)
[12/04 17:33:30    592s] *** Finishing placeDesign default flow ***
[12/04 17:33:30    592s] **placeDesign ... cpu = 0: 0:24, real = 0: 0:25, mem = 3433.0M **
[12/04 17:33:30    592s] Tdgp not successfully inited but do clear! skip clearing
[12/04 17:33:30    592s] 
[12/04 17:33:30    592s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:33:30    592s] Severity  ID               Count  Summary                                  
[12/04 17:33:30    592s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 17:33:30    592s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:33:30    592s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[12/04 17:33:30    592s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:33:30    592s] *** Message Summary: 9 warning(s), 0 error(s)
[12/04 17:33:30    592s] 
[12/04 17:33:31    592s] <CMD> zoomBox -6084.30800 2305.75000 26331.30700 18601.27300
[12/04 17:33:34    593s] <CMD> zoomBox 1714.16400 5958.08200 18635.32000 14464.44800
[12/04 17:33:34    593s] <CMD> zoomBox 6451.87000 8239.19900 13959.87800 12013.51900
[12/04 17:33:35    593s] <CMD> zoomBox 8253.16900 9192.52600 12172.39700 11162.74500
[12/04 17:33:36    593s] <CMD> zoomBox 9010.69700 9599.02700 11417.59500 10808.98900
[12/04 17:33:36    593s] <CMD> zoomBox 9345.25600 9778.55600 11084.24000 10652.75400
[12/04 17:33:37    593s] <CMD> zoomBox 9475.91400 9848.67000 10954.05100 10591.73800
[12/04 17:33:38    593s] <CMD> zoomBox 9586.97400 9908.26600 10843.39100 10539.87400
[12/04 17:33:38    593s] <CMD> zoomBox 9681.37500 9958.92300 10749.33000 10495.79000
[12/04 17:33:39    593s] <CMD> zoomBox 9829.82100 10038.58100 10601.41900 10426.46800
[12/04 17:33:48    594s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 17:33:48    594s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/04 17:33:48    594s] AAE DB initialization (MEM=3449.63 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 17:33:48    594s] #optDebug: fT-S <1 1 0 0 0>
[12/04 17:33:48    594s] *** timeDesign #1 [begin] : totSession cpu/real = 0:09:54.5/0:21:17.7 (0.5), mem = 3449.6M
[12/04 17:33:48    594s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/04 17:33:48    594s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/04 17:33:48    594s] 
[12/04 17:33:48    594s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:33:48    594s] 
[12/04 17:33:48    594s] TimeStamp Deleting Cell Server End ...
[12/04 17:33:48    594s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3437.6M
[12/04 17:33:48    594s] All LLGs are deleted
[12/04 17:33:48    594s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3437.6M
[12/04 17:33:48    594s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3437.6M
[12/04 17:33:48    594s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3437.6M
[12/04 17:33:48    594s] Start to check current routing status for nets...
[12/04 17:33:48    594s] **WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[12/04 17:33:48    594s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[12/04 17:33:48    594s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[12/04 17:33:48    594s] Type 'man IMPTR-2325' for more detail.
[12/04 17:33:48    594s] All nets are already routed correctly.
[12/04 17:33:48    594s] End to check current routing status for nets (mem=3437.6M)
[12/04 17:33:48    594s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 17:33:48    594s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:33:48    594s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:33:48    594s] PreRoute RC Extraction called for design CHIP.
[12/04 17:33:48    594s] RC Extraction called in multi-corner(1) mode.
[12/04 17:33:48    594s] RCMode: PreRoute
[12/04 17:33:48    594s]       RC Corner Indexes            0   
[12/04 17:33:48    594s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:33:48    594s] Resistance Scaling Factor    : 1.00000 
[12/04 17:33:48    594s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:33:48    594s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:33:48    594s] Shrink Factor                : 1.00000
[12/04 17:33:48    594s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:33:48    594s] Using capacitance table file ...
[12/04 17:33:48    594s] 
[12/04 17:33:48    594s] Trim Metal Layers:
[12/04 17:33:48    594s] LayerId::1 widthSet size::4
[12/04 17:33:48    594s] LayerId::2 widthSet size::4
[12/04 17:33:48    594s] LayerId::3 widthSet size::4
[12/04 17:33:48    594s] LayerId::4 widthSet size::4
[12/04 17:33:48    594s] LayerId::5 widthSet size::4
[12/04 17:33:48    594s] LayerId::6 widthSet size::2
[12/04 17:33:48    594s] Updating RC grid for preRoute extraction ...
[12/04 17:33:48    594s] eee: pegSigSF::1.070000
[12/04 17:33:48    594s] Initializing multi-corner capacitance tables ... 
[12/04 17:33:48    594s] Initializing multi-corner resistance tables ...
[12/04 17:33:49    595s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:33:49    595s] eee: l::2 avDens::0.076012 usedTrk::696208.535746 availTrk::9159238.580576 sigTrk::696208.535746
[12/04 17:33:49    595s] eee: l::3 avDens::0.069143 usedTrk::685013.627954 availTrk::9907148.591291 sigTrk::685013.627954
[12/04 17:33:49    595s] eee: l::4 avDens::0.019864 usedTrk::11467.948609 availTrk::577328.437892 sigTrk::11467.948609
[12/04 17:33:49    595s] eee: l::5 avDens::0.014560 usedTrk::8629.633930 availTrk::592707.815745 sigTrk::8629.633930
[12/04 17:33:49    595s] eee: l::6 avDens::0.047728 usedTrk::226.000000 availTrk::4735.161290 sigTrk::226.000000
[12/04 17:33:49    596s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:33:49    596s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298967 ; uaWl: 1.000000 ; uaWlH: 0.589413 ; aWlH: 0.000000 ; Pmax: 0.921600 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[12/04 17:33:50    596s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3437.633M)
[12/04 17:33:50    596s] Effort level <high> specified for reg2reg path_group
[12/04 17:33:50    596s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3445.7M
[12/04 17:33:50    596s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3445.7M
[12/04 17:33:50    596s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3445.7M
[12/04 17:33:50    596s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.130, REAL:0.121, MEM:3445.7M
[12/04 17:33:50    596s] Fast DP-INIT is on for default
[12/04 17:33:50    596s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.140, REAL:0.129, MEM:3445.7M
[12/04 17:33:50    596s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.129, MEM:3445.7M
[12/04 17:33:50    596s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3445.7M
[12/04 17:33:50    596s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3445.7M
[12/04 17:33:50    596s] Starting delay calculation for Setup views
[12/04 17:33:50    596s] #################################################################################
[12/04 17:33:50    596s] # Design Stage: PreRoute
[12/04 17:33:50    596s] # Design Name: CHIP
[12/04 17:33:50    596s] # Design Mode: 90nm
[12/04 17:33:50    596s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:33:50    596s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:33:50    596s] # Signoff Settings: SI Off 
[12/04 17:33:50    596s] #################################################################################
[12/04 17:33:50    596s] Calculate delays in Single mode...
[12/04 17:33:50    596s] Topological Sorting (REAL = 0:00:00.0, MEM = 3455.2M, InitMEM = 3455.2M)
[12/04 17:33:50    596s] Start delay calculation (fullDC) (1 T). (MEM=3455.18)
[12/04 17:33:50    596s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 17:33:50    596s] AAE_INFO: Cdb files are: 
[12/04 17:33:50    596s]  	/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/CHIP_floorplan.inn.dat/libs/mmmc/u18_ss.cdb
[12/04 17:33:50    596s]  
[12/04 17:33:50    596s] Start AAE Lib Loading. (MEM=3455.18)
[12/04 17:33:50    596s] End AAE Lib Loading. (MEM=3525.34 CPU=0:00:00.4 Real=0:00:00.0)
[12/04 17:33:50    596s] End AAE Lib Interpolated Model. (MEM=3525.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:33:50    596s] First Iteration Infinite Tw... 
[12/04 17:33:50    597s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:33:50    597s] Type 'man IMPESI-3086' for more detail.
[12/04 17:33:50    597s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 17:33:50    597s] Type 'man IMPESI-3086' for more detail.
[12/04 17:33:50    597s] Total number of fetched objects 1612
[12/04 17:33:50    597s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:33:50    597s] End delay calculation. (MEM=3553.96 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:33:51    597s] End delay calculation (fullDC). (MEM=3517.34 CPU=0:00:00.7 REAL=0:00:01.0)
[12/04 17:33:51    597s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3517.3M) ***
[12/04 17:33:51    597s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:09:57 mem=3517.3M)
[12/04 17:33:52    597s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -16.722 | -0.218  | -16.722 |
|           TNS (ns):| -1934.4 | -6.822  | -1927.5 |
|    Violating Paths:|   437   |   72    |   365   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     89 (89)      |   -1.959   |     90 (90)      |
|   max_tran     |     86 (200)     |  -30.823   |     86 (200)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:33:52    597s] Density: 69.952%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/04 17:33:52    597s] Total CPU time: 3.02 sec
[12/04 17:33:52    597s] Total Real time: 4.0 sec
[12/04 17:33:52    597s] Total Memory Usage: 3479.597656 Mbytes
[12/04 17:33:52    597s] *** timeDesign #1 [finish] : cpu/real = 0:00:03.0/0:00:04.5 (0.7), totSession cpu/real = 0:09:57.4/0:21:22.2 (0.5), mem = 3479.6M
[12/04 17:33:52    597s] 
[12/04 17:33:52    597s] =============================================================================================
[12/04 17:33:52    597s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/04 17:33:52    597s] =============================================================================================
[12/04 17:33:52    597s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:33:52    597s] ---------------------------------------------------------------------------------------------
[12/04 17:33:52    597s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:33:52    597s] [ ExtractRC              ]      1   0:00:01.7  (  38.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:33:52    597s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.8 /  0:00:00.7    0.9
[12/04 17:33:52    597s] [ FullDelayCalc          ]      1   0:00:00.8  (  17.1 % )     0:00:00.8 /  0:00:00.7    0.9
[12/04 17:33:52    597s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:02.6 /  0:00:01.0    0.4
[12/04 17:33:52    597s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:33:52    597s] [ DrvReport              ]      1   0:00:01.5  (  33.7 % )     0:00:01.5 /  0:00:00.0    0.0
[12/04 17:33:52    597s] [ GenerateReports        ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:33:52    597s] [ MISC                   ]          0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:33:52    597s] ---------------------------------------------------------------------------------------------
[12/04 17:33:52    597s]  timeDesign #1 TOTAL                0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:03.0    0.7
[12/04 17:33:52    597s] ---------------------------------------------------------------------------------------------
[12/04 17:33:52    597s] 
[12/04 17:33:52    597s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:33:59    597s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 17:33:59    597s] <CMD> optDesign -preCTS
[12/04 17:33:59    597s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2368.2M, totSessionCpu=0:09:58 **
[12/04 17:33:59    597s] Executing: place_opt_design -opt
[12/04 17:33:59    597s] **INFO: User settings:
[12/04 17:33:59    597s] setExtractRCMode -engine                    preRoute
[12/04 17:33:59    597s] setDelayCalMode -enable_high_fanout         true
[12/04 17:33:59    597s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 17:33:59    597s] setDelayCalMode -engine                     aae
[12/04 17:33:59    597s] setDelayCalMode -ignoreNetLoad              false
[12/04 17:33:59    597s] setDelayCalMode -socv_accuracy_mode         low
[12/04 17:33:59    597s] setOptMode -fixCap                          true
[12/04 17:33:59    597s] setOptMode -fixFanoutLoad                   true
[12/04 17:33:59    597s] setOptMode -fixTran                         true
[12/04 17:33:59    597s] setPlaceMode -place_design_floorplan_mode   false
[12/04 17:33:59    597s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 17:33:59    597s] setAnalysisMode -analysisType               single
[12/04 17:33:59    597s] setAnalysisMode -checkType                  setup
[12/04 17:33:59    597s] setAnalysisMode -clkSrcPath                 true
[12/04 17:33:59    597s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 17:33:59    597s] setAnalysisMode -virtualIPO                 false
[12/04 17:33:59    597s] 
[12/04 17:33:59    597s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:09:58.0/0:21:28.9 (0.5), mem = 3480.2M
[12/04 17:33:59    597s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/04 17:33:59    597s] *** Starting GigaPlace ***
[12/04 17:33:59    597s] #optDebug: fT-E <X 2 3 1 0>
[12/04 17:33:59    597s] OPERPROF: Starting DPlace-Init at level 1, MEM:3480.2M
[12/04 17:33:59    597s] z: 2, totalTracks: 1
[12/04 17:33:59    597s] z: 4, totalTracks: 1
[12/04 17:33:59    597s] z: 6, totalTracks: 1
[12/04 17:33:59    597s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:33:59    597s] All LLGs are deleted
[12/04 17:33:59    597s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3480.2M
[12/04 17:33:59    597s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3480.1M
[12/04 17:33:59    597s] # Building CHIP llgBox search-tree.
[12/04 17:33:59    597s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3480.1M
[12/04 17:33:59    597s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3480.1M
[12/04 17:33:59    597s] Core basic site is core_5040
[12/04 17:33:59    598s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3480.1M
[12/04 17:33:59    598s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.140, REAL:0.139, MEM:3480.1M
[12/04 17:33:59    598s] SiteArray: non-trimmed site array dimensions = 44 x 371
[12/04 17:33:59    598s] SiteArray: use 90,112 bytes
[12/04 17:33:59    598s] SiteArray: current memory after site array memory allocation 3480.2M
[12/04 17:33:59    598s] SiteArray: FP blocked sites are writable
[12/04 17:33:59    598s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:33:59    598s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.153, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:     Starting CMU at level 3, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:33:59    598s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.155, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3480.2MB).
[12/04 17:33:59    598s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.161, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] All LLGs are deleted
[12/04 17:33:59    598s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:3480.2M
[12/04 17:33:59    598s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:09:58.1/0:21:29.1 (0.5), mem = 3480.2M
[12/04 17:33:59    598s] VSMManager cleared!
[12/04 17:33:59    598s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:58.1/0:21:29.1 (0.5), mem = 3480.2M
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] =============================================================================================
[12/04 17:33:59    598s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/04 17:33:59    598s] =============================================================================================
[12/04 17:33:59    598s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:33:59    598s] ---------------------------------------------------------------------------------------------
[12/04 17:33:59    598s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:33:59    598s] ---------------------------------------------------------------------------------------------
[12/04 17:33:59    598s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:33:59    598s] ---------------------------------------------------------------------------------------------
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2372.8M, totSessionCpu=0:09:58 **
[12/04 17:33:59    598s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 17:33:59    598s] *** InitOpt #1 [begin] : totSession cpu/real = 0:09:58.2/0:21:29.1 (0.5), mem = 3480.2M
[12/04 17:33:59    598s] GigaOpt running with 1 threads.
[12/04 17:33:59    598s] Info: 1 threads available for lower-level modules during optimization.
[12/04 17:33:59    598s] OPERPROF: Starting DPlace-Init at level 1, MEM:3480.2M
[12/04 17:33:59    598s] z: 2, totalTracks: 1
[12/04 17:33:59    598s] z: 4, totalTracks: 1
[12/04 17:33:59    598s] z: 6, totalTracks: 1
[12/04 17:33:59    598s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:33:59    598s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3480.2M
[12/04 17:33:59    598s] Core basic site is core_5040
[12/04 17:33:59    598s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.100, REAL:0.101, MEM:3480.2M
[12/04 17:33:59    598s] Fast DP-INIT is on for default
[12/04 17:33:59    598s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:33:59    598s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:     Starting CMU at level 3, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:33:59    598s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3480.2M
[12/04 17:33:59    598s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3480.2MB).
[12/04 17:33:59    598s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3480.2M
[12/04 17:33:59    598s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3480.2M
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:33:59    598s] Summary for sequential cells identification: 
[12/04 17:33:59    598s]   Identified SBFF number: 42
[12/04 17:33:59    598s]   Identified MBFF number: 0
[12/04 17:33:59    598s]   Identified SB Latch number: 0
[12/04 17:33:59    598s]   Identified MB Latch number: 0
[12/04 17:33:59    598s]   Not identified SBFF number: 10
[12/04 17:33:59    598s]   Not identified MBFF number: 0
[12/04 17:33:59    598s]   Not identified SB Latch number: 0
[12/04 17:33:59    598s]   Not identified MB Latch number: 0
[12/04 17:33:59    598s]   Number of sequential cells which are not FFs: 27
[12/04 17:33:59    598s]  Visiting view : av_func_mode_max
[12/04 17:33:59    598s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:33:59    598s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:33:59    598s]  Visiting view : av_func_mode_min
[12/04 17:33:59    598s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:33:59    598s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:33:59    598s] TLC MultiMap info (StdDelay):
[12/04 17:33:59    598s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:33:59    598s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:33:59    598s]  Setting StdDelay to: 53.6ps
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:33:59    598s] 
[12/04 17:33:59    598s] Creating Lib Analyzer ...
[12/04 17:33:59    598s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:33:59    598s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:33:59    598s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:33:59    598s] 
[12/04 17:34:00    599s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:02    600s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:01 mem=3502.2M
[12/04 17:34:02    600s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:01 mem=3502.2M
[12/04 17:34:02    600s] Creating Lib Analyzer, finished. 
[12/04 17:34:02    600s] #optDebug: fT-S <1 2 3 1 0>
[12/04 17:34:02    600s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 17:34:02    600s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 17:34:02    600s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell XMD is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell XMC is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell PUI is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell PDIX is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell PDI is dont_touch but not dont_use
[12/04 17:34:02    600s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 17:34:02    600s] 	...
[12/04 17:34:02    600s] 	Reporting only the 20 first cells found...
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2379.2M, totSessionCpu=0:10:01 **
[12/04 17:34:02    600s] *** optDesign -preCTS ***
[12/04 17:34:02    600s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 17:34:02    600s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 17:34:02    600s] Hold Target Slack: user slack 0
[12/04 17:34:02    600s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3502.2M
[12/04 17:34:02    600s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.006, MEM:3502.2M
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:34:02    600s] Deleting Lib Analyzer.
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Deleting Cell Server End ...
[12/04 17:34:02    600s] Multi-VT timing optimization disabled based on library information.
[12/04 17:34:02    600s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:34:02    600s] Summary for sequential cells identification: 
[12/04 17:34:02    600s]   Identified SBFF number: 42
[12/04 17:34:02    600s]   Identified MBFF number: 0
[12/04 17:34:02    600s]   Identified SB Latch number: 0
[12/04 17:34:02    600s]   Identified MB Latch number: 0
[12/04 17:34:02    600s]   Not identified SBFF number: 10
[12/04 17:34:02    600s]   Not identified MBFF number: 0
[12/04 17:34:02    600s]   Not identified SB Latch number: 0
[12/04 17:34:02    600s]   Not identified MB Latch number: 0
[12/04 17:34:02    600s]   Number of sequential cells which are not FFs: 27
[12/04 17:34:02    600s]  Visiting view : av_func_mode_max
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:34:02    600s]  Visiting view : av_func_mode_min
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:34:02    600s] TLC MultiMap info (StdDelay):
[12/04 17:34:02    600s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:34:02    600s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:34:02    600s]  Setting StdDelay to: 53.6ps
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Deleting Cell Server End ...
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] Creating Lib Analyzer ...
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:34:02    600s] Summary for sequential cells identification: 
[12/04 17:34:02    600s]   Identified SBFF number: 42
[12/04 17:34:02    600s]   Identified MBFF number: 0
[12/04 17:34:02    600s]   Identified SB Latch number: 0
[12/04 17:34:02    600s]   Identified MB Latch number: 0
[12/04 17:34:02    600s]   Not identified SBFF number: 10
[12/04 17:34:02    600s]   Not identified MBFF number: 0
[12/04 17:34:02    600s]   Not identified SB Latch number: 0
[12/04 17:34:02    600s]   Not identified MB Latch number: 0
[12/04 17:34:02    600s]   Number of sequential cells which are not FFs: 27
[12/04 17:34:02    600s]  Visiting view : av_func_mode_max
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:34:02    600s]  Visiting view : av_func_mode_min
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:34:02    600s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:34:02    600s] TLC MultiMap info (StdDelay):
[12/04 17:34:02    600s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:34:02    600s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:34:02    600s]  Setting StdDelay to: 53.6ps
[12/04 17:34:02    600s] 
[12/04 17:34:02    600s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:34:02    600s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:34:02    600s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:34:02    600s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:34:02    600s] 
[12/04 17:34:02    601s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:04    602s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:03 mem=3502.2M
[12/04 17:34:04    602s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:03 mem=3502.2M
[12/04 17:34:04    602s] Creating Lib Analyzer, finished. 
[12/04 17:34:04    602s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3502.2M
[12/04 17:34:04    602s] All LLGs are deleted
[12/04 17:34:04    602s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3502.2M
[12/04 17:34:04    602s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3502.2M
[12/04 17:34:04    602s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3502.2M
[12/04 17:34:04    602s] ### Creating LA Mngr. totSessionCpu=0:10:03 mem=3502.2M
[12/04 17:34:04    602s] ### Creating LA Mngr, finished. totSessionCpu=0:10:03 mem=3502.2M
[12/04 17:34:04    602s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Import and model ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Create place DB ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Import place data ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Read instances and placement ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Number of ignored instance 0
[12/04 17:34:04    602s] (I)       Number of inbound cells 124
[12/04 17:34:04    602s] (I)       Number of opened ILM blockages 0
[12/04 17:34:04    602s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 17:34:04    602s] (I)       numMoveCells=1494, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 17:34:04    602s] (I)       cell height: 5040, count: 1494
[12/04 17:34:04    602s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Read nets ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Number of nets = 1595 ( 1 ignored )
[12/04 17:34:04    602s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Read rows... (mem=3502.2M)
[12/04 17:34:04    602s] (I)       Done Read rows (cpu=0.000s, mem=3502.2M)
[12/04 17:34:04    602s] (I)       Identified Clock instances: Flop 258, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 17:34:04    602s] (I)       Read module constraints... (mem=3502.2M)
[12/04 17:34:04    602s] (I)       Done Read module constraints (cpu=0.000s, mem=3502.2M)
[12/04 17:34:04    602s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Create route DB ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       == Non-default Options ==
[12/04 17:34:04    602s] (I)       Maximum routing layer                              : 6
[12/04 17:34:04    602s] (I)       Buffering-aware routing                            : true
[12/04 17:34:04    602s] (I)       Spread congestion away from blockages              : true
[12/04 17:34:04    602s] (I)       Number of threads                                  : 1
[12/04 17:34:04    602s] (I)       Overflow penalty cost                              : 10
[12/04 17:34:04    602s] (I)       Punch through distance                             : 9134.390000
[12/04 17:34:04    602s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:34:04    602s] (I)       Method to set GCell size                           : row
[12/04 17:34:04    602s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:34:04    602s] (I)       Started Import route data (1T) ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       ============== Pin Summary ==============
[12/04 17:34:04    602s] (I)       +-------+--------+---------+------------+
[12/04 17:34:04    602s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:34:04    602s] (I)       +-------+--------+---------+------------+
[12/04 17:34:04    602s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 17:34:04    602s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:34:04    602s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:34:04    602s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:34:04    602s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:34:04    602s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:34:04    602s] (I)       +-------+--------+---------+------------+
[12/04 17:34:04    602s] (I)       Use row-based GCell size
[12/04 17:34:04    602s] (I)       Use row-based GCell align
[12/04 17:34:04    602s] (I)       GCell unit size   : 5040
[12/04 17:34:04    602s] (I)       GCell multiplier  : 1
[12/04 17:34:04    602s] (I)       GCell row height  : 5040
[12/04 17:34:04    602s] (I)       Actual row height : 5040
[12/04 17:34:04    602s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:34:04    602s] [NR-eGR] Track table information for default rule: 
[12/04 17:34:04    602s] [NR-eGR] metal1 has no routable track
[12/04 17:34:04    602s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:34:04    602s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:34:04    602s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:34:04    602s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:34:04    602s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:34:04    602s] (I)       =================== Default via ====================
[12/04 17:34:04    602s] (I)       +---+------------------+---------------------------+
[12/04 17:34:04    602s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:34:04    602s] (I)       +---+------------------+---------------------------+
[12/04 17:34:04    602s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:34:04    602s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:34:04    602s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:34:04    602s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:34:04    602s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:34:04    602s] (I)       +---+------------------+---------------------------+
[12/04 17:34:04    602s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Read routing blockages ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Read instance blockages ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3502.23 MB )
[12/04 17:34:04    602s] (I)       Started Read PG blockages ( Curr Mem: 3502.23 MB )
[12/04 17:34:04    603s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:34:04    603s] (I)       Finished Read PG blockages ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Started Read boundary cut boxes ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:34:04    603s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:34:04    603s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:34:04    603s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:34:04    603s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:34:04    603s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Started Read blackboxes ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:34:04    603s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Started Read prerouted ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:34:04    603s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Started Read unlegalized nets ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Started Read nets ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 17:34:04    603s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Started Set up via pillars ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       early_global_route_priority property id does not exist.
[12/04 17:34:04    603s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3657.23 MB )
[12/04 17:34:04    603s] (I)       Finished Initialize 3D grid graph ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 3902.23 MB )
[12/04 17:34:04    603s] (I)       Model blockages into capacity
[12/04 17:34:04    603s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:34:04    603s] (I)       Started Initialize 3D capacity ( Curr Mem: 3902.23 MB )
[12/04 17:34:05    604s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:34:06    605s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:34:08    606s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:34:09    608s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:34:09    608s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:34:09    608s] (I)       Finished Initialize 3D capacity ( CPU: 5.20 sec, Real: 5.20 sec, Curr Mem: 4257.23 MB )
[12/04 17:34:09    608s] (I)       -- layer congestion ratio --
[12/04 17:34:09    608s] (I)       Layer 1 : 0.100000
[12/04 17:34:09    608s] (I)       Layer 2 : 0.700000
[12/04 17:34:09    608s] (I)       Layer 3 : 0.700000
[12/04 17:34:09    608s] (I)       Layer 4 : 0.700000
[12/04 17:34:09    608s] (I)       Layer 5 : 0.700000
[12/04 17:34:09    608s] (I)       Layer 6 : 0.700000
[12/04 17:34:09    608s] (I)       ----------------------------
[12/04 17:34:10    608s] (I)       Number of ignored nets                =      0
[12/04 17:34:10    608s] (I)       Number of connected nets              =      0
[12/04 17:34:10    608s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:34:10    608s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:34:10    608s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:34:10    608s] (I)       Finished Import route data (1T) ( CPU: 5.74 sec, Real: 5.73 sec, Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] (I)       Finished Create route DB ( CPU: 5.74 sec, Real: 5.74 sec, Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] (I)       Started Read aux data ( Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] (I)       Constructing bin map
[12/04 17:34:10    608s] (I)       Initialize bin information with width=10080 height=10080
[12/04 17:34:10    608s] (I)       Done constructing bin map
[12/04 17:34:10    608s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] (I)       Started Others data preparation ( Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:34:10    608s] (I)       Finished Others data preparation ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] (I)       Started Create route kernel ( Curr Mem: 4257.23 MB )
[12/04 17:34:10    608s] (I)       Ndr track 0 does not exist
[12/04 17:34:10    608s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:34:10    608s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:34:10    608s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:34:10    608s] (I)       Site width          :   620  (dbu)
[12/04 17:34:10    608s] (I)       Row height          :  5040  (dbu)
[12/04 17:34:10    608s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:34:10    608s] (I)       GCell width         :  5040  (dbu)
[12/04 17:34:10    608s] (I)       GCell height        :  5040  (dbu)
[12/04 17:34:10    608s] (I)       Grid                :  4070  4069     6
[12/04 17:34:10    608s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:34:10    608s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:34:10    608s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:34:10    608s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:34:10    608s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:34:10    608s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:34:10    608s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:34:10    608s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:34:10    608s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:34:10    608s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:34:10    608s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:34:10    608s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:34:10    608s] (I)       --------------------------------------------------------
[12/04 17:34:10    608s] 
[12/04 17:34:10    608s] [NR-eGR] ============ Routing rule table ============
[12/04 17:34:10    608s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 17:34:10    608s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:34:10    608s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:34:10    608s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:34:10    608s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:34:10    608s] [NR-eGR] ========================================
[12/04 17:34:10    608s] [NR-eGR] 
[12/04 17:34:10    608s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:34:10    608s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:34:10    608s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:34:10    608s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:34:10    608s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:34:10    608s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:34:10    608s] (I)       Finished Create route kernel ( CPU: 0.28 sec, Real: 0.29 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:10    608s] (I)       Finished Import and model ( CPU: 6.05 sec, Real: 6.05 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:10    608s] (I)       Reset routing kernel
[12/04 17:34:10    608s] (I)       Started Global Routing ( Curr Mem: 5173.27 MB )
[12/04 17:34:10    608s] (I)       Started Initialization ( Curr Mem: 5173.27 MB )
[12/04 17:34:10    609s] (I)       totalPins=5531  totalGlobalPin=5355 (96.82%)
[12/04 17:34:10    609s] (I)       Finished Initialization ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:10    609s] (I)       Started Net group 1 ( Curr Mem: 5173.27 MB )
[12/04 17:34:10    609s] (I)       Started Generate topology ( Curr Mem: 5173.27 MB )
[12/04 17:34:10    609s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:11    609s] (I)       total 2D Cap : 414465105 = (201281684 H, 213183421 V)
[12/04 17:34:12    611s] (I)       #blocked areas for congestion spreading : 358
[12/04 17:34:12    611s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 17:34:12    611s] (I)       
[12/04 17:34:12    611s] (I)       ============  Phase 1a Route ============
[12/04 17:34:12    611s] (I)       Started Phase 1a ( Curr Mem: 5173.27 MB )
[12/04 17:34:12    611s] (I)       Started Pattern routing (1T) ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    611s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:13    611s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:34:13    612s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Usage: 250186 = (125016 H, 125170 V) = (0.06% H, 0.06% V) = (6.301e+05um H, 6.309e+05um V)
[12/04 17:34:13    612s] (I)       Started Add via demand to 2D ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Finished Add via demand to 2D ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Finished Phase 1a ( CPU: 0.61 sec, Real: 0.62 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       
[12/04 17:34:13    612s] (I)       ============  Phase 1b Route ============
[12/04 17:34:13    612s] (I)       Started Phase 1b ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Finished Monotonic routing (1T) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Usage: 250186 = (125016 H, 125170 V) = (0.06% H, 0.06% V) = (6.301e+05um H, 6.309e+05um V)
[12/04 17:34:13    612s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260937e+06um
[12/04 17:34:13    612s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:34:13    612s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:34:13    612s] (I)       Finished Phase 1b ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       
[12/04 17:34:13    612s] (I)       ============  Phase 1c Route ============
[12/04 17:34:13    612s] (I)       Started Phase 1c ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Started Two level routing ( Curr Mem: 5173.27 MB )
[12/04 17:34:13    612s] (I)       Level2 Grid: 814 x 814
[12/04 17:34:13    612s] (I)       Started Two Level Routing ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    612s] (I)       Finished Two Level Routing ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    612s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    612s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    612s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    612s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Finished Two level routing ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Usage: 250186 = (125016 H, 125170 V) = (0.06% H, 0.06% V) = (6.301e+05um H, 6.309e+05um V)
[12/04 17:34:14    613s] (I)       Finished Phase 1c ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       
[12/04 17:34:14    613s] (I)       ============  Phase 1d Route ============
[12/04 17:34:14    613s] (I)       Started Phase 1d ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Started Detoured routing ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Usage: 250186 = (125016 H, 125170 V) = (0.06% H, 0.06% V) = (6.301e+05um H, 6.309e+05um V)
[12/04 17:34:14    613s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       
[12/04 17:34:14    613s] (I)       ============  Phase 1e Route ============
[12/04 17:34:14    613s] (I)       Started Phase 1e ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Started Route legalization ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:14    613s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       Finished Legalize Reach Aware Violations ( CPU: 3.81 sec, Real: 3.82 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       Finished Route legalization ( CPU: 3.82 sec, Real: 3.82 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       Usage: 250186 = (125016 H, 125170 V) = (0.06% H, 0.06% V) = (6.301e+05um H, 6.309e+05um V)
[12/04 17:34:18    617s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260937e+06um
[12/04 17:34:18    617s] (I)       Finished Phase 1e ( CPU: 3.85 sec, Real: 3.86 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       
[12/04 17:34:18    617s] (I)       ============  Phase 1l Route ============
[12/04 17:34:18    617s] (I)       Started Phase 1l ( Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       Started Layer assignment (1T) ( Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5173.27 MB )
[12/04 17:34:18    617s] (I)       Finished Layer assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 3959.27 MB )
[12/04 17:34:18    617s] (I)       Finished Phase 1l ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 3959.27 MB )
[12/04 17:34:18    617s] (I)       Finished Net group 1 ( CPU: 8.31 sec, Real: 8.31 sec, Curr Mem: 3959.27 MB )
[12/04 17:34:18    617s] (I)       Started Clean cong LA ( Curr Mem: 3959.27 MB )
[12/04 17:34:18    617s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3959.27 MB )
[12/04 17:34:18    617s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:34:19    617s] (I)       Layer  2:   46215067     46917         4    87595964    46994472    (65.08%) 
[12/04 17:34:19    617s] (I)       Layer  3:   52876093     46495         0    95626386    53384463    (64.17%) 
[12/04 17:34:19    617s] (I)       Layer  4:  133358113     75745        17      950503   133639932    ( 0.71%) 
[12/04 17:34:19    617s] (I)       Layer  5:  148345742     78926         0      563805   148447044    ( 0.38%) 
[12/04 17:34:19    617s] (I)       Layer  6:   33542322      4975         0       95475    33552133    ( 0.28%) 
[12/04 17:34:19    617s] (I)       Total:     414337337    253058        21   184832133   416018044    (30.76%) 
[12/04 17:34:19    618s] (I)       
[12/04 17:34:19    618s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:34:19    618s] [NR-eGR]                        OverCon            
[12/04 17:34:19    618s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:34:19    618s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 17:34:19    618s] [NR-eGR] ----------------------------------------------
[12/04 17:34:19    618s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:34:19    618s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:34:19    618s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:34:20    618s] [NR-eGR]  metal4  (4)        17( 0.00%)   ( 0.00%) 
[12/04 17:34:20    618s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:34:20    618s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:34:20    618s] [NR-eGR] ----------------------------------------------
[12/04 17:34:20    618s] [NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[12/04 17:34:20    618s] [NR-eGR] 
[12/04 17:34:20    618s] (I)       Finished Global Routing ( CPU: 9.83 sec, Real: 9.83 sec, Curr Mem: 3959.27 MB )
[12/04 17:34:20    618s] (I)       Started Export 3D cong map ( Curr Mem: 3959.27 MB )
[12/04 17:34:20    619s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:34:21    619s] (I)       Started Export 2D cong map ( Curr Mem: 4275.16 MB )
[12/04 17:34:21    620s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:34:21    620s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:34:21    620s] (I)       Finished Export 2D cong map ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4527.87 MB )
[12/04 17:34:21    620s] (I)       Finished Export 3D cong map ( CPU: 1.47 sec, Real: 1.48 sec, Curr Mem: 4527.87 MB )
[12/04 17:34:21    620s] (I)       ============= Track Assignment ============
[12/04 17:34:21    620s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4527.87 MB )
[12/04 17:34:21    620s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4527.87 MB )
[12/04 17:34:21    620s] (I)       Started Track Assignment (1T) ( Curr Mem: 4527.87 MB )
[12/04 17:34:21    620s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:34:21    620s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4527.87 MB )
[12/04 17:34:21    620s] (I)       Run Multi-thread track assignment
[12/04 17:34:24    623s] (I)       Finished Track Assignment (1T) ( CPU: 2.86 sec, Real: 2.86 sec, Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] (I)       Started Export ( Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] Started Export DB wires ( Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] Started Export all nets ( Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] Started Set wire vias ( Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:34:24    623s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 17:34:24    623s] [NR-eGR] metal2  (2V) length: 2.267775e+05um, number of vias: 7947
[12/04 17:34:24    623s] [NR-eGR] metal3  (3H) length: 2.332367e+05um, number of vias: 1017
[12/04 17:34:24    623s] [NR-eGR] metal4  (4V) length: 3.812357e+05um, number of vias: 357
[12/04 17:34:24    623s] [NR-eGR] metal5  (5H) length: 3.977814e+05um, number of vias: 32
[12/04 17:34:24    623s] [NR-eGR] metal6  (6V) length: 2.508996e+04um, number of vias: 0
[12/04 17:34:24    623s] [NR-eGR] Total length: 1.264121e+06um, number of vias: 14884
[12/04 17:34:24    623s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:34:24    623s] [NR-eGR] Total eGR-routed clock nets wire length: 2.010091e+04um 
[12/04 17:34:24    623s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:34:24    623s] (I)       Started Update net boxes ( Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] (I)       Started Update timing ( Curr Mem: 3958.87 MB )
[12/04 17:34:24    623s] (I)       Finished Update timing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3949.35 MB )
[12/04 17:34:24    623s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3949.35 MB )
[12/04 17:34:24    623s] (I)       Started Postprocess design ( Curr Mem: 3949.35 MB )
[12/04 17:34:24    623s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3891.35 MB )
[12/04 17:34:24    623s] [NR-eGR] Finished Early Global Route kernel ( CPU: 20.27 sec, Real: 20.27 sec, Curr Mem: 3876.35 MB )
[12/04 17:34:24    623s] ### Creating LA Mngr. totSessionCpu=0:10:23 mem=3593.4M
[12/04 17:34:24    623s] 
[12/04 17:34:24    623s] Trim Metal Layers:
[12/04 17:34:24    623s] LayerId::1 widthSet size::4
[12/04 17:34:24    623s] LayerId::2 widthSet size::4
[12/04 17:34:24    623s] LayerId::3 widthSet size::4
[12/04 17:34:24    623s] LayerId::4 widthSet size::4
[12/04 17:34:24    623s] LayerId::5 widthSet size::4
[12/04 17:34:24    623s] LayerId::6 widthSet size::2
[12/04 17:34:24    623s] Updating RC grid for preRoute extraction ...
[12/04 17:34:24    623s] eee: pegSigSF::1.070000
[12/04 17:34:24    623s] Initializing multi-corner capacitance tables ... 
[12/04 17:34:24    623s] Initializing multi-corner resistance tables ...
[12/04 17:34:25    624s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:34:25    624s] eee: l::2 avDens::0.076376 usedTrk::696542.146853 availTrk::9119951.223783 sigTrk::696542.146853
[12/04 17:34:25    624s] eee: l::3 avDens::0.069247 usedTrk::683515.894425 availTrk::9870745.824069 sigTrk::683515.894425
[12/04 17:34:25    624s] eee: l::4 avDens::0.020158 usedTrk::10874.081947 availTrk::539433.854382 sigTrk::10874.081947
[12/04 17:34:25    624s] eee: l::5 avDens::0.015472 usedTrk::10132.487102 availTrk::654872.477662 sigTrk::10132.487102
[12/04 17:34:25    624s] eee: l::6 avDens::0.053021 usedTrk::497.816667 availTrk::9389.032258 sigTrk::497.816667
[12/04 17:34:26    624s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:26    624s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296004 ; uaWl: 1.000000 ; uaWlH: 0.636100 ; aWlH: 0.000000 ; Pmax: 0.928400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[12/04 17:34:26    624s] ### Creating LA Mngr, finished. totSessionCpu=0:10:25 mem=3570.4M
[12/04 17:34:26    624s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 17:34:26    624s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:34:26    624s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:34:26    624s] PreRoute RC Extraction called for design CHIP.
[12/04 17:34:26    624s] RC Extraction called in multi-corner(1) mode.
[12/04 17:34:26    624s] RCMode: PreRoute
[12/04 17:34:26    624s]       RC Corner Indexes            0   
[12/04 17:34:26    624s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:34:26    624s] Resistance Scaling Factor    : 1.00000 
[12/04 17:34:26    624s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:34:26    624s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:34:26    624s] Shrink Factor                : 1.00000
[12/04 17:34:26    624s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:34:26    624s] Using capacitance table file ...
[12/04 17:34:26    624s] 
[12/04 17:34:26    624s] Trim Metal Layers:
[12/04 17:34:26    624s] LayerId::1 widthSet size::4
[12/04 17:34:26    624s] LayerId::2 widthSet size::4
[12/04 17:34:26    624s] LayerId::3 widthSet size::4
[12/04 17:34:26    624s] LayerId::4 widthSet size::4
[12/04 17:34:26    624s] LayerId::5 widthSet size::4
[12/04 17:34:26    624s] LayerId::6 widthSet size::2
[12/04 17:34:26    624s] Updating RC grid for preRoute extraction ...
[12/04 17:34:26    624s] eee: pegSigSF::1.070000
[12/04 17:34:26    624s] Initializing multi-corner capacitance tables ... 
[12/04 17:34:26    624s] Initializing multi-corner resistance tables ...
[12/04 17:34:27    625s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:34:27    625s] eee: l::2 avDens::0.076376 usedTrk::696542.146853 availTrk::9119951.223783 sigTrk::696542.146853
[12/04 17:34:27    625s] eee: l::3 avDens::0.069247 usedTrk::683515.894425 availTrk::9870745.824069 sigTrk::683515.894425
[12/04 17:34:27    625s] eee: l::4 avDens::0.020158 usedTrk::10874.081947 availTrk::539433.854382 sigTrk::10874.081947
[12/04 17:34:27    625s] eee: l::5 avDens::0.015472 usedTrk::10132.487102 availTrk::654872.477662 sigTrk::10132.487102
[12/04 17:34:27    625s] eee: l::6 avDens::0.053021 usedTrk::497.816667 availTrk::9389.032258 sigTrk::497.816667
[12/04 17:34:27    626s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:27    626s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296004 ; uaWl: 1.000000 ; uaWlH: 0.636100 ; aWlH: 0.000000 ; Pmax: 0.928400 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[12/04 17:34:27    626s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 3570.352M)
[12/04 17:34:27    626s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3570.4M
[12/04 17:34:27    626s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3570.4M
[12/04 17:34:27    626s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3570.4M
[12/04 17:34:28    626s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.090, REAL:0.097, MEM:3570.4M
[12/04 17:34:28    626s] Fast DP-INIT is on for default
[12/04 17:34:28    626s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:3570.4M
[12/04 17:34:28    626s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.105, MEM:3570.4M
[12/04 17:34:28    626s] Starting delay calculation for Setup views
[12/04 17:34:28    626s] #################################################################################
[12/04 17:34:28    626s] # Design Stage: PreRoute
[12/04 17:34:28    626s] # Design Name: CHIP
[12/04 17:34:28    626s] # Design Mode: 90nm
[12/04 17:34:28    626s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:34:28    626s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:34:28    626s] # Signoff Settings: SI Off 
[12/04 17:34:28    626s] #################################################################################
[12/04 17:34:28    626s] Calculate delays in Single mode...
[12/04 17:34:28    626s] Topological Sorting (REAL = 0:00:00.0, MEM = 3585.9M, InitMEM = 3585.9M)
[12/04 17:34:28    626s] Start delay calculation (fullDC) (1 T). (MEM=3585.89)
[12/04 17:34:28    626s] End AAE Lib Interpolated Model. (MEM=3585.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:34:28    626s] Total number of fetched objects 1612
[12/04 17:34:28    626s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:34:28    626s] End delay calculation. (MEM=3602.32 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:34:28    626s] End delay calculation (fullDC). (MEM=3602.32 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:34:28    626s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3602.3M) ***
[12/04 17:34:28    626s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:10:27 mem=3602.3M)
[12/04 17:34:28    627s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.784 |
|           TNS (ns):| -1929.6 |
|    Violating Paths:|   437   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     89 (89)      |   -1.970   |     90 (90)      |
|   max_tran     |     87 (237)     |  -31.052   |     87 (237)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.952%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2384.1M, totSessionCpu=0:10:27 **
[12/04 17:34:28    627s] *** InitOpt #1 [finish] : cpu/real = 0:00:28.9/0:00:28.8 (1.0), totSession cpu/real = 0:10:27.0/0:21:57.9 (0.5), mem = 3570.6M
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] =============================================================================================
[12/04 17:34:28    627s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/04 17:34:28    627s] =============================================================================================
[12/04 17:34:28    627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:34:28    627s] ---------------------------------------------------------------------------------------------
[12/04 17:34:28    627s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:28    627s] [ EarlyGlobalRoute       ]      1   0:00:20.3  (  70.4 % )     0:00:20.3 /  0:00:20.3    1.0
[12/04 17:34:28    627s] [ ExtractRC              ]      1   0:00:01.7  (   5.8 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:34:28    627s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:34:28    627s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:34:28    627s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:34:28    627s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:28    627s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 17:34:28    627s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[12/04 17:34:28    627s] [ LibAnalyzerInit        ]      2   0:00:04.5  (  15.5 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 17:34:28    627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:28    627s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:28    627s] [ MISC                   ]          0:00:01.9  (   6.4 % )     0:00:01.9 /  0:00:01.8    1.0
[12/04 17:34:28    627s] ---------------------------------------------------------------------------------------------
[12/04 17:34:28    627s]  InitOpt #1 TOTAL                   0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:00:28.9    1.0
[12/04 17:34:28    627s] ---------------------------------------------------------------------------------------------
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 17:34:28    627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:28    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:3570.6M
[12/04 17:34:28    627s] z: 2, totalTracks: 1
[12/04 17:34:28    627s] z: 4, totalTracks: 1
[12/04 17:34:28    627s] z: 6, totalTracks: 1
[12/04 17:34:28    627s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:28    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:     Starting CMU at level 3, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3570.6M
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:28    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3570.6M
[12/04 17:34:28    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3570.6MB).
[12/04 17:34:28    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3570.6M
[12/04 17:34:28    627s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 17:34:28    627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:3570.6M
[12/04 17:34:28    627s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 17:34:28    627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:28    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:3570.6M
[12/04 17:34:28    627s] z: 2, totalTracks: 1
[12/04 17:34:28    627s] z: 4, totalTracks: 1
[12/04 17:34:28    627s] z: 6, totalTracks: 1
[12/04 17:34:28    627s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:28    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:     Starting CMU at level 3, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3570.6M
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:28    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.006, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3570.6M
[12/04 17:34:28    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3570.6MB).
[12/04 17:34:28    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.008, MEM:3570.6M
[12/04 17:34:28    627s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 17:34:28    627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3570.6M
[12/04 17:34:28    627s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 17:34:28    627s] *** Starting optimizing excluded clock nets MEM= 3570.6M) ***
[12/04 17:34:28    627s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3570.6M) ***
[12/04 17:34:28    627s] The useful skew maximum allowed delay is: 0.3
[12/04 17:34:28    627s] Deleting Lib Analyzer.
[12/04 17:34:28    627s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:10:27.1/0:21:58.0 (0.5), mem = 3570.6M
[12/04 17:34:28    627s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:34:28    627s] Info: 87 io nets excluded
[12/04 17:34:28    627s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:34:28    627s] ### Creating LA Mngr. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] ### Creating LA Mngr, finished. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:34:28    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.1
[12/04 17:34:28    627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:28    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:3570.6M
[12/04 17:34:28    627s] z: 2, totalTracks: 1
[12/04 17:34:28    627s] z: 4, totalTracks: 1
[12/04 17:34:28    627s] z: 6, totalTracks: 1
[12/04 17:34:28    627s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:28    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:     Starting CMU at level 3, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3570.6M
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:28    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3570.6M
[12/04 17:34:28    627s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3570.6M
[12/04 17:34:28    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3570.6MB).
[12/04 17:34:28    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3570.6M
[12/04 17:34:28    627s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 17:34:28    627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:27 mem=3570.6M
[12/04 17:34:28    627s] ### Creating TopoMgr, started
[12/04 17:34:28    627s] ### Creating TopoMgr, finished
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] Footprint cell information for calculating maxBufDist
[12/04 17:34:28    627s] *info: There are 14 candidate Buffer cells
[12/04 17:34:28    627s] *info: There are 14 candidate Inverter cells
[12/04 17:34:28    627s] 
[12/04 17:34:28    627s] #optDebug: Start CG creation (mem=3570.6M)
[12/04 17:34:28    627s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 17:34:29    627s] (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgPrt (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgEgp (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgPbk (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgNrb(cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgObs (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgCon (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s]  ...processing cgPdm (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3962.4M)
[12/04 17:34:29    627s] ### Creating RouteCongInterface, started
[12/04 17:34:29    627s] 
[12/04 17:34:29    627s] Creating Lib Analyzer ...
[12/04 17:34:29    627s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:34:29    627s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:34:29    627s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:34:29    627s] 
[12/04 17:34:29    628s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:31    629s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:30 mem=3978.4M
[12/04 17:34:31    629s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:30 mem=3978.4M
[12/04 17:34:31    629s] Creating Lib Analyzer, finished. 
[12/04 17:34:32    631s] 
[12/04 17:34:32    631s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:34:32    631s] 
[12/04 17:34:32    631s] #optDebug: {0, 1.000}
[12/04 17:34:32    631s] ### Creating RouteCongInterface, finished
[12/04 17:34:32    631s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3997.5M
[12/04 17:34:32    631s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3997.5M
[12/04 17:34:32    631s] 
[12/04 17:34:32    631s] Netlist preparation processing... 
[12/04 17:34:32    631s] Removed 2 instances
[12/04 17:34:32    631s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 17:34:32    631s] *info: Marking 0 isolation instances dont touch
[12/04 17:34:32    631s] *info: Marking 0 level shifter instances dont touch
[12/04 17:34:32    631s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3978.4M
[12/04 17:34:32    631s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3780.4M
[12/04 17:34:32    631s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 17:34:32    631s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.1
[12/04 17:34:32    631s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:04.5/0:00:04.4 (1.0), totSession cpu/real = 0:10:31.6/0:22:02.4 (0.5), mem = 3780.4M
[12/04 17:34:32    631s] 
[12/04 17:34:32    631s] =============================================================================================
[12/04 17:34:32    631s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/04 17:34:32    631s] =============================================================================================
[12/04 17:34:32    631s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:34:32    631s] ---------------------------------------------------------------------------------------------
[12/04 17:34:32    631s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  46.3 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 17:34:32    631s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:32    631s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:34:32    631s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  36.1 % )     0:00:03.7 /  0:00:03.7    1.0
[12/04 17:34:32    631s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   8.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:34:32    631s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:34:32    631s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:34:32    631s] [ MISC                   ]          0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:34:32    631s] ---------------------------------------------------------------------------------------------
[12/04 17:34:32    631s]  SimplifyNetlist #1 TOTAL           0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.5    1.0
[12/04 17:34:32    631s] ---------------------------------------------------------------------------------------------
[12/04 17:34:32    631s] 
[12/04 17:34:33    631s] Deleting Lib Analyzer.
[12/04 17:34:33    631s] Begin: GigaOpt high fanout net optimization
[12/04 17:34:33    631s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 17:34:33    631s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:34:33    631s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:10:31.6/0:22:02.5 (0.5), mem = 3780.4M
[12/04 17:34:33    631s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:34:33    631s] Info: 87 io nets excluded
[12/04 17:34:33    631s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:34:33    631s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.2
[12/04 17:34:33    631s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:33    631s] ### Creating PhyDesignMc. totSessionCpu=0:10:32 mem=3780.4M
[12/04 17:34:33    631s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:34:33    631s] OPERPROF: Starting DPlace-Init at level 1, MEM:3780.4M
[12/04 17:34:33    631s] z: 2, totalTracks: 1
[12/04 17:34:33    631s] z: 4, totalTracks: 1
[12/04 17:34:33    631s] z: 6, totalTracks: 1
[12/04 17:34:33    631s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:33    631s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3780.4M
[12/04 17:34:33    631s] OPERPROF:     Starting CMU at level 3, MEM:3780.4M
[12/04 17:34:33    631s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3780.4M
[12/04 17:34:33    631s] 
[12/04 17:34:33    631s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:33    631s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:3780.4M
[12/04 17:34:33    631s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3780.4M
[12/04 17:34:33    631s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3780.4M
[12/04 17:34:33    631s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3780.4MB).
[12/04 17:34:33    631s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3780.4M
[12/04 17:34:33    631s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 17:34:33    631s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:32 mem=3780.4M
[12/04 17:34:33    631s] ### Creating RouteCongInterface, started
[12/04 17:34:33    631s] 
[12/04 17:34:33    631s] Creating Lib Analyzer ...
[12/04 17:34:33    631s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:34:33    631s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:34:33    631s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:34:33    631s] 
[12/04 17:34:33    632s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:35    633s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:34 mem=3780.4M
[12/04 17:34:35    633s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:34 mem=3780.4M
[12/04 17:34:35    633s] Creating Lib Analyzer, finished. 
[12/04 17:34:36    635s] 
[12/04 17:34:36    635s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:34:36    635s] 
[12/04 17:34:36    635s] #optDebug: {0, 1.000}
[12/04 17:34:36    635s] ### Creating RouteCongInterface, finished
[12/04 17:34:36    635s] {MG  {5 0 21.5 0.401453} }
[12/04 17:34:36    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:34:36    635s] Total-nets :: 1594, Stn-nets :: 91, ratio :: 5.70891 %
[12/04 17:34:36    635s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3780.4M
[12/04 17:34:36    635s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:3780.4M
[12/04 17:34:36    635s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 17:34:36    635s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.2
[12/04 17:34:36    635s] *** DrvOpt #1 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:10:35.5/0:22:06.4 (0.5), mem = 3780.4M
[12/04 17:34:36    635s] 
[12/04 17:34:36    635s] =============================================================================================
[12/04 17:34:36    635s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/04 17:34:36    635s] =============================================================================================
[12/04 17:34:36    635s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:34:36    635s] ---------------------------------------------------------------------------------------------
[12/04 17:34:36    635s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  52.1 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:34:36    635s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:36    635s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:34:36    635s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  40.8 % )     0:00:03.6 /  0:00:03.6    1.0
[12/04 17:34:36    635s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:36    635s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:36    635s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:34:36    635s] ---------------------------------------------------------------------------------------------
[12/04 17:34:36    635s]  DrvOpt #1 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 17:34:36    635s] ---------------------------------------------------------------------------------------------
[12/04 17:34:36    635s] 
[12/04 17:34:36    635s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 17:34:36    635s] End: GigaOpt high fanout net optimization
[12/04 17:34:36    635s] Begin: GigaOpt DRV Optimization
[12/04 17:34:36    635s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:34:36    635s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:10:35.5/0:22:06.4 (0.5), mem = 3780.4M
[12/04 17:34:36    635s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:34:36    635s] Info: 87 io nets excluded
[12/04 17:34:36    635s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:34:36    635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.3
[12/04 17:34:36    635s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:36    635s] ### Creating PhyDesignMc. totSessionCpu=0:10:36 mem=3780.4M
[12/04 17:34:36    635s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:34:36    635s] OPERPROF: Starting DPlace-Init at level 1, MEM:3780.4M
[12/04 17:34:36    635s] z: 2, totalTracks: 1
[12/04 17:34:36    635s] z: 4, totalTracks: 1
[12/04 17:34:36    635s] z: 6, totalTracks: 1
[12/04 17:34:36    635s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:36    635s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3780.4M
[12/04 17:34:36    635s] OPERPROF:     Starting CMU at level 3, MEM:3780.4M
[12/04 17:34:36    635s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3780.4M
[12/04 17:34:36    635s] 
[12/04 17:34:36    635s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:36    635s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3780.4M
[12/04 17:34:36    635s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3780.4M
[12/04 17:34:36    635s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3780.4M
[12/04 17:34:36    635s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3780.4MB).
[12/04 17:34:36    635s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3780.4M
[12/04 17:34:36    635s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 17:34:36    635s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:36 mem=3780.4M
[12/04 17:34:36    635s] ### Creating RouteCongInterface, started
[12/04 17:34:38    637s] 
[12/04 17:34:38    637s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:34:38    637s] 
[12/04 17:34:38    637s] #optDebug: {0, 1.000}
[12/04 17:34:38    637s] ### Creating RouteCongInterface, finished
[12/04 17:34:38    637s] {MG  {5 0 21.5 0.401453} }
[12/04 17:34:38    637s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3799.5M
[12/04 17:34:38    637s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3799.5M
[12/04 17:34:38    637s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:34:38    637s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:34:38    637s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:34:38    637s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:34:38    637s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:34:38    637s] Info: violation cost 2876.616211 (cap = 684.171936, tran = 2192.444336, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:34:38    637s] |    92|   459|   -31.67|    92|    92|    -2.01|     0|     0|     0|     0|   -16.78| -1923.89|       0|       0|       0| 69.82%|          |         |
[12/04 17:34:40    639s] Info: violation cost 602.101013 (cap = 108.937309, tran = 493.163666, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:34:40    639s] |    86|   172|   -11.90|    86|    86|    -1.52|     0|     0|     0|     0|    -7.27| -1086.99|      19|     236|       6| 76.16%| 0:00:02.0|  3847.7M|
[12/04 17:34:41    640s] Info: violation cost 748.887329 (cap = 135.978592, tran = 612.908813, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:34:41    640s] |    86|   172|   -16.06|    86|    86|    -1.71|     0|     0|     0|     0|   -10.63| -1144.13|      15|     164|      39| 80.97%| 0:00:01.0|  3847.7M|
[12/04 17:34:41    640s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] ###############################################################################
[12/04 17:34:41    640s] #
[12/04 17:34:41    640s] #  Large fanout net report:  
[12/04 17:34:41    640s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:34:41    640s] #     - current density: 80.97
[12/04 17:34:41    640s] #
[12/04 17:34:41    640s] #  List of high fanout nets:
[12/04 17:34:41    640s] #
[12/04 17:34:41    640s] ###############################################################################
[12/04 17:34:41    640s] Bottom Preferred Layer:
[12/04 17:34:41    640s]     None
[12/04 17:34:41    640s] Via Pillar Rule:
[12/04 17:34:41    640s]     None
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] =======================================================================
[12/04 17:34:41    640s]                 Reasons for remaining drv violations
[12/04 17:34:41    640s] =======================================================================
[12/04 17:34:41    640s] *info: Total 86 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=3847.7M) ***
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] Total-nets :: 2028, Stn-nets :: 278, ratio :: 13.7081 %
[12/04 17:34:41    640s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3828.6M
[12/04 17:34:41    640s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3788.6M
[12/04 17:34:41    640s] TotalInstCnt at PhyDesignMc Destruction: 1,926
[12/04 17:34:41    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.3
[12/04 17:34:41    640s] *** DrvOpt #2 [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:10:40.3/0:22:11.2 (0.5), mem = 3788.6M
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] =============================================================================================
[12/04 17:34:41    640s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/04 17:34:41    640s] =============================================================================================
[12/04 17:34:41    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:34:41    640s] ---------------------------------------------------------------------------------------------
[12/04 17:34:41    640s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:41    640s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:41    640s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:34:41    640s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  33.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:34:41    640s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:41    640s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:02.8 /  0:00:02.9    1.0
[12/04 17:34:41    640s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:41    640s] [ OptEval                ]      4   0:00:02.2  (  45.6 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 17:34:41    640s] [ OptCommit              ]      4   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:34:41    640s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:34:41    640s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:34:41    640s] [ IncrDelayCalc          ]     31   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:34:41    640s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:41    640s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:41    640s] [ MISC                   ]          0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:34:41    640s] ---------------------------------------------------------------------------------------------
[12/04 17:34:41    640s]  DrvOpt #2 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[12/04 17:34:41    640s] ---------------------------------------------------------------------------------------------
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] End: GigaOpt DRV Optimization
[12/04 17:34:41    640s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:34:41    640s] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 2604.1M, totSessionCpu=0:10:40 **
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] Active setup views:
[12/04 17:34:41    640s]  av_func_mode_max
[12/04 17:34:41    640s]   Dominating endpoints: 0
[12/04 17:34:41    640s]   Dominating TNS: -0.000
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:34:41    640s] Deleting Lib Analyzer.
[12/04 17:34:41    640s] Begin: GigaOpt Global Optimization
[12/04 17:34:41    640s] *info: use new DP (enabled)
[12/04 17:34:41    640s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 17:34:41    640s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:34:41    640s] Info: 87 io nets excluded
[12/04 17:34:41    640s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:34:41    640s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:40.3/0:22:11.2 (0.5), mem = 3788.6M
[12/04 17:34:41    640s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.4
[12/04 17:34:41    640s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:41    640s] ### Creating PhyDesignMc. totSessionCpu=0:10:40 mem=3788.6M
[12/04 17:34:41    640s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:34:41    640s] OPERPROF: Starting DPlace-Init at level 1, MEM:3788.6M
[12/04 17:34:41    640s] z: 2, totalTracks: 1
[12/04 17:34:41    640s] z: 4, totalTracks: 1
[12/04 17:34:41    640s] z: 6, totalTracks: 1
[12/04 17:34:41    640s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:41    640s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3788.6M
[12/04 17:34:41    640s] OPERPROF:     Starting CMU at level 3, MEM:3788.6M
[12/04 17:34:41    640s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3788.6M
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:41    640s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3788.6M
[12/04 17:34:41    640s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3788.6M
[12/04 17:34:41    640s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3788.6M
[12/04 17:34:41    640s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3788.6MB).
[12/04 17:34:41    640s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3788.6M
[12/04 17:34:41    640s] TotalInstCnt at PhyDesignMc Initialization: 1,926
[12/04 17:34:41    640s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:40 mem=3788.6M
[12/04 17:34:41    640s] ### Creating RouteCongInterface, started
[12/04 17:34:41    640s] 
[12/04 17:34:41    640s] Creating Lib Analyzer ...
[12/04 17:34:41    640s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:34:41    640s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:34:41    640s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:34:41    640s] 
[12/04 17:34:42    641s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:43    642s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:43 mem=3788.6M
[12/04 17:34:43    642s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:43 mem=3788.6M
[12/04 17:34:43    642s] Creating Lib Analyzer, finished. 
[12/04 17:34:45    644s] 
[12/04 17:34:45    644s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:34:45    644s] 
[12/04 17:34:45    644s] #optDebug: {0, 1.000}
[12/04 17:34:45    644s] ### Creating RouteCongInterface, finished
[12/04 17:34:45    644s] {MG  {5 0 21.5 0.401453} }
[12/04 17:34:45    644s] *info: 87 io nets excluded
[12/04 17:34:45    644s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:34:45    644s] *info: 2 clock nets excluded
[12/04 17:34:45    644s] *info: 3 no-driver nets excluded.
[12/04 17:34:45    644s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3807.7M
[12/04 17:34:45    644s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3807.7M
[12/04 17:34:45    644s] ** GigaOpt Global Opt WNS Slack -10.629  TNS Slack -1144.131 
[12/04 17:34:45    644s] +--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:34:45    644s] |  WNS   |   TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:34:45    644s] +--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:34:45    644s] | -10.629|-1144.131|   80.97%|   0:00:00.0| 3807.7M|av_func_mode_max|  default| tetris[43]                          |
[12/04 17:34:46    645s] |  -5.090| -938.697|   86.53%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:47    645s] |  -5.090| -793.540|   86.87%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:47    645s] |  -5.090| -793.540|   86.87%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:48    646s] |  -5.019| -651.569|   85.62%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:48    647s] |  -5.019| -624.527|   85.73%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:49    647s] |  -5.019| -622.872|   85.76%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:49    647s] |  -5.019| -622.872|   85.76%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:49    648s] |  -5.019| -603.963|   85.60%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:50    648s] |  -5.019| -604.027|   85.41%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:50    648s] |  -5.019| -603.121|   85.51%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:50    649s] |  -5.019| -603.121|   85.51%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:50    649s] |  -5.019| -602.155|   85.56%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    649s] |  -5.019| -601.968|   85.38%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    649s] |  -5.019| -601.968|   85.38%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    649s] |  -5.019| -601.968|   85.38%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    649s] |  -5.019| -600.425|   85.35%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    650s] |  -5.019| -600.425|   85.36%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    650s] |  -5.019| -600.425|   85.36%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    650s] |  -5.019| -600.425|   85.36%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:51    650s] |  -5.019| -600.402|   85.38%|   0:00:00.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:52    651s] |  -5.019| -578.762|   85.22%|   0:00:01.0| 3845.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:34:52    651s] +--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:34:52    651s] 
[12/04 17:34:52    651s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=3845.8M) ***
[12/04 17:34:52    651s] 
[12/04 17:34:52    651s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.5 real=0:00:07.0 mem=3845.8M) ***
[12/04 17:34:52    651s] Bottom Preferred Layer:
[12/04 17:34:52    651s]     None
[12/04 17:34:52    651s] Via Pillar Rule:
[12/04 17:34:52    651s]     None
[12/04 17:34:52    651s] ** GigaOpt Global Opt End WNS Slack -5.019  TNS Slack -578.762 
[12/04 17:34:52    651s] Total-nets :: 1816, Stn-nets :: 396, ratio :: 21.8062 %
[12/04 17:34:52    651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3826.7M
[12/04 17:34:52    651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:3785.7M
[12/04 17:34:52    651s] TotalInstCnt at PhyDesignMc Destruction: 1,714
[12/04 17:34:52    651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.4
[12/04 17:34:52    651s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:10.7/0:00:10.7 (1.0), totSession cpu/real = 0:10:51.0/0:22:21.9 (0.5), mem = 3785.7M
[12/04 17:34:52    651s] 
[12/04 17:34:52    651s] =============================================================================================
[12/04 17:34:52    651s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/04 17:34:52    651s] =============================================================================================
[12/04 17:34:52    651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:34:52    651s] ---------------------------------------------------------------------------------------------
[12/04 17:34:52    651s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:52    651s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  19.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:34:52    651s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:52    651s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:34:52    651s] [ RouteCongInterfaceInit ]      1   0:00:01.5  (  14.2 % )     0:00:03.6 /  0:00:03.6    1.0
[12/04 17:34:52    651s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:52    651s] [ TransformInit          ]      1   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:34:52    651s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.3 % )     0:00:06.5 /  0:00:06.5    1.0
[12/04 17:34:52    651s] [ OptGetWeight           ]     21   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:34:52    651s] [ OptEval                ]     21   0:00:05.2  (  48.4 % )     0:00:05.2 /  0:00:05.2    1.0
[12/04 17:34:52    651s] [ OptCommit              ]     21   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 17:34:52    651s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:34:52    651s] [ PostCommitDelayUpdate  ]     21   0:00:00.1  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:34:52    651s] [ IncrDelayCalc          ]     89   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 17:34:52    651s] [ SetupOptGetWorkingSet  ]     21   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.1    0.9
[12/04 17:34:52    651s] [ SetupOptGetActiveNode  ]     21   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:34:52    651s] [ SetupOptSlackGraph     ]     21   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:34:52    651s] [ MISC                   ]          0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.1    0.9
[12/04 17:34:52    651s] ---------------------------------------------------------------------------------------------
[12/04 17:34:52    651s]  GlobalOpt #1 TOTAL                 0:00:10.7  ( 100.0 % )     0:00:10.7 /  0:00:10.7    1.0
[12/04 17:34:52    651s] ---------------------------------------------------------------------------------------------
[12/04 17:34:52    651s] 
[12/04 17:34:52    651s] End: GigaOpt Global Optimization
[12/04 17:34:52    651s] *** Timing NOT met, worst failing slack is -5.019
[12/04 17:34:52    651s] *** Check timing (0:00:00.0)
[12/04 17:34:52    651s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:34:52    651s] Deleting Lib Analyzer.
[12/04 17:34:52    651s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:34:52    651s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:34:52    651s] Info: 87 io nets excluded
[12/04 17:34:52    651s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:34:52    651s] ### Creating LA Mngr. totSessionCpu=0:10:51 mem=3785.7M
[12/04 17:34:52    651s] ### Creating LA Mngr, finished. totSessionCpu=0:10:51 mem=3785.7M
[12/04 17:34:52    651s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:34:52    651s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:34:52    651s] ### Creating PhyDesignMc. totSessionCpu=0:10:51 mem=3804.8M
[12/04 17:34:52    651s] OPERPROF: Starting DPlace-Init at level 1, MEM:3804.8M
[12/04 17:34:52    651s] z: 2, totalTracks: 1
[12/04 17:34:52    651s] z: 4, totalTracks: 1
[12/04 17:34:52    651s] z: 6, totalTracks: 1
[12/04 17:34:52    651s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:34:52    651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3804.8M
[12/04 17:34:52    651s] OPERPROF:     Starting CMU at level 3, MEM:3804.8M
[12/04 17:34:52    651s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3804.8M
[12/04 17:34:52    651s] 
[12/04 17:34:52    651s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:34:52    651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:3804.8M
[12/04 17:34:52    651s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3804.8M
[12/04 17:34:52    651s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3804.8M
[12/04 17:34:52    651s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3804.8MB).
[12/04 17:34:52    651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3804.8M
[12/04 17:34:52    651s] TotalInstCnt at PhyDesignMc Initialization: 1,714
[12/04 17:34:52    651s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:51 mem=3804.8M
[12/04 17:34:52    651s] Begin: Area Reclaim Optimization
[12/04 17:34:52    651s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:10:51.2/0:22:22.0 (0.5), mem = 3804.8M
[12/04 17:34:52    651s] 
[12/04 17:34:52    651s] Creating Lib Analyzer ...
[12/04 17:34:52    651s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:34:52    651s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:34:52    651s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:34:52    651s] 
[12/04 17:34:53    651s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:34:54    653s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:53 mem=3806.8M
[12/04 17:34:54    653s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:53 mem=3806.8M
[12/04 17:34:54    653s] Creating Lib Analyzer, finished. 
[12/04 17:34:54    653s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.5
[12/04 17:34:54    653s] ### Creating RouteCongInterface, started
[12/04 17:34:56    654s] 
[12/04 17:34:56    654s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:34:56    654s] 
[12/04 17:34:56    654s] #optDebug: {0, 1.000}
[12/04 17:34:56    654s] ### Creating RouteCongInterface, finished
[12/04 17:34:56    655s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3806.8M
[12/04 17:34:56    655s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3806.8M
[12/04 17:34:56    655s] Reclaim Optimization WNS Slack -5.019  TNS Slack -578.762 Density 85.22
[12/04 17:34:56    655s] +---------+---------+--------+--------+------------+--------+
[12/04 17:34:56    655s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:34:56    655s] +---------+---------+--------+--------+------------+--------+
[12/04 17:34:56    655s] |   85.22%|        -|  -5.019|-578.762|   0:00:00.0| 3806.8M|
[12/04 17:34:56    655s] |   85.22%|        0|  -5.019|-578.762|   0:00:00.0| 3825.9M|
[12/04 17:34:56    655s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:34:56    655s] |   85.22%|        0|  -5.019|-578.762|   0:00:00.0| 3825.9M|
[12/04 17:34:56    655s] |   83.30%|       40|  -5.019|-577.062|   0:00:00.0| 3845.0M|
[12/04 17:34:57    656s] |   80.73%|      148|  -4.988|-570.457|   0:00:01.0| 3845.0M|
[12/04 17:34:57    656s] |   80.43%|       16|  -4.988|-570.455|   0:00:00.0| 3845.0M|
[12/04 17:34:57    656s] |   80.37%|        3|  -4.988|-570.455|   0:00:00.0| 3845.0M|
[12/04 17:34:57    656s] |   80.36%|        1|  -4.988|-570.455|   0:00:00.0| 3845.0M|
[12/04 17:34:57    656s] |   80.36%|        0|  -4.988|-570.455|   0:00:00.0| 3845.0M|
[12/04 17:34:57    656s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:34:57    656s] |   80.36%|        0|  -4.988|-570.455|   0:00:00.0| 3845.0M|
[12/04 17:34:57    656s] +---------+---------+--------+--------+------------+--------+
[12/04 17:34:57    656s] Reclaim Optimization End WNS Slack -4.988  TNS Slack -570.455 Density 80.36
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] ** Summary: Restruct = 0 Buffer Deletion = 38 Declone = 2 Resize = 156 **
[12/04 17:34:57    656s] --------------------------------------------------------------
[12/04 17:34:57    656s] |                                   | Total     | Sequential |
[12/04 17:34:57    656s] --------------------------------------------------------------
[12/04 17:34:57    656s] | Num insts resized                 |     143  |       1    |
[12/04 17:34:57    656s] | Num insts undone                  |      11  |       0    |
[12/04 17:34:57    656s] | Num insts Downsized               |     143  |       1    |
[12/04 17:34:57    656s] | Num insts Samesized               |       0  |       0    |
[12/04 17:34:57    656s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:34:57    656s] | Num multiple commits+uncommits    |      15  |       -    |
[12/04 17:34:57    656s] --------------------------------------------------------------
[12/04 17:34:57    656s] Bottom Preferred Layer:
[12/04 17:34:57    656s]     None
[12/04 17:34:57    656s] Via Pillar Rule:
[12/04 17:34:57    656s]     None
[12/04 17:34:57    656s] End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
[12/04 17:34:57    656s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.5
[12/04 17:34:57    656s] *** AreaOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.3 (1.0), totSession cpu/real = 0:10:56.5/0:22:27.3 (0.5), mem = 3845.0M
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] =============================================================================================
[12/04 17:34:57    656s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/04 17:34:57    656s] =============================================================================================
[12/04 17:34:57    656s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:34:57    656s] ---------------------------------------------------------------------------------------------
[12/04 17:34:57    656s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:57    656s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  39.8 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 17:34:57    656s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:57    656s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  30.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:34:57    656s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:57    656s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.8 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:34:57    656s] [ OptGetWeight           ]    175   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:34:57    656s] [ OptEval                ]    175   0:00:00.5  (  10.2 % )     0:00:00.5 /  0:00:00.6    1.0
[12/04 17:34:57    656s] [ OptCommit              ]    175   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:34:57    656s] [ IncrTimingUpdate       ]     49   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    0.8
[12/04 17:34:57    656s] [ PostCommitDelayUpdate  ]    183   0:00:00.1  (   1.3 % )     0:00:00.5 /  0:00:00.6    1.1
[12/04 17:34:57    656s] [ IncrDelayCalc          ]    228   0:00:00.5  (   8.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:34:57    656s] [ MISC                   ]          0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:34:57    656s] ---------------------------------------------------------------------------------------------
[12/04 17:34:57    656s]  AreaOpt #1 TOTAL                   0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:05.3    1.0
[12/04 17:34:57    656s] ---------------------------------------------------------------------------------------------
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] Executing incremental physical updates
[12/04 17:34:57    656s] Executing incremental physical updates
[12/04 17:34:57    656s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3825.9M
[12/04 17:34:57    656s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:3785.9M
[12/04 17:34:57    656s] TotalInstCnt at PhyDesignMc Destruction: 1,674
[12/04 17:34:57    656s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3785.91M, totSessionCpu=0:10:56).
[12/04 17:34:57    656s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3785.9M
[12/04 17:34:57    656s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:3785.9M
[12/04 17:34:57    656s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:10:56.5/0:22:27.3 (0.5), mem = 3785.9M
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] *** Start incrementalPlace ***
[12/04 17:34:57    656s] User Input Parameters:
[12/04 17:34:57    656s] - Congestion Driven    : On
[12/04 17:34:57    656s] - Timing Driven        : On
[12/04 17:34:57    656s] - Area-Violation Based : On
[12/04 17:34:57    656s] - Start Rollback Level : -5
[12/04 17:34:57    656s] - Legalized            : On
[12/04 17:34:57    656s] - Window Based         : Off
[12/04 17:34:57    656s] - eDen incr mode       : Off
[12/04 17:34:57    656s] - Small incr mode      : Off
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] no activity file in design. spp won't run.
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:34:57    656s] Deleting Lib Analyzer.
[12/04 17:34:57    656s] 
[12/04 17:34:57    656s] TimeStamp Deleting Cell Server End ...
[12/04 17:34:57    656s] Effort level <high> specified for reg2reg path_group
[12/04 17:34:57    656s] No Views given, use default active views for adaptive view pruning
[12/04 17:34:57    656s] SKP will enable view:
[12/04 17:34:57    656s]   av_func_mode_max
[12/04 17:34:57    656s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3785.9M
[12/04 17:34:57    656s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:3785.9M
[12/04 17:34:57    656s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3785.9M
[12/04 17:34:57    656s] Starting Early Global Route congestion estimation: mem = 3785.9M
[12/04 17:34:57    656s] (I)       Started Import and model ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Create place DB ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Import place data ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Read instances and placement ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Read nets ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Create route DB ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       == Non-default Options ==
[12/04 17:34:57    656s] (I)       Maximum routing layer                              : 6
[12/04 17:34:57    656s] (I)       Number of threads                                  : 1
[12/04 17:34:57    656s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:34:57    656s] (I)       Method to set GCell size                           : row
[12/04 17:34:57    656s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:34:57    656s] (I)       Started Import route data (1T) ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       ============== Pin Summary ==============
[12/04 17:34:57    656s] (I)       +-------+--------+---------+------------+
[12/04 17:34:57    656s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:34:57    656s] (I)       +-------+--------+---------+------------+
[12/04 17:34:57    656s] (I)       |     1 |   6063 |  100.00 |        Pin |
[12/04 17:34:57    656s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:34:57    656s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:34:57    656s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:34:57    656s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:34:57    656s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:34:57    656s] (I)       +-------+--------+---------+------------+
[12/04 17:34:57    656s] (I)       Use row-based GCell size
[12/04 17:34:57    656s] (I)       Use row-based GCell align
[12/04 17:34:57    656s] (I)       GCell unit size   : 5040
[12/04 17:34:57    656s] (I)       GCell multiplier  : 1
[12/04 17:34:57    656s] (I)       GCell row height  : 5040
[12/04 17:34:57    656s] (I)       Actual row height : 5040
[12/04 17:34:57    656s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:34:57    656s] [NR-eGR] Track table information for default rule: 
[12/04 17:34:57    656s] [NR-eGR] metal1 has no routable track
[12/04 17:34:57    656s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:34:57    656s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:34:57    656s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:34:57    656s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:34:57    656s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:34:57    656s] (I)       =================== Default via ====================
[12/04 17:34:57    656s] (I)       +---+------------------+---------------------------+
[12/04 17:34:57    656s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:34:57    656s] (I)       +---+------------------+---------------------------+
[12/04 17:34:57    656s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:34:57    656s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:34:57    656s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:34:57    656s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:34:57    656s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:34:57    656s] (I)       +---+------------------+---------------------------+
[12/04 17:34:57    656s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Read routing blockages ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Read instance blockages ( Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.91 MB )
[12/04 17:34:57    656s] (I)       Started Read PG blockages ( Curr Mem: 3785.91 MB )
[12/04 17:34:58    656s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:34:58    656s] (I)       Finished Read PG blockages ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Started Read boundary cut boxes ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:34:58    656s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:34:58    656s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:34:58    656s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:34:58    656s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:34:58    656s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Started Read blackboxes ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:34:58    656s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Started Read prerouted ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:34:58    656s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Started Read unlegalized nets ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Started Read nets ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] [NR-eGR] Read numTotalNets=1776  numIgnoredNets=0
[12/04 17:34:58    656s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Started Set up via pillars ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       early_global_route_priority property id does not exist.
[12/04 17:34:58    656s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3936.91 MB )
[12/04 17:34:58    656s] (I)       Finished Initialize 3D grid graph ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4130.91 MB )
[12/04 17:34:58    656s] (I)       Model blockages into capacity
[12/04 17:34:58    656s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:34:58    656s] (I)       Started Initialize 3D capacity ( Curr Mem: 4130.91 MB )
[12/04 17:34:59    658s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:35:00    658s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:35:01    660s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:35:03    661s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:35:03    662s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:35:03    662s] (I)       Finished Initialize 3D capacity ( CPU: 5.17 sec, Real: 5.12 sec, Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       -- layer congestion ratio --
[12/04 17:35:03    662s] (I)       Layer 1 : 0.100000
[12/04 17:35:03    662s] (I)       Layer 2 : 0.700000
[12/04 17:35:03    662s] (I)       Layer 3 : 0.700000
[12/04 17:35:03    662s] (I)       Layer 4 : 0.700000
[12/04 17:35:03    662s] (I)       Layer 5 : 0.700000
[12/04 17:35:03    662s] (I)       Layer 6 : 0.700000
[12/04 17:35:03    662s] (I)       ----------------------------
[12/04 17:35:03    662s] (I)       Number of ignored nets                =      0
[12/04 17:35:03    662s] (I)       Number of connected nets              =      0
[12/04 17:35:03    662s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:35:03    662s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:35:03    662s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:35:03    662s] (I)       Finished Import route data (1T) ( CPU: 5.68 sec, Real: 5.63 sec, Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       Finished Create route DB ( CPU: 5.68 sec, Real: 5.63 sec, Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       Started Read aux data ( Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       Started Others data preparation ( Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:35:03    662s] **WARN: (IMPPSP-2001):	There are 48 pins inside GCell located around position 10140.72 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:35:03    662s] **WARN: (IMPPSP-2001):	There are 68 pins inside GCell located around position 10140.72 10358.32. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:35:03    662s] **WARN: (IMPPSP-2001):	There are 42 pins inside GCell located around position 10357.44 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:35:03    662s] **WARN: (IMPPSP-2001):	There are 51 pins inside GCell located around position 10357.44 10358.32. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:35:03    662s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       Started Create route kernel ( Curr Mem: 4479.91 MB )
[12/04 17:35:03    662s] (I)       Ndr track 0 does not exist
[12/04 17:35:03    662s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:35:03    662s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:35:03    662s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:35:03    662s] (I)       Site width          :   620  (dbu)
[12/04 17:35:03    662s] (I)       Row height          :  5040  (dbu)
[12/04 17:35:03    662s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:35:03    662s] (I)       GCell width         :  5040  (dbu)
[12/04 17:35:03    662s] (I)       GCell height        :  5040  (dbu)
[12/04 17:35:03    662s] (I)       Grid                :  4070  4069     6
[12/04 17:35:03    662s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:35:03    662s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:35:03    662s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:35:03    662s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:35:03    662s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:35:03    662s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:35:03    662s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:35:03    662s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:35:03    662s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:35:03    662s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:35:03    662s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:35:03    662s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:35:03    662s] (I)       --------------------------------------------------------
[12/04 17:35:03    662s] 
[12/04 17:35:03    662s] [NR-eGR] ============ Routing rule table ============
[12/04 17:35:03    662s] [NR-eGR] Rule id: 0  Nets: 1689 
[12/04 17:35:03    662s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:35:03    662s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:35:03    662s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:35:03    662s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:35:03    662s] [NR-eGR] ========================================
[12/04 17:35:03    662s] [NR-eGR] 
[12/04 17:35:03    662s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:35:03    662s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:35:03    662s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:35:03    662s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:35:03    662s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:35:03    662s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:35:03    662s] (I)       Finished Create route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       Finished Import and model ( CPU: 5.98 sec, Real: 5.92 sec, Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       Reset routing kernel
[12/04 17:35:03    662s] (I)       Started Global Routing ( Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       Started Initialization ( Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       totalPins=5889  totalGlobalPin=5535 (93.99%)
[12/04 17:35:03    662s] (I)       Finished Initialization ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       Started Net group 1 ( Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       Started Generate topology ( Curr Mem: 5395.95 MB )
[12/04 17:35:03    662s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5395.95 MB )
[12/04 17:35:04    662s] (I)       total 2D Cap : 414465105 = (201281684 H, 213183421 V)
[12/04 17:35:05    664s] [NR-eGR] Layer group 1: route 1689 net(s) in layer range [2, 6]
[12/04 17:35:05    664s] (I)       
[12/04 17:35:05    664s] (I)       ============  Phase 1a Route ============
[12/04 17:35:05    664s] (I)       Started Phase 1a ( Curr Mem: 5395.95 MB )
[12/04 17:35:05    664s] (I)       Started Pattern routing (1T) ( Curr Mem: 5395.95 MB )
[12/04 17:35:05    664s] (I)       Finished Pattern routing (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5395.95 MB )
[12/04 17:35:05    664s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5395.95 MB )
[12/04 17:35:06    664s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:35:06    664s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 5395.95 MB )
[12/04 17:35:06    664s] (I)       Usage: 250002 = (124962 H, 125040 V) = (0.06% H, 0.06% V) = (6.298e+05um H, 6.302e+05um V)
[12/04 17:35:06    664s] (I)       Started Add via demand to 2D ( Curr Mem: 5395.95 MB )
[12/04 17:35:06    665s] (I)       Finished Add via demand to 2D ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       Finished Phase 1a ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       
[12/04 17:35:06    665s] (I)       ============  Phase 1b Route ============
[12/04 17:35:06    665s] (I)       Started Phase 1b ( Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       Finished Monotonic routing (1T) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       Usage: 250002 = (124962 H, 125040 V) = (0.06% H, 0.06% V) = (6.298e+05um H, 6.302e+05um V)
[12/04 17:35:06    665s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260010e+06um
[12/04 17:35:06    665s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:35:06    665s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:35:06    665s] (I)       Finished Phase 1b ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       
[12/04 17:35:06    665s] (I)       ============  Phase 1c Route ============
[12/04 17:35:06    665s] (I)       Started Phase 1c ( Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       Started Two level routing ( Curr Mem: 5522.30 MB )
[12/04 17:35:06    665s] (I)       Level2 Grid: 814 x 814
[12/04 17:35:06    665s] (I)       Started Two Level Routing ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    665s] (I)       Finished Two Level Routing ( CPU: 0.58 sec, Real: 0.59 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    665s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Finished Two level routing ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Usage: 250002 = (124962 H, 125040 V) = (0.06% H, 0.06% V) = (6.298e+05um H, 6.302e+05um V)
[12/04 17:35:07    666s] (I)       Finished Phase 1c ( CPU: 0.81 sec, Real: 0.82 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       
[12/04 17:35:07    666s] (I)       ============  Phase 1d Route ============
[12/04 17:35:07    666s] (I)       Started Phase 1d ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Started Detoured routing ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Finished Detoured routing ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Usage: 250002 = (124962 H, 125040 V) = (0.06% H, 0.06% V) = (6.298e+05um H, 6.302e+05um V)
[12/04 17:35:07    666s] (I)       Finished Phase 1d ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       
[12/04 17:35:07    666s] (I)       ============  Phase 1e Route ============
[12/04 17:35:07    666s] (I)       Started Phase 1e ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Started Route legalization ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       Usage: 250002 = (124962 H, 125040 V) = (0.06% H, 0.06% V) = (6.298e+05um H, 6.302e+05um V)
[12/04 17:35:07    666s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.260010e+06um
[12/04 17:35:07    666s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:07    666s] (I)       
[12/04 17:35:07    666s] (I)       ============  Phase 1l Route ============
[12/04 17:35:07    666s] (I)       Started Phase 1l ( Curr Mem: 5522.30 MB )
[12/04 17:35:08    666s] (I)       Started Layer assignment (1T) ( Curr Mem: 5522.30 MB )
[12/04 17:35:08    666s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5522.30 MB )
[12/04 17:35:08    666s] (I)       Finished Layer assignment (1T) ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 4200.30 MB )
[12/04 17:35:08    666s] (I)       Finished Phase 1l ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 4200.30 MB )
[12/04 17:35:08    666s] (I)       Finished Net group 1 ( CPU: 4.29 sec, Real: 4.30 sec, Curr Mem: 4200.30 MB )
[12/04 17:35:08    666s] (I)       Started Clean cong LA ( Curr Mem: 4200.30 MB )
[12/04 17:35:08    666s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4200.30 MB )
[12/04 17:35:08    666s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:35:08    666s] (I)       Layer  2:   46215067     43892       150    87595964    46994472    (65.08%) 
[12/04 17:35:08    666s] (I)       Layer  3:   52876093     53088        52    95626386    53384463    (64.17%) 
[12/04 17:35:08    667s] (I)       Layer  4:  133358113     78858        10      950503   133639932    ( 0.71%) 
[12/04 17:35:08    667s] (I)       Layer  5:  148345742     72363         1      563805   148447044    ( 0.38%) 
[12/04 17:35:08    667s] (I)       Layer  6:   33542322      5100         0       95475    33552133    ( 0.28%) 
[12/04 17:35:08    667s] (I)       Total:     414337337    253301       213   184832133   416018044    (30.76%) 
[12/04 17:35:09    667s] (I)       
[12/04 17:35:09    667s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:35:09    667s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/04 17:35:09    667s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/04 17:35:09    667s] [NR-eGR]       Layer             (1-12)           (13-24)           (25-36)           (37-48)    OverCon 
[12/04 17:35:09    667s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 17:35:09    667s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:09    667s] [NR-eGR]  metal2  (2)         3( 0.00%)         0( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:35:09    667s] [NR-eGR]  metal3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:09    667s] [NR-eGR]  metal4  (4)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:09    668s] [NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:09    668s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:09    668s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 17:35:09    668s] [NR-eGR] Total               14( 0.00%)         0( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:35:09    668s] [NR-eGR] 
[12/04 17:35:09    668s] (I)       Finished Global Routing ( CPU: 5.57 sec, Real: 5.58 sec, Curr Mem: 4200.30 MB )
[12/04 17:35:09    668s] (I)       Started Export 3D cong map ( Curr Mem: 4200.30 MB )
[12/04 17:35:09    668s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:35:10    669s] (I)       Started Export 2D cong map ( Curr Mem: 4516.19 MB )
[12/04 17:35:10    669s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:35:10    669s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:35:10    669s] (I)       Finished Export 2D cong map ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4768.89 MB )
[12/04 17:35:10    669s] (I)       Finished Export 3D cong map ( CPU: 1.53 sec, Real: 1.52 sec, Curr Mem: 4768.89 MB )
[12/04 17:35:10    669s] Early Global Route congestion estimation runtime: 13.02 seconds, mem = 4768.9M
[12/04 17:35:10    669s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:13.080, REAL:13.017, MEM:4768.9M
[12/04 17:35:10    669s] OPERPROF: Starting HotSpotCal at level 1, MEM:4768.9M
[12/04 17:35:10    669s] [hotspot] +------------+---------------+---------------+
[12/04 17:35:10    669s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:35:10    669s] [hotspot] +------------+---------------+---------------+
[12/04 17:35:11    669s] [hotspot] | normalized |          0.17 |          0.69 |
[12/04 17:35:11    669s] [hotspot] +------------+---------------+---------------+
[12/04 17:35:11    669s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)
[12/04 17:35:11    669s] [hotspot] max/total 0.17/0.69, big hotspot (>10) total 0.00
[12/04 17:35:11    670s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[12/04 17:35:11    670s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:35:11    670s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/04 17:35:11    670s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:35:11    670s] [hotspot] |  1  |  9999.60 10000.48 10160.88 10161.76 |        0.17   |
[12/04 17:35:11    670s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:35:11    670s] [hotspot] |  2  | 10241.52 10000.48 10402.80 10161.76 |        0.17   |
[12/04 17:35:11    670s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:35:11    670s] [hotspot] |  3  |  9999.60 10242.40 10160.88 10403.68 |        0.17   |
[12/04 17:35:11    670s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:35:11    670s] [hotspot] |  4  | 10241.52 10242.40 10402.80 10403.68 |        0.17   |
[12/04 17:35:11    670s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:35:11    670s] Top 4 hotspots total area: 0.69
[12/04 17:35:11    670s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.400, REAL:0.404, MEM:4768.9M
[12/04 17:35:11    670s] 
[12/04 17:35:11    670s] === incrementalPlace Internal Loop 1 ===
[12/04 17:35:11    670s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:35:11    670s] OPERPROF: Starting IPInitSPData at level 1, MEM:4768.9M
[12/04 17:35:11    670s] z: 2, totalTracks: 1
[12/04 17:35:11    670s] z: 4, totalTracks: 1
[12/04 17:35:11    670s] z: 6, totalTracks: 1
[12/04 17:35:11    670s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:35:11    670s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4768.9M
[12/04 17:35:11    670s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:4768.9M
[12/04 17:35:11    670s] OPERPROF:   Starting post-place ADS at level 2, MEM:4768.9M
[12/04 17:35:11    670s] ADSU 0.804 -> 0.804. site 16324.000 -> 16324.000. GS 40.320
[12/04 17:35:11    670s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.003, MEM:4768.9M
[12/04 17:35:11    670s] OPERPROF:   Starting spMPad at level 2, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF:     Starting spContextMPad at level 3, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4312.9M
[12/04 17:35:11    670s] no activity file in design. spp won't run.
[12/04 17:35:11    670s] [spp] 0
[12/04 17:35:11    670s] [adp] 0:1:1:3
[12/04 17:35:11    670s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:4312.9M
[12/04 17:35:11    670s] SP #FI/SF FL/PI 0/0 1674/0
[12/04 17:35:11    670s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.070, REAL:0.083, MEM:4312.9M
[12/04 17:35:11    670s] PP off. flexM 0
[12/04 17:35:11    670s] OPERPROF: Starting CDPad at level 1, MEM:4312.9M
[12/04 17:35:11    670s] 3DP is on.
[12/04 17:35:11    670s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:35:11    670s] design sh 0.118.
[12/04 17:35:11    670s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:35:11    670s] design sh 0.072.
[12/04 17:35:11    670s] CDPadU 1.114 -> 0.942. R=0.804, N=1674, GS=5.040
[12/04 17:35:11    670s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.042, MEM:4312.9M
[12/04 17:35:11    670s] OPERPROF: Starting InitSKP at level 1, MEM:4312.9M
[12/04 17:35:11    670s] no activity file in design. spp won't run.
[12/04 17:35:11    670s] no activity file in design. spp won't run.
[12/04 17:35:11    670s] 
[12/04 17:35:11    670s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:35:11    670s] TLC MultiMap info (StdDelay):
[12/04 17:35:11    670s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:35:11    670s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:35:11    670s]  Setting StdDelay to: 53.6ps
[12/04 17:35:11    670s] 
[12/04 17:35:11    670s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:35:11    670s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:35:11    670s] OPERPROF: Finished InitSKP at level 1, CPU:0.180, REAL:0.174, MEM:4314.9M
[12/04 17:35:11    670s] NP #FI/FS/SF FL/PI: 0/124/0 1674/0
[12/04 17:35:11    670s] no activity file in design. spp won't run.
[12/04 17:35:11    670s] 
[12/04 17:35:11    670s] AB Est...
[12/04 17:35:11    670s] OPERPROF: Starting npPlace at level 1, MEM:4314.9M
[12/04 17:35:11    670s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.004, MEM:4317.3M
[12/04 17:35:11    670s] Iteration  4: Skipped, with CDP Off
[12/04 17:35:11    670s] OPERPROF: Starting npPlace at level 1, MEM:4317.3M
[12/04 17:35:11    670s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/04 17:35:11    670s] No instances found in the vector
[12/04 17:35:11    670s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4317.3M, DRC: 0)
[12/04 17:35:11    670s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:35:12    670s] Iteration  5: Total net bbox = 1.241e+06 (6.20e+05 6.21e+05)
[12/04 17:35:12    670s]               Est.  stn bbox = 1.289e+06 (6.41e+05 6.48e+05)
[12/04 17:35:12    670s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 4294.8M
[12/04 17:35:12    670s] OPERPROF: Finished npPlace at level 1, CPU:0.580, REAL:0.565, MEM:4294.8M
[12/04 17:35:12    670s] no activity file in design. spp won't run.
[12/04 17:35:12    670s] NP #FI/FS/SF FL/PI: 0/124/0 1674/0
[12/04 17:35:12    670s] no activity file in design. spp won't run.
[12/04 17:35:12    670s] OPERPROF: Starting npPlace at level 1, MEM:4294.8M
[12/04 17:35:12    670s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/04 17:35:12    670s] No instances found in the vector
[12/04 17:35:12    670s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4294.8M, DRC: 0)
[12/04 17:35:12    670s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:35:12    671s] Iteration  6: Total net bbox = 1.242e+06 (6.20e+05 6.21e+05)
[12/04 17:35:12    671s]               Est.  stn bbox = 1.291e+06 (6.42e+05 6.48e+05)
[12/04 17:35:12    671s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4294.8M
[12/04 17:35:12    671s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.295, MEM:4294.8M
[12/04 17:35:12    671s] no activity file in design. spp won't run.
[12/04 17:35:12    671s] NP #FI/FS/SF FL/PI: 0/124/0 1674/0
[12/04 17:35:12    671s] no activity file in design. spp won't run.
[12/04 17:35:12    671s] OPERPROF: Starting npPlace at level 1, MEM:4294.8M
[12/04 17:35:12    671s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:35:12    671s] No instances found in the vector
[12/04 17:35:12    671s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4294.8M, DRC: 0)
[12/04 17:35:12    671s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:35:12    671s] Iteration  7: Total net bbox = 1.243e+06 (6.21e+05 6.22e+05)
[12/04 17:35:12    671s]               Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
[12/04 17:35:12    671s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4292.8M
[12/04 17:35:12    671s] OPERPROF: Finished npPlace at level 1, CPU:0.270, REAL:0.268, MEM:4292.8M
[12/04 17:35:12    671s] no activity file in design. spp won't run.
[12/04 17:35:12    671s] NP #FI/FS/SF FL/PI: 0/124/0 1674/0
[12/04 17:35:12    671s] no activity file in design. spp won't run.
[12/04 17:35:12    671s] OPERPROF: Starting npPlace at level 1, MEM:4292.8M
[12/04 17:35:12    671s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:35:12    671s] No instances found in the vector
[12/04 17:35:12    671s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4292.8M, DRC: 0)
[12/04 17:35:12    671s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:35:13    671s] Iteration  8: Total net bbox = 1.245e+06 (6.22e+05 6.23e+05)
[12/04 17:35:13    671s]               Est.  stn bbox = 1.294e+06 (6.44e+05 6.50e+05)
[12/04 17:35:13    671s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 4292.8M
[12/04 17:35:13    671s] OPERPROF: Finished npPlace at level 1, CPU:0.270, REAL:0.275, MEM:4292.8M
[12/04 17:35:13    671s] no activity file in design. spp won't run.
[12/04 17:35:13    671s] NP #FI/FS/SF FL/PI: 0/124/0 1674/0
[12/04 17:35:13    671s] no activity file in design. spp won't run.
[12/04 17:35:13    671s] OPERPROF: Starting npPlace at level 1, MEM:4292.8M
[12/04 17:35:13    671s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:35:13    671s] No instances found in the vector
[12/04 17:35:13    671s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4292.8M, DRC: 0)
[12/04 17:35:13    671s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:35:13    672s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] Iteration  9: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
[12/04 17:35:13    672s]               Est.  stn bbox = 1.296e+06 (6.45e+05 6.51e+05)
[12/04 17:35:13    672s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4292.8M
[12/04 17:35:13    672s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.252, MEM:4292.8M
[12/04 17:35:13    672s] Move report: Timing Driven Placement moves 1674 insts, mean move: 22.67 um, max move: 156.40 um 
[12/04 17:35:13    672s] 	Max move on inst (CORE/FE_OFC685_C_rst_n): (10144.44, 10302.88) --> (10193.34, 10195.38)
[12/04 17:35:13    672s] no activity file in design. spp won't run.
[12/04 17:35:13    672s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:4292.8M
[12/04 17:35:13    672s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:35:13    672s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:4292.8M
[12/04 17:35:13    672s] 
[12/04 17:35:13    672s] Finished Incremental Placement (cpu=0:00:02.0, real=0:00:02.0, mem=4292.8M)
[12/04 17:35:13    672s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:35:13    672s] Type 'man IMPSP-9025' for more detail.
[12/04 17:35:13    672s] CongRepair sets shifter mode to gplace
[12/04 17:35:13    672s] TDRefine: refinePlace mode is spiral
[12/04 17:35:13    672s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4292.8M
[12/04 17:35:13    672s] z: 2, totalTracks: 1
[12/04 17:35:13    672s] z: 4, totalTracks: 1
[12/04 17:35:13    672s] z: 6, totalTracks: 1
[12/04 17:35:13    672s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:35:13    672s] All LLGs are deleted
[12/04 17:35:13    672s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4292.8M
[12/04 17:35:13    672s] Core basic site is core_5040
[12/04 17:35:13    672s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.130, REAL:0.132, MEM:4292.8M
[12/04 17:35:13    672s] Fast DP-INIT is on for default
[12/04 17:35:13    672s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:35:13    672s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.140, REAL:0.138, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:         Starting CMU at level 5, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] 
[12/04 17:35:13    672s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:35:13    672s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.140, REAL:0.139, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:4292.8M
[12/04 17:35:13    672s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4292.8MB).
[12/04 17:35:13    672s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.141, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.141, MEM:4292.8M
[12/04 17:35:13    672s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.2
[12/04 17:35:13    672s] OPERPROF:   Starting RefinePlace at level 2, MEM:4292.8M
[12/04 17:35:13    672s] *** Starting refinePlace (0:11:12 mem=4292.8M) ***
[12/04 17:35:13    672s] Total net bbox length = 1.247e+06 (6.239e+05 6.234e+05) (ext = 1.194e+06)
[12/04 17:35:13    672s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:35:13    672s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4292.8M
[12/04 17:35:13    672s] Starting refinePlace ...
[12/04 17:35:13    672s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:35:13    672s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:35:13    672s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:35:13    672s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4292.8MB) @(0:11:12 - 0:11:12).
[12/04 17:35:13    672s] Move report: preRPlace moves 1674 insts, mean move: 1.53 um, max move: 8.95 um 
[12/04 17:35:13    672s] 	Max move on inst (CORE/map_f_reg_0__2_): (10353.81, 10249.76) --> (10347.18, 10247.44)
[12/04 17:35:13    672s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
[12/04 17:35:13    672s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:35:13    672s] Placement tweakage begins.
[12/04 17:35:13    672s] wire length = 1.259e+06
[12/04 17:35:13    672s] wire length = 1.256e+06
[12/04 17:35:13    672s] Placement tweakage ends.
[12/04 17:35:13    672s] Move report: tweak moves 492 insts, mean move: 4.63 um, max move: 16.74 um 
[12/04 17:35:13    672s] 	Max move on inst (CORE/map_f_reg_2__0_): (10311.22, 10192.00) --> (10327.96, 10192.00)
[12/04 17:35:13    672s] 
[12/04 17:35:13    672s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:35:13    672s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:35:13    672s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4292.8MB) @(0:11:12 - 0:11:12).
[12/04 17:35:13    672s] Move report: Detail placement moves 1674 insts, mean move: 2.74 um, max move: 16.81 um 
[12/04 17:35:13    672s] 	Max move on inst (CORE/map_f_reg_2__0_): (10311.42, 10191.73) --> (10327.96, 10192.00)
[12/04 17:35:13    672s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4292.8MB
[12/04 17:35:13    672s] Statistics of distance of Instance movement in refine placement:
[12/04 17:35:13    672s]   maximum (X+Y) =        16.81 um
[12/04 17:35:13    672s]   inst (CORE/map_f_reg_2__0_) with max move: (10311.4, 10191.7) -> (10328, 10192)
[12/04 17:35:13    672s]   mean    (X+Y) =         2.74 um
[12/04 17:35:13    672s] Summary Report:
[12/04 17:35:13    672s] Instances move: 1674 (out of 1674 movable)
[12/04 17:35:13    672s] Instances flipped: 0
[12/04 17:35:13    672s] Mean displacement: 2.74 um
[12/04 17:35:13    672s] Max displacement: 16.81 um (Instance: CORE/map_f_reg_2__0_) (10311.4, 10191.7) -> (10328, 10192)
[12/04 17:35:13    672s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBS
[12/04 17:35:13    672s] Total instances moved : 1674
[12/04 17:35:13    672s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.085, MEM:4292.8M
[12/04 17:35:13    672s] Total net bbox length = 1.245e+06 (6.212e+05 6.237e+05) (ext = 1.194e+06)
[12/04 17:35:13    672s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4292.8MB
[12/04 17:35:13    672s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4292.8MB) @(0:11:12 - 0:11:12).
[12/04 17:35:13    672s] *** Finished refinePlace (0:11:12 mem=4292.8M) ***
[12/04 17:35:13    672s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.2
[12/04 17:35:13    672s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.100, REAL:0.088, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.240, REAL:0.234, MEM:4292.8M
[12/04 17:35:13    672s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4292.8M
[12/04 17:35:13    672s] Starting Early Global Route congestion estimation: mem = 4292.8M
[12/04 17:35:13    672s] (I)       Started Import and model ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Create place DB ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Import place data ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Read instances and placement ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Read nets ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Create route DB ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       == Non-default Options ==
[12/04 17:35:13    672s] (I)       Maximum routing layer                              : 6
[12/04 17:35:13    672s] (I)       Number of threads                                  : 1
[12/04 17:35:13    672s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:35:13    672s] (I)       Method to set GCell size                           : row
[12/04 17:35:13    672s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:35:13    672s] (I)       Started Import route data (1T) ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       ============== Pin Summary ==============
[12/04 17:35:13    672s] (I)       +-------+--------+---------+------------+
[12/04 17:35:13    672s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:35:13    672s] (I)       +-------+--------+---------+------------+
[12/04 17:35:13    672s] (I)       |     1 |   6063 |  100.00 |        Pin |
[12/04 17:35:13    672s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:35:13    672s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:35:13    672s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:35:13    672s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:35:13    672s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:35:13    672s] (I)       +-------+--------+---------+------------+
[12/04 17:35:13    672s] (I)       Use row-based GCell size
[12/04 17:35:13    672s] (I)       Use row-based GCell align
[12/04 17:35:13    672s] (I)       GCell unit size   : 5040
[12/04 17:35:13    672s] (I)       GCell multiplier  : 1
[12/04 17:35:13    672s] (I)       GCell row height  : 5040
[12/04 17:35:13    672s] (I)       Actual row height : 5040
[12/04 17:35:13    672s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:35:13    672s] [NR-eGR] Track table information for default rule: 
[12/04 17:35:13    672s] [NR-eGR] metal1 has no routable track
[12/04 17:35:13    672s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:35:13    672s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:35:13    672s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:35:13    672s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:35:13    672s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:35:13    672s] (I)       =================== Default via ====================
[12/04 17:35:13    672s] (I)       +---+------------------+---------------------------+
[12/04 17:35:13    672s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:35:13    672s] (I)       +---+------------------+---------------------------+
[12/04 17:35:13    672s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:35:13    672s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:35:13    672s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:35:13    672s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:35:13    672s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:35:13    672s] (I)       +---+------------------+---------------------------+
[12/04 17:35:13    672s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Read routing blockages ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Read instance blockages ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] (I)       Started Read PG blockages ( Curr Mem: 4292.83 MB )
[12/04 17:35:13    672s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:35:13    672s] (I)       Finished Read PG blockages ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Started Read boundary cut boxes ( Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:35:13    672s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:35:13    672s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:35:13    672s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:35:13    672s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:35:13    672s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Started Read blackboxes ( Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:35:13    672s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Started Read prerouted ( Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:35:13    672s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Started Read unlegalized nets ( Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Started Read nets ( Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] [NR-eGR] Read numTotalNets=1776  numIgnoredNets=0
[12/04 17:35:13    672s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Started Set up via pillars ( Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4442.83 MB )
[12/04 17:35:13    672s] (I)       early_global_route_priority property id does not exist.
[12/04 17:35:13    672s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4442.83 MB )
[12/04 17:35:14    672s] (I)       Finished Initialize 3D grid graph ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4483.83 MB )
[12/04 17:35:14    672s] (I)       Model blockages into capacity
[12/04 17:35:14    672s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:35:14    672s] (I)       Started Initialize 3D capacity ( Curr Mem: 4483.83 MB )
[12/04 17:35:15    673s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:35:15    674s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:35:17    676s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:35:18    677s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:35:19    677s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:35:19    677s] (I)       Finished Initialize 3D capacity ( CPU: 5.09 sec, Real: 5.08 sec, Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       -- layer congestion ratio --
[12/04 17:35:19    677s] (I)       Layer 1 : 0.100000
[12/04 17:35:19    677s] (I)       Layer 2 : 0.700000
[12/04 17:35:19    677s] (I)       Layer 3 : 0.700000
[12/04 17:35:19    677s] (I)       Layer 4 : 0.700000
[12/04 17:35:19    677s] (I)       Layer 5 : 0.700000
[12/04 17:35:19    677s] (I)       Layer 6 : 0.700000
[12/04 17:35:19    677s] (I)       ----------------------------
[12/04 17:35:19    677s] (I)       Number of ignored nets                =      0
[12/04 17:35:19    677s] (I)       Number of connected nets              =      0
[12/04 17:35:19    677s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:35:19    677s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:35:19    677s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:35:19    677s] (I)       Finished Import route data (1T) ( CPU: 5.56 sec, Real: 5.55 sec, Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       Finished Create route DB ( CPU: 5.56 sec, Real: 5.55 sec, Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       Started Read aux data ( Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       Started Others data preparation ( Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:35:19    677s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       Started Create route kernel ( Curr Mem: 4823.83 MB )
[12/04 17:35:19    677s] (I)       Ndr track 0 does not exist
[12/04 17:35:19    678s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:35:19    678s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:35:19    678s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:35:19    678s] (I)       Site width          :   620  (dbu)
[12/04 17:35:19    678s] (I)       Row height          :  5040  (dbu)
[12/04 17:35:19    678s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:35:19    678s] (I)       GCell width         :  5040  (dbu)
[12/04 17:35:19    678s] (I)       GCell height        :  5040  (dbu)
[12/04 17:35:19    678s] (I)       Grid                :  4070  4069     6
[12/04 17:35:19    678s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:35:19    678s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:35:19    678s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:35:19    678s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:35:19    678s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:35:19    678s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:35:19    678s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:35:19    678s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:35:19    678s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:35:19    678s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:35:19    678s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:35:19    678s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:35:19    678s] (I)       --------------------------------------------------------
[12/04 17:35:19    678s] 
[12/04 17:35:19    678s] [NR-eGR] ============ Routing rule table ============
[12/04 17:35:19    678s] [NR-eGR] Rule id: 0  Nets: 1689 
[12/04 17:35:19    678s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:35:19    678s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:35:19    678s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:35:19    678s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:35:19    678s] [NR-eGR] ========================================
[12/04 17:35:19    678s] [NR-eGR] 
[12/04 17:35:19    678s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:35:19    678s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:35:19    678s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:35:19    678s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:35:19    678s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:35:19    678s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:35:19    678s] (I)       Finished Create route kernel ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       Finished Import and model ( CPU: 5.82 sec, Real: 5.82 sec, Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       Reset routing kernel
[12/04 17:35:19    678s] (I)       Started Global Routing ( Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       Started Initialization ( Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       totalPins=5889  totalGlobalPin=5564 (94.48%)
[12/04 17:35:19    678s] (I)       Finished Initialization ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       Started Net group 1 ( Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       Started Generate topology ( Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5495.16 MB )
[12/04 17:35:19    678s] (I)       total 2D Cap : 414465105 = (201281684 H, 213183421 V)
[12/04 17:35:21    680s] [NR-eGR] Layer group 1: route 1689 net(s) in layer range [2, 6]
[12/04 17:35:21    680s] (I)       
[12/04 17:35:21    680s] (I)       ============  Phase 1a Route ============
[12/04 17:35:21    680s] (I)       Started Phase 1a ( Curr Mem: 5495.16 MB )
[12/04 17:35:21    680s] (I)       Started Pattern routing (1T) ( Curr Mem: 5495.16 MB )
[12/04 17:35:21    680s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5495.16 MB )
[12/04 17:35:21    680s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5495.16 MB )
[12/04 17:35:21    680s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:35:21    680s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5495.16 MB )
[12/04 17:35:21    680s] (I)       Usage: 248676 = (124005 H, 124671 V) = (0.06% H, 0.06% V) = (6.250e+05um H, 6.283e+05um V)
[12/04 17:35:21    680s] (I)       Started Add via demand to 2D ( Curr Mem: 5495.16 MB )
[12/04 17:35:22    680s] (I)       Finished Add via demand to 2D ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       Finished Phase 1a ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       
[12/04 17:35:22    680s] (I)       ============  Phase 1b Route ============
[12/04 17:35:22    680s] (I)       Started Phase 1b ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       Usage: 248676 = (124005 H, 124671 V) = (0.06% H, 0.06% V) = (6.250e+05um H, 6.283e+05um V)
[12/04 17:35:22    680s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253327e+06um
[12/04 17:35:22    680s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:35:22    680s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:35:22    680s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       
[12/04 17:35:22    680s] (I)       ============  Phase 1c Route ============
[12/04 17:35:22    680s] (I)       Started Phase 1c ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       Started Two level routing ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    680s] (I)       Level2 Grid: 814 x 814
[12/04 17:35:22    680s] (I)       Started Two Level Routing ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Finished Two Level Routing ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Finished Two level routing ( CPU: 0.55 sec, Real: 0.54 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Usage: 248676 = (124005 H, 124671 V) = (0.06% H, 0.06% V) = (6.250e+05um H, 6.283e+05um V)
[12/04 17:35:22    681s] (I)       Finished Phase 1c ( CPU: 0.55 sec, Real: 0.54 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       
[12/04 17:35:22    681s] (I)       ============  Phase 1d Route ============
[12/04 17:35:22    681s] (I)       Started Phase 1d ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Started Detoured routing ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Usage: 248676 = (124005 H, 124671 V) = (0.06% H, 0.06% V) = (6.250e+05um H, 6.283e+05um V)
[12/04 17:35:22    681s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       
[12/04 17:35:22    681s] (I)       ============  Phase 1e Route ============
[12/04 17:35:22    681s] (I)       Started Phase 1e ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Started Route legalization ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Usage: 248676 = (124005 H, 124671 V) = (0.06% H, 0.06% V) = (6.250e+05um H, 6.283e+05um V)
[12/04 17:35:22    681s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253327e+06um
[12/04 17:35:22    681s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       
[12/04 17:35:22    681s] (I)       ============  Phase 1l Route ============
[12/04 17:35:22    681s] (I)       Started Phase 1l ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Started Layer assignment (1T) ( Curr Mem: 5747.87 MB )
[12/04 17:35:22    681s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5747.87 MB )
[12/04 17:35:23    681s] (I)       Finished Layer assignment (1T) ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 4283.87 MB )
[12/04 17:35:23    681s] (I)       Finished Phase 1l ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 4283.87 MB )
[12/04 17:35:23    681s] (I)       Finished Net group 1 ( CPU: 3.69 sec, Real: 3.70 sec, Curr Mem: 4283.87 MB )
[12/04 17:35:23    681s] (I)       Started Clean cong LA ( Curr Mem: 4283.87 MB )
[12/04 17:35:23    681s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4283.87 MB )
[12/04 17:35:23    681s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:35:23    681s] (I)       Layer  2:   46215067     44814         4    87595964    46994472    (65.08%) 
[12/04 17:35:23    681s] (I)       Layer  3:   52876093     59975         0    95626386    53384463    (64.17%) 
[12/04 17:35:23    682s] (I)       Layer  4:  133358113     82099         0      950503   133639932    ( 0.71%) 
[12/04 17:35:23    682s] (I)       Layer  5:  148345742     64546         0      563805   148447044    ( 0.38%) 
[12/04 17:35:23    682s] (I)       Layer  6:   33542322       478         0       95475    33552133    ( 0.28%) 
[12/04 17:35:23    682s] (I)       Total:     414337337    251912         4   184832133   416018044    (30.76%) 
[12/04 17:35:24    682s] (I)       
[12/04 17:35:24    682s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:35:24    682s] [NR-eGR]                        OverCon            
[12/04 17:35:24    682s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:35:24    682s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:35:24    682s] [NR-eGR] ----------------------------------------------
[12/04 17:35:24    682s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:24    682s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:35:24    682s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:24    682s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:24    683s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:24    683s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:35:24    683s] [NR-eGR] ----------------------------------------------
[12/04 17:35:24    683s] [NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[12/04 17:35:24    683s] [NR-eGR] 
[12/04 17:35:24    683s] (I)       Finished Global Routing ( CPU: 4.97 sec, Real: 4.98 sec, Curr Mem: 4283.87 MB )
[12/04 17:35:24    683s] (I)       Started Export 3D cong map ( Curr Mem: 4283.87 MB )
[12/04 17:35:24    683s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:35:25    684s] (I)       Started Export 2D cong map ( Curr Mem: 4599.76 MB )
[12/04 17:35:25    684s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:35:25    684s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:35:25    684s] (I)       Finished Export 2D cong map ( CPU: 0.27 sec, Real: 0.26 sec, Curr Mem: 4852.46 MB )
[12/04 17:35:25    684s] (I)       Finished Export 3D cong map ( CPU: 1.44 sec, Real: 1.44 sec, Curr Mem: 4852.46 MB )
[12/04 17:35:25    684s] Early Global Route congestion estimation runtime: 12.23 seconds, mem = 4852.5M
[12/04 17:35:25    684s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:12.230, REAL:12.232, MEM:4852.5M
[12/04 17:35:25    684s] OPERPROF: Starting HotSpotCal at level 1, MEM:4852.5M
[12/04 17:35:25    684s] [hotspot] +------------+---------------+---------------+
[12/04 17:35:25    684s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:35:25    684s] [hotspot] +------------+---------------+---------------+
[12/04 17:35:26    684s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:35:26    684s] [hotspot] +------------+---------------+---------------+
[12/04 17:35:26    684s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:35:26    684s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:35:26    684s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.280, MEM:4852.5M
[12/04 17:35:26    684s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4852.5M
[12/04 17:35:26    684s] Starting Early Global Route wiring: mem = 4852.5M
[12/04 17:35:26    684s] (I)       ============= Track Assignment ============
[12/04 17:35:26    684s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4852.46 MB )
[12/04 17:35:26    684s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4852.46 MB )
[12/04 17:35:26    684s] (I)       Started Track Assignment (1T) ( Curr Mem: 4852.46 MB )
[12/04 17:35:26    684s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:35:26    684s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4852.46 MB )
[12/04 17:35:26    684s] (I)       Run Multi-thread track assignment
[12/04 17:35:29    687s] (I)       Finished Track Assignment (1T) ( CPU: 2.92 sec, Real: 2.92 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Started Export ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] Started Export DB wires ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] Started Export all nets ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] Started Set wire vias ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:35:29    687s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5889
[12/04 17:35:29    687s] [NR-eGR] metal2  (2V) length: 2.151404e+05um, number of vias: 8081
[12/04 17:35:29    687s] [NR-eGR] metal3  (3H) length: 3.004832e+05um, number of vias: 1168
[12/04 17:35:29    687s] [NR-eGR] metal4  (4V) length: 4.131114e+05um, number of vias: 394
[12/04 17:35:29    687s] [NR-eGR] metal5  (5H) length: 3.253813e+05um, number of vias: 35
[12/04 17:35:29    687s] [NR-eGR] metal6  (6V) length: 2.412200e+03um, number of vias: 0
[12/04 17:35:29    687s] [NR-eGR] Total length: 1.256528e+06um, number of vias: 15567
[12/04 17:35:29    687s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:35:29    687s] [NR-eGR] Total eGR-routed clock nets wire length: 1.982639e+04um 
[12/04 17:35:29    687s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:35:29    687s] (I)       Started Update net boxes ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Started Update timing ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Started Postprocess design ( Curr Mem: 4310.46 MB )
[12/04 17:35:29    687s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4237.46 MB )
[12/04 17:35:29    687s] Early Global Route wiring runtime: 3.07 seconds, mem = 4237.5M
[12/04 17:35:29    687s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.060, REAL:3.072, MEM:4237.5M
[12/04 17:35:29    687s] 0 delay mode for cte disabled.
[12/04 17:35:29    687s] SKP cleared!
[12/04 17:35:29    687s] 
[12/04 17:35:29    687s] *** Finished incrementalPlace (cpu=0:00:31.4, real=0:00:32.0)***
[12/04 17:35:29    687s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4222.5M
[12/04 17:35:29    687s] All LLGs are deleted
[12/04 17:35:29    687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4222.5M
[12/04 17:35:29    687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4222.5M
[12/04 17:35:29    687s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.020, MEM:3870.5M
[12/04 17:35:29    687s] Start to check current routing status for nets...
[12/04 17:35:29    688s] All nets are already routed correctly.
[12/04 17:35:29    688s] End to check current routing status for nets (mem=3870.5M)
[12/04 17:35:29    688s] 
[12/04 17:35:29    688s] Creating Lib Analyzer ...
[12/04 17:35:29    688s] 
[12/04 17:35:29    688s] Trim Metal Layers:
[12/04 17:35:29    688s] LayerId::1 widthSet size::4
[12/04 17:35:29    688s] LayerId::2 widthSet size::4
[12/04 17:35:29    688s] LayerId::3 widthSet size::4
[12/04 17:35:29    688s] LayerId::4 widthSet size::4
[12/04 17:35:29    688s] LayerId::5 widthSet size::4
[12/04 17:35:29    688s] LayerId::6 widthSet size::2
[12/04 17:35:29    688s] Updating RC grid for preRoute extraction ...
[12/04 17:35:29    688s] eee: pegSigSF::1.070000
[12/04 17:35:29    688s] Initializing multi-corner capacitance tables ... 
[12/04 17:35:29    688s] Initializing multi-corner resistance tables ...
[12/04 17:35:30    688s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:35:30    688s] eee: l::2 avDens::0.075935 usedTrk::696311.252412 availTrk::9169783.619522 sigTrk::696311.252412
[12/04 17:35:30    688s] eee: l::3 avDens::0.069084 usedTrk::684850.149978 availTrk::9913297.682546 sigTrk::684850.149978
[12/04 17:35:30    688s] eee: l::4 avDens::0.020890 usedTrk::11506.537502 availTrk::550827.830107 sigTrk::11506.537502
[12/04 17:35:30    688s] eee: l::5 avDens::0.015171 usedTrk::8695.975992 availTrk::573211.567687 sigTrk::8695.975992
[12/04 17:35:30    688s] eee: l::6 avDens::0.052335 usedTrk::47.861111 availTrk::914.516129 sigTrk::47.861111
[12/04 17:35:30    689s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:35:30    689s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299733 ; uaWl: 1.000000 ; uaWlH: 0.589644 ; aWlH: 0.000000 ; Pmax: 0.921700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[12/04 17:35:30    689s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:35:30    689s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:35:30    689s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:35:30    689s] 
[12/04 17:35:31    690s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:35:32    691s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:32 mem=3876.5M
[12/04 17:35:32    691s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:32 mem=3876.5M
[12/04 17:35:32    691s] Creating Lib Analyzer, finished. 
[12/04 17:35:32    691s] Extraction called for design 'CHIP' of instances=1798 and nets=1781 using extraction engine 'preRoute' .
[12/04 17:35:32    691s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:35:32    691s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:35:32    691s] PreRoute RC Extraction called for design CHIP.
[12/04 17:35:32    691s] RC Extraction called in multi-corner(1) mode.
[12/04 17:35:32    691s] RCMode: PreRoute
[12/04 17:35:32    691s]       RC Corner Indexes            0   
[12/04 17:35:32    691s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:35:32    691s] Resistance Scaling Factor    : 1.00000 
[12/04 17:35:32    691s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:35:32    691s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:35:32    691s] Shrink Factor                : 1.00000
[12/04 17:35:32    691s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:35:32    691s] Using capacitance table file ...
[12/04 17:35:32    691s] 
[12/04 17:35:32    691s] Trim Metal Layers:
[12/04 17:35:32    691s] LayerId::1 widthSet size::4
[12/04 17:35:32    691s] LayerId::2 widthSet size::4
[12/04 17:35:32    691s] LayerId::3 widthSet size::4
[12/04 17:35:32    691s] LayerId::4 widthSet size::4
[12/04 17:35:32    691s] LayerId::5 widthSet size::4
[12/04 17:35:32    691s] LayerId::6 widthSet size::2
[12/04 17:35:32    691s] Updating RC grid for preRoute extraction ...
[12/04 17:35:32    691s] eee: pegSigSF::1.070000
[12/04 17:35:32    691s] Initializing multi-corner capacitance tables ... 
[12/04 17:35:32    691s] Initializing multi-corner resistance tables ...
[12/04 17:35:33    692s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:35:33    692s] eee: l::2 avDens::0.075935 usedTrk::696311.252412 availTrk::9169783.619522 sigTrk::696311.252412
[12/04 17:35:33    692s] eee: l::3 avDens::0.069084 usedTrk::684850.149978 availTrk::9913297.682546 sigTrk::684850.149978
[12/04 17:35:33    692s] eee: l::4 avDens::0.020890 usedTrk::11506.537502 availTrk::550827.830107 sigTrk::11506.537502
[12/04 17:35:33    692s] eee: l::5 avDens::0.015171 usedTrk::8695.975992 availTrk::573211.567687 sigTrk::8695.975992
[12/04 17:35:33    692s] eee: l::6 avDens::0.052335 usedTrk::47.861111 availTrk::914.516129 sigTrk::47.861111
[12/04 17:35:34    693s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:35:34    693s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.299733 ; uaWl: 1.000000 ; uaWlH: 0.589644 ; aWlH: 0.000000 ; Pmax: 0.921700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 77 ; 
[12/04 17:35:34    693s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3872.477M)
[12/04 17:35:34    693s] Compute RC Scale Done ...
[12/04 17:35:34    693s] **optDesign ... cpu = 0:01:35, real = 0:01:35, mem = 2576.7M, totSessionCpu=0:11:33 **
[12/04 17:35:34    693s] #################################################################################
[12/04 17:35:34    693s] # Design Stage: PreRoute
[12/04 17:35:34    693s] # Design Name: CHIP
[12/04 17:35:34    693s] # Design Mode: 90nm
[12/04 17:35:34    693s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:35:34    693s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:35:34    693s] # Signoff Settings: SI Off 
[12/04 17:35:34    693s] #################################################################################
[12/04 17:35:34    693s] Calculate delays in Single mode...
[12/04 17:35:34    693s] Topological Sorting (REAL = 0:00:00.0, MEM = 3880.0M, InitMEM = 3880.0M)
[12/04 17:35:34    693s] Start delay calculation (fullDC) (1 T). (MEM=3880.02)
[12/04 17:35:34    693s] End AAE Lib Interpolated Model. (MEM=3880.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:35:34    693s] Total number of fetched objects 1792
[12/04 17:35:34    693s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:35:34    693s] End delay calculation. (MEM=3888.44 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:35:34    693s] End delay calculation (fullDC). (MEM=3888.44 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:35:34    693s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3888.4M) ***
[12/04 17:35:35    693s] *** IncrReplace #1 [finish] : cpu/real = 0:00:37.2/0:00:37.1 (1.0), totSession cpu/real = 0:11:33.7/0:23:04.5 (0.5), mem = 3888.4M
[12/04 17:35:35    693s] 
[12/04 17:35:35    693s] =============================================================================================
[12/04 17:35:35    693s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 17:35:35    693s] =============================================================================================
[12/04 17:35:35    693s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:35:35    693s] ---------------------------------------------------------------------------------------------
[12/04 17:35:35    693s] [ ExtractRC              ]      1   0:00:01.6  (   4.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:35:35    693s] [ FullDelayCalc          ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:35:35    693s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:35    693s] [ LibAnalyzerInit        ]      1   0:00:03.5  (   9.5 % )     0:00:03.5 /  0:00:03.6    1.0
[12/04 17:35:35    693s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:35    693s] [ MISC                   ]          0:00:31.7  (  85.2 % )     0:00:31.7 /  0:00:31.7    1.0
[12/04 17:35:35    693s] ---------------------------------------------------------------------------------------------
[12/04 17:35:35    693s]  IncrReplace #1 TOTAL               0:00:37.1  ( 100.0 % )     0:00:37.1 /  0:00:37.2    1.0
[12/04 17:35:35    693s] ---------------------------------------------------------------------------------------------
[12/04 17:35:35    693s] 
[12/04 17:35:35    693s] Deleting Lib Analyzer.
[12/04 17:35:35    693s] Begin: GigaOpt DRV Optimization
[12/04 17:35:35    693s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:35:35    693s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:11:33.8/0:23:04.6 (0.5), mem = 3904.4M
[12/04 17:35:35    693s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:35:35    693s] Info: 87 io nets excluded
[12/04 17:35:35    693s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:35:35    693s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.6
[12/04 17:35:35    693s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:35:35    693s] ### Creating PhyDesignMc. totSessionCpu=0:11:34 mem=3904.4M
[12/04 17:35:35    693s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:35:35    693s] OPERPROF: Starting DPlace-Init at level 1, MEM:3904.4M
[12/04 17:35:35    693s] z: 2, totalTracks: 1
[12/04 17:35:35    693s] z: 4, totalTracks: 1
[12/04 17:35:35    693s] z: 6, totalTracks: 1
[12/04 17:35:35    693s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:35:35    693s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3904.4M
[12/04 17:35:35    693s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3904.4M
[12/04 17:35:35    693s] Core basic site is core_5040
[12/04 17:35:35    693s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3904.4M
[12/04 17:35:35    693s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.100, REAL:0.107, MEM:3904.4M
[12/04 17:35:35    693s] Fast DP-INIT is on for default
[12/04 17:35:35    693s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:35:35    693s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.114, MEM:3904.4M
[12/04 17:35:35    693s] OPERPROF:     Starting CMU at level 3, MEM:3904.4M
[12/04 17:35:35    693s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3904.4M
[12/04 17:35:35    693s] 
[12/04 17:35:35    693s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:35:35    693s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.115, MEM:3904.4M
[12/04 17:35:35    693s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3904.4M
[12/04 17:35:35    693s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3904.4M
[12/04 17:35:35    693s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3904.4MB).
[12/04 17:35:35    693s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.118, MEM:3904.4M
[12/04 17:35:35    693s] TotalInstCnt at PhyDesignMc Initialization: 1,674
[12/04 17:35:35    693s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:34 mem=3904.4M
[12/04 17:35:35    693s] ### Creating RouteCongInterface, started
[12/04 17:35:35    693s] 
[12/04 17:35:35    693s] Creating Lib Analyzer ...
[12/04 17:35:35    694s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:35:35    694s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:35:35    694s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:35:35    694s] 
[12/04 17:35:36    694s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:35:37    696s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:36 mem=3904.4M
[12/04 17:35:37    696s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:36 mem=3904.4M
[12/04 17:35:37    696s] Creating Lib Analyzer, finished. 
[12/04 17:35:39    697s] 
[12/04 17:35:39    697s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:35:39    697s] 
[12/04 17:35:39    697s] #optDebug: {0, 1.000}
[12/04 17:35:39    697s] ### Creating RouteCongInterface, finished
[12/04 17:35:39    697s] {MG  {5 0 21.5 0.401453} }
[12/04 17:35:39    697s] ### Creating LA Mngr. totSessionCpu=0:11:38 mem=3904.4M
[12/04 17:35:39    697s] ### Creating LA Mngr, finished. totSessionCpu=0:11:38 mem=3904.4M
[12/04 17:35:39    698s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3923.5M
[12/04 17:35:39    698s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3923.5M
[12/04 17:35:39    698s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:35:39    698s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:35:39    698s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:35:39    698s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:35:39    698s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:35:39    698s] Info: violation cost 123.218643 (cap = 1.937699, tran = 121.280945, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:35:39    698s] |    77|    85|    -5.81|     8|     8|    -0.61|     0|     0|     0|     0|    -5.10|  -653.90|       0|       0|       0| 80.36%|          |         |
[12/04 17:35:42    700s] Info: violation cost 112.710541 (cap = 1.510609, tran = 111.199936, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:35:42    700s] |    74|    82|    -5.12|     8|     8|    -0.46|     0|     0|     0|     0|    -5.03|  -620.96|      27|       6|       1| 83.55%| 0:00:03.0|  3947.5M|
[12/04 17:35:44    703s] Info: violation cost 111.100723 (cap = 1.510609, tran = 109.590118, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:35:44    703s] |    74|    82|    -5.12|     8|     8|    -0.46|     0|     0|     0|     0|    -5.03|  -620.24|       4|       0|       0| 84.04%| 0:00:02.0|  3947.5M|
[12/04 17:35:47    705s] Info: violation cost 111.100723 (cap = 1.510609, tran = 109.590118, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:35:47    705s] |    74|    82|    -5.12|     8|     8|    -0.46|     0|     0|     0|     0|    -5.03|  -620.24|       0|       0|       0| 84.04%| 0:00:03.0|  3947.5M|
[12/04 17:35:47    705s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] ###############################################################################
[12/04 17:35:47    705s] #
[12/04 17:35:47    705s] #  Large fanout net report:  
[12/04 17:35:47    705s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:35:47    705s] #     - current density: 84.04
[12/04 17:35:47    705s] #
[12/04 17:35:47    705s] #  List of high fanout nets:
[12/04 17:35:47    705s] #
[12/04 17:35:47    705s] ###############################################################################
[12/04 17:35:47    705s] Bottom Preferred Layer:
[12/04 17:35:47    705s]     None
[12/04 17:35:47    705s] Via Pillar Rule:
[12/04 17:35:47    705s]     None
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] =======================================================================
[12/04 17:35:47    705s]                 Reasons for remaining drv violations
[12/04 17:35:47    705s] =======================================================================
[12/04 17:35:47    705s] *info: Total 74 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] MultiBuffering failure reasons
[12/04 17:35:47    705s] ------------------------------------------------
[12/04 17:35:47    705s] *info:    74 net(s): Could not be fixed because the gain is not enough.
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] *** Finish DRV Fixing (cpu=0:00:07.7 real=0:00:08.0 mem=3947.5M) ***
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] Total-nets :: 1813, Stn-nets :: 154, ratio :: 8.49421 %
[12/04 17:35:47    705s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3928.4M
[12/04 17:35:47    705s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:3877.4M
[12/04 17:35:47    705s] TotalInstCnt at PhyDesignMc Destruction: 1,711
[12/04 17:35:47    705s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.6
[12/04 17:35:47    705s] *** DrvOpt #3 [finish] : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 0:11:45.8/0:23:16.6 (0.5), mem = 3877.4M
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] =============================================================================================
[12/04 17:35:47    705s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/04 17:35:47    705s] =============================================================================================
[12/04 17:35:47    705s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:35:47    705s] ---------------------------------------------------------------------------------------------
[12/04 17:35:47    705s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:47    705s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  18.5 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 17:35:47    705s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:47    705s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:35:47    705s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  13.5 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:35:47    705s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:47    705s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:07.7 /  0:00:07.7    1.0
[12/04 17:35:47    705s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:47    705s] [ OptEval                ]      3   0:00:07.5  (  62.8 % )     0:00:07.5 /  0:00:07.5    1.0
[12/04 17:35:47    705s] [ OptCommit              ]      3   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:35:47    705s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:35:47    705s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:35:47    705s] [ IncrDelayCalc          ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:35:47    705s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:35:47    705s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:47    705s] [ MISC                   ]          0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.2    1.0
[12/04 17:35:47    705s] ---------------------------------------------------------------------------------------------
[12/04 17:35:47    705s]  DrvOpt #3 TOTAL                    0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:12.0    1.0
[12/04 17:35:47    705s] ---------------------------------------------------------------------------------------------
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] End: GigaOpt DRV Optimization
[12/04 17:35:47    705s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:35:47    705s] **optDesign ... cpu = 0:01:48, real = 0:01:48, mem = 2623.5M, totSessionCpu=0:11:46 **
[12/04 17:35:47    705s] *** Timing NOT met, worst failing slack is -5.031
[12/04 17:35:47    705s] *** Check timing (0:00:00.0)
[12/04 17:35:47    705s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:35:47    705s] Deleting Lib Analyzer.
[12/04 17:35:47    705s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:35:47    705s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/04 17:35:47    705s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:35:47    705s] Info: 87 io nets excluded
[12/04 17:35:47    705s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:35:47    705s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:11:45.9/0:23:16.7 (0.5), mem = 3877.4M
[12/04 17:35:47    705s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.7
[12/04 17:35:47    705s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:35:47    705s] ### Creating PhyDesignMc. totSessionCpu=0:11:46 mem=3877.4M
[12/04 17:35:47    705s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:35:47    705s] OPERPROF: Starting DPlace-Init at level 1, MEM:3877.4M
[12/04 17:35:47    705s] z: 2, totalTracks: 1
[12/04 17:35:47    705s] z: 4, totalTracks: 1
[12/04 17:35:47    705s] z: 6, totalTracks: 1
[12/04 17:35:47    705s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:35:47    705s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3877.4M
[12/04 17:35:47    705s] OPERPROF:     Starting CMU at level 3, MEM:3877.4M
[12/04 17:35:47    705s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3877.4M
[12/04 17:35:47    705s] 
[12/04 17:35:47    705s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:35:47    705s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:3877.4M
[12/04 17:35:47    705s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3877.4M
[12/04 17:35:47    705s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3877.4M
[12/04 17:35:47    705s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3877.4MB).
[12/04 17:35:47    705s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3877.4M
[12/04 17:35:47    706s] TotalInstCnt at PhyDesignMc Initialization: 1,711
[12/04 17:35:47    706s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:46 mem=3877.4M
[12/04 17:35:47    706s] ### Creating RouteCongInterface, started
[12/04 17:35:47    706s] 
[12/04 17:35:47    706s] Creating Lib Analyzer ...
[12/04 17:35:47    706s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:35:47    706s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:35:47    706s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:35:47    706s] 
[12/04 17:35:48    706s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:35:49    708s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:48 mem=3877.4M
[12/04 17:35:49    708s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:48 mem=3877.4M
[12/04 17:35:49    708s] Creating Lib Analyzer, finished. 
[12/04 17:35:51    709s] 
[12/04 17:35:51    709s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:35:51    709s] 
[12/04 17:35:51    709s] #optDebug: {0, 1.000}
[12/04 17:35:51    709s] ### Creating RouteCongInterface, finished
[12/04 17:35:51    709s] {MG  {5 0 21.5 0.401453} }
[12/04 17:35:51    709s] ### Creating LA Mngr. totSessionCpu=0:11:50 mem=3877.4M
[12/04 17:35:51    709s] ### Creating LA Mngr, finished. totSessionCpu=0:11:50 mem=3877.4M
[12/04 17:35:51    710s] *info: 87 io nets excluded
[12/04 17:35:51    710s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:35:51    710s] *info: 2 clock nets excluded
[12/04 17:35:51    710s] *info: 3 no-driver nets excluded.
[12/04 17:35:51    710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.1
[12/04 17:35:51    710s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:35:51    710s] ** GigaOpt Optimizer WNS Slack -5.031 TNS Slack -620.241 Density 84.04
[12/04 17:35:51    710s] Optimizer TNS Opt
[12/04 17:35:51    710s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.031|-620.228|
|reg2reg   |-0.008|  -0.013|
|HEPG      |-0.008|  -0.013|
|All Paths |-5.031|-620.241|
+----------+------+--------+

[12/04 17:35:51    710s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3896.5M
[12/04 17:35:51    710s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3896.5M
[12/04 17:35:51    710s] Active Path Group: reg2reg  
[12/04 17:35:51    710s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:35:51    710s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:35:51    710s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:35:51    710s] |  -0.008|   -5.031|  -0.013| -620.241|   84.04%|   0:00:00.0| 3896.5M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:35:51    710s] |   0.000|   -5.031|   0.000| -620.228|   84.07%|   0:00:00.0| 3934.7M|av_func_mode_max|       NA| NA                                  |
[12/04 17:35:51    710s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3934.7M) ***
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3934.7M) ***
[12/04 17:35:51    710s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.031|-620.228|
|reg2reg   | 0.007|   0.000|
|HEPG      | 0.007|   0.000|
|All Paths |-5.031|-620.228|
+----------+------+--------+

[12/04 17:35:51    710s] ** GigaOpt Optimizer WNS Slack -5.031 TNS Slack -620.228 Density 84.07
[12/04 17:35:51    710s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.1
[12/04 17:35:51    710s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.1
[12/04 17:35:51    710s] ** GigaOpt Optimizer WNS Slack -5.031 TNS Slack -620.228 Density 84.07
[12/04 17:35:51    710s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.031|-620.228|
|reg2reg   | 0.007|   0.000|
|HEPG      | 0.007|   0.000|
|All Paths |-5.031|-620.228|
+----------+------+--------+

[12/04 17:35:51    710s] Bottom Preferred Layer:
[12/04 17:35:51    710s]     None
[12/04 17:35:51    710s] Via Pillar Rule:
[12/04 17:35:51    710s]     None
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3934.7M) ***
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.1
[12/04 17:35:51    710s] Total-nets :: 1813, Stn-nets :: 157, ratio :: 8.65968 %
[12/04 17:35:51    710s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3915.6M
[12/04 17:35:51    710s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:3870.6M
[12/04 17:35:51    710s] TotalInstCnt at PhyDesignMc Destruction: 1,711
[12/04 17:35:51    710s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.7
[12/04 17:35:51    710s] *** TnsOpt #1 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:11:50.4/0:23:21.2 (0.5), mem = 3870.6M
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] =============================================================================================
[12/04 17:35:51    710s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/04 17:35:51    710s] =============================================================================================
[12/04 17:35:51    710s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:35:51    710s] ---------------------------------------------------------------------------------------------
[12/04 17:35:51    710s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:35:51    710s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  49.5 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 17:35:51    710s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:35:51    710s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  35.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:35:51    710s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ TransformInit          ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:35:51    710s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:35:51    710s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    1.0
[12/04 17:35:51    710s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ OptEval                ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:35:51    710s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:35:51    710s] [ MISC                   ]          0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.1    1.0
[12/04 17:35:51    710s] ---------------------------------------------------------------------------------------------
[12/04 17:35:51    710s]  TnsOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 17:35:51    710s] ---------------------------------------------------------------------------------------------
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] End: GigaOpt Optimization in TNS mode
[12/04 17:35:51    710s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3870.6M
[12/04 17:35:51    710s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:3870.6M
[12/04 17:35:51    710s] **INFO: Flow update: Design is easy to close.
[12/04 17:35:51    710s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:11:50.5/0:23:21.3 (0.5), mem = 3870.6M
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] *** Start incrementalPlace ***
[12/04 17:35:51    710s] User Input Parameters:
[12/04 17:35:51    710s] - Congestion Driven    : On
[12/04 17:35:51    710s] - Timing Driven        : On
[12/04 17:35:51    710s] - Area-Violation Based : On
[12/04 17:35:51    710s] - Start Rollback Level : -5
[12/04 17:35:51    710s] - Legalized            : On
[12/04 17:35:51    710s] - Window Based         : Off
[12/04 17:35:51    710s] - eDen incr mode       : Off
[12/04 17:35:51    710s] - Small incr mode      : Off
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] no activity file in design. spp won't run.
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:35:51    710s] Deleting Lib Analyzer.
[12/04 17:35:51    710s] 
[12/04 17:35:51    710s] TimeStamp Deleting Cell Server End ...
[12/04 17:35:51    710s] No Views given, use default active views for adaptive view pruning
[12/04 17:35:51    710s] SKP will enable view:
[12/04 17:35:51    710s]   av_func_mode_max
[12/04 17:35:51    710s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3870.6M
[12/04 17:35:51    710s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:3870.6M
[12/04 17:35:51    710s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3870.6M
[12/04 17:35:51    710s] Starting Early Global Route congestion estimation: mem = 3870.6M
[12/04 17:35:51    710s] (I)       Started Import and model ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Create place DB ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Import place data ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Read instances and placement ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Read nets ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Create route DB ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       == Non-default Options ==
[12/04 17:35:51    710s] (I)       Maximum routing layer                              : 6
[12/04 17:35:51    710s] (I)       Number of threads                                  : 1
[12/04 17:35:51    710s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:35:51    710s] (I)       Method to set GCell size                           : row
[12/04 17:35:51    710s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:35:51    710s] (I)       Started Import route data (1T) ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       ============== Pin Summary ==============
[12/04 17:35:51    710s] (I)       +-------+--------+---------+------------+
[12/04 17:35:51    710s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:35:51    710s] (I)       +-------+--------+---------+------------+
[12/04 17:35:51    710s] (I)       |     1 |   6137 |  100.00 |        Pin |
[12/04 17:35:51    710s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:35:51    710s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:35:51    710s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:35:51    710s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:35:51    710s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:35:51    710s] (I)       +-------+--------+---------+------------+
[12/04 17:35:51    710s] (I)       Use row-based GCell size
[12/04 17:35:51    710s] (I)       Use row-based GCell align
[12/04 17:35:51    710s] (I)       GCell unit size   : 5040
[12/04 17:35:51    710s] (I)       GCell multiplier  : 1
[12/04 17:35:51    710s] (I)       GCell row height  : 5040
[12/04 17:35:51    710s] (I)       Actual row height : 5040
[12/04 17:35:51    710s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:35:51    710s] [NR-eGR] Track table information for default rule: 
[12/04 17:35:51    710s] [NR-eGR] metal1 has no routable track
[12/04 17:35:51    710s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:35:51    710s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:35:51    710s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:35:51    710s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:35:51    710s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:35:51    710s] (I)       =================== Default via ====================
[12/04 17:35:51    710s] (I)       +---+------------------+---------------------------+
[12/04 17:35:51    710s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:35:51    710s] (I)       +---+------------------+---------------------------+
[12/04 17:35:51    710s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:35:51    710s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:35:51    710s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:35:51    710s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:35:51    710s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:35:51    710s] (I)       +---+------------------+---------------------------+
[12/04 17:35:51    710s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Read routing blockages ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Read instance blockages ( Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3870.60 MB )
[12/04 17:35:51    710s] (I)       Started Read PG blockages ( Curr Mem: 3870.60 MB )
[12/04 17:35:52    710s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:35:52    710s] (I)       Finished Read PG blockages ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Started Read boundary cut boxes ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:35:52    710s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:35:52    710s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:35:52    710s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:35:52    710s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:35:52    710s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Started Read blackboxes ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:35:52    710s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Started Read prerouted ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:35:52    710s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Started Read unlegalized nets ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Started Read nets ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] [NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[12/04 17:35:52    710s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Started Set up via pillars ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       early_global_route_priority property id does not exist.
[12/04 17:35:52    710s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4023.10 MB )
[12/04 17:35:52    710s] (I)       Finished Initialize 3D grid graph ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 4139.10 MB )
[12/04 17:35:52    710s] (I)       Model blockages into capacity
[12/04 17:35:52    710s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:35:52    710s] (I)       Started Initialize 3D capacity ( Curr Mem: 4139.10 MB )
[12/04 17:35:53    712s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:35:54    712s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:35:55    714s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:35:57    715s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:35:57    716s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:35:57    716s] (I)       Finished Initialize 3D capacity ( CPU: 5.29 sec, Real: 5.29 sec, Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       -- layer congestion ratio --
[12/04 17:35:57    716s] (I)       Layer 1 : 0.100000
[12/04 17:35:57    716s] (I)       Layer 2 : 0.700000
[12/04 17:35:57    716s] (I)       Layer 3 : 0.700000
[12/04 17:35:57    716s] (I)       Layer 4 : 0.700000
[12/04 17:35:57    716s] (I)       Layer 5 : 0.700000
[12/04 17:35:57    716s] (I)       Layer 6 : 0.700000
[12/04 17:35:57    716s] (I)       ----------------------------
[12/04 17:35:57    716s] (I)       Number of ignored nets                =      0
[12/04 17:35:57    716s] (I)       Number of connected nets              =      0
[12/04 17:35:57    716s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:35:57    716s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:35:57    716s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:35:57    716s] (I)       Finished Import route data (1T) ( CPU: 5.83 sec, Real: 5.82 sec, Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       Finished Create route DB ( CPU: 5.83 sec, Real: 5.83 sec, Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       Started Read aux data ( Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       Started Others data preparation ( Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:35:57    716s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       Started Create route kernel ( Curr Mem: 4486.10 MB )
[12/04 17:35:57    716s] (I)       Ndr track 0 does not exist
[12/04 17:35:57    716s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:35:57    716s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:35:57    716s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:35:57    716s] (I)       Site width          :   620  (dbu)
[12/04 17:35:57    716s] (I)       Row height          :  5040  (dbu)
[12/04 17:35:57    716s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:35:57    716s] (I)       GCell width         :  5040  (dbu)
[12/04 17:35:57    716s] (I)       GCell height        :  5040  (dbu)
[12/04 17:35:57    716s] (I)       Grid                :  4070  4069     6
[12/04 17:35:57    716s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:35:57    716s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:35:57    716s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:35:57    716s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:35:57    716s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:35:57    716s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:35:57    716s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:35:57    716s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:35:57    716s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:35:57    716s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:35:57    716s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:35:57    716s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:35:57    716s] (I)       --------------------------------------------------------
[12/04 17:35:57    716s] 
[12/04 17:35:57    716s] [NR-eGR] ============ Routing rule table ============
[12/04 17:35:57    716s] [NR-eGR] Rule id: 0  Nets: 1726 
[12/04 17:35:57    716s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:35:57    716s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:35:57    716s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:35:57    716s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:35:57    716s] [NR-eGR] ========================================
[12/04 17:35:57    716s] [NR-eGR] 
[12/04 17:35:57    716s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:35:57    716s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:35:57    716s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:35:57    716s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:35:57    716s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:35:57    716s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:35:57    716s] (I)       Finished Create route kernel ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 5402.14 MB )
[12/04 17:35:57    716s] (I)       Finished Import and model ( CPU: 6.14 sec, Real: 6.13 sec, Curr Mem: 5402.14 MB )
[12/04 17:35:57    716s] (I)       Reset routing kernel
[12/04 17:35:57    716s] (I)       Started Global Routing ( Curr Mem: 5402.14 MB )
[12/04 17:35:57    716s] (I)       Started Initialization ( Curr Mem: 5402.14 MB )
[12/04 17:35:58    716s] (I)       totalPins=5963  totalGlobalPin=5630 (94.42%)
[12/04 17:35:58    716s] (I)       Finished Initialization ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 5402.14 MB )
[12/04 17:35:58    716s] (I)       Started Net group 1 ( Curr Mem: 5402.14 MB )
[12/04 17:35:58    716s] (I)       Started Generate topology ( Curr Mem: 5402.14 MB )
[12/04 17:35:58    716s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5402.14 MB )
[12/04 17:35:58    717s] (I)       total 2D Cap : 414465105 = (201281684 H, 213183421 V)
[12/04 17:35:59    718s] [NR-eGR] Layer group 1: route 1726 net(s) in layer range [2, 6]
[12/04 17:35:59    718s] (I)       
[12/04 17:35:59    718s] (I)       ============  Phase 1a Route ============
[12/04 17:35:59    718s] (I)       Started Phase 1a ( Curr Mem: 5402.14 MB )
[12/04 17:35:59    718s] (I)       Started Pattern routing (1T) ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    718s] (I)       Finished Pattern routing (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:00    718s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:00    719s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Usage: 248696 = (124025 H, 124671 V) = (0.06% H, 0.06% V) = (6.251e+05um H, 6.283e+05um V)
[12/04 17:36:00    719s] (I)       Started Add via demand to 2D ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Finished Add via demand to 2D ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Finished Phase 1a ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       
[12/04 17:36:00    719s] (I)       ============  Phase 1b Route ============
[12/04 17:36:00    719s] (I)       Started Phase 1b ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Finished Monotonic routing (1T) ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Usage: 248696 = (124025 H, 124671 V) = (0.06% H, 0.06% V) = (6.251e+05um H, 6.283e+05um V)
[12/04 17:36:00    719s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253428e+06um
[12/04 17:36:00    719s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:36:00    719s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:00    719s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       
[12/04 17:36:00    719s] (I)       ============  Phase 1c Route ============
[12/04 17:36:00    719s] (I)       Started Phase 1c ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Started Two level routing ( Curr Mem: 5402.14 MB )
[12/04 17:36:00    719s] (I)       Level2 Grid: 814 x 814
[12/04 17:36:00    719s] (I)       Started Two Level Routing ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Finished Two Level Routing ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.14 sec, Real: 0.08 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.14 sec, Real: 0.08 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Finished Two level routing ( CPU: 0.60 sec, Real: 0.53 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Usage: 248696 = (124025 H, 124671 V) = (0.06% H, 0.06% V) = (6.251e+05um H, 6.283e+05um V)
[12/04 17:36:01    719s] (I)       Finished Phase 1c ( CPU: 0.60 sec, Real: 0.53 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       
[12/04 17:36:01    719s] (I)       ============  Phase 1d Route ============
[12/04 17:36:01    719s] (I)       Started Phase 1d ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    719s] (I)       Started Detoured routing ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Usage: 248696 = (124025 H, 124671 V) = (0.06% H, 0.06% V) = (6.251e+05um H, 6.283e+05um V)
[12/04 17:36:01    720s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       
[12/04 17:36:01    720s] (I)       ============  Phase 1e Route ============
[12/04 17:36:01    720s] (I)       Started Phase 1e ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Started Route legalization ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Usage: 248696 = (124025 H, 124671 V) = (0.06% H, 0.06% V) = (6.251e+05um H, 6.283e+05um V)
[12/04 17:36:01    720s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253428e+06um
[12/04 17:36:01    720s] (I)       Finished Phase 1e ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       
[12/04 17:36:01    720s] (I)       ============  Phase 1l Route ============
[12/04 17:36:01    720s] (I)       Started Phase 1l ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Started Layer assignment (1T) ( Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 5402.14 MB )
[12/04 17:36:01    720s] (I)       Finished Layer assignment (1T) ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 4234.14 MB )
[12/04 17:36:01    720s] (I)       Finished Phase 1l ( CPU: 0.56 sec, Real: 0.57 sec, Curr Mem: 4234.14 MB )
[12/04 17:36:01    720s] (I)       Finished Net group 1 ( CPU: 3.90 sec, Real: 3.83 sec, Curr Mem: 4234.14 MB )
[12/04 17:36:01    720s] (I)       Started Clean cong LA ( Curr Mem: 4234.14 MB )
[12/04 17:36:01    720s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4234.14 MB )
[12/04 17:36:01    720s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:36:01    720s] (I)       Layer  2:   46215067     46285         4    87595964    46994472    (65.08%) 
[12/04 17:36:01    720s] (I)       Layer  3:   52876093     60313         0    95626386    53384463    (64.17%) 
[12/04 17:36:02    720s] (I)       Layer  4:  133358113     80671         0      950503   133639932    ( 0.71%) 
[12/04 17:36:02    720s] (I)       Layer  5:  148345742     64234         0      563805   148447044    ( 0.38%) 
[12/04 17:36:02    720s] (I)       Layer  6:   33542322       477         0       95475    33552133    ( 0.28%) 
[12/04 17:36:02    720s] (I)       Total:     414337337    251980         4   184832133   416018044    (30.76%) 
[12/04 17:36:02    721s] (I)       
[12/04 17:36:02    721s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:02    721s] [NR-eGR]                        OverCon            
[12/04 17:36:02    721s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:02    721s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:36:02    721s] [NR-eGR] ----------------------------------------------
[12/04 17:36:02    721s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:02    721s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:36:02    721s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:02    721s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:03    721s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:03    721s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:03    721s] [NR-eGR] ----------------------------------------------
[12/04 17:36:03    721s] [NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[12/04 17:36:03    721s] [NR-eGR] 
[12/04 17:36:03    721s] (I)       Finished Global Routing ( CPU: 5.19 sec, Real: 5.13 sec, Curr Mem: 4234.14 MB )
[12/04 17:36:03    721s] (I)       Started Export 3D cong map ( Curr Mem: 4234.14 MB )
[12/04 17:36:03    722s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:36:04    723s] (I)       Started Export 2D cong map ( Curr Mem: 4550.03 MB )
[12/04 17:36:04    723s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:04    723s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:04    723s] (I)       Finished Export 2D cong map ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 4802.73 MB )
[12/04 17:36:04    723s] (I)       Finished Export 3D cong map ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 4802.73 MB )
[12/04 17:36:04    723s] Early Global Route congestion estimation runtime: 13.08 seconds, mem = 4802.7M
[12/04 17:36:04    723s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:13.150, REAL:13.081, MEM:4802.7M
[12/04 17:36:04    723s] OPERPROF: Starting HotSpotCal at level 1, MEM:4802.7M
[12/04 17:36:04    723s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:04    723s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:36:04    723s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:05    723s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:36:05    723s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:05    723s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:36:05    723s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:36:05    723s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.280, MEM:4802.7M
[12/04 17:36:05    723s] 
[12/04 17:36:05    723s] === incrementalPlace Internal Loop 1 ===
[12/04 17:36:05    723s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:36:05    723s] OPERPROF: Starting IPInitSPData at level 1, MEM:4802.7M
[12/04 17:36:05    723s] z: 2, totalTracks: 1
[12/04 17:36:05    723s] z: 4, totalTracks: 1
[12/04 17:36:05    723s] z: 6, totalTracks: 1
[12/04 17:36:05    723s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:36:05    723s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4802.7M
[12/04 17:36:05    723s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:4802.7M
[12/04 17:36:05    723s] OPERPROF:   Starting post-place ADS at level 2, MEM:4802.7M
[12/04 17:36:05    723s] ADSU 0.841 -> 0.841. site 16324.000 -> 16324.000. GS 40.320
[12/04 17:36:05    723s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:4802.7M
[12/04 17:36:05    724s] OPERPROF:   Starting spMPad at level 2, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF:     Starting spContextMPad at level 3, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.001, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4400.7M
[12/04 17:36:05    724s] no activity file in design. spp won't run.
[12/04 17:36:05    724s] [spp] 0
[12/04 17:36:05    724s] [adp] 0:1:1:3
[12/04 17:36:05    724s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:4400.7M
[12/04 17:36:05    724s] SP #FI/SF FL/PI 0/0 1711/0
[12/04 17:36:05    724s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.100, REAL:0.095, MEM:4400.7M
[12/04 17:36:05    724s] PP off. flexM 0
[12/04 17:36:05    724s] OPERPROF: Starting CDPad at level 1, MEM:4400.7M
[12/04 17:36:05    724s] 3DP is on.
[12/04 17:36:05    724s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:36:05    724s] design sh 0.121.
[12/04 17:36:05    724s] design sh -0.000.
[12/04 17:36:05    724s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:36:05    724s] design sh 0.106.
[12/04 17:36:05    724s] CDPadU 1.019 -> 0.901. R=0.841, N=1711, GS=5.040
[12/04 17:36:05    724s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.039, MEM:4400.7M
[12/04 17:36:05    724s] OPERPROF: Starting InitSKP at level 1, MEM:4400.7M
[12/04 17:36:05    724s] no activity file in design. spp won't run.
[12/04 17:36:05    724s] no activity file in design. spp won't run.
[12/04 17:36:05    724s] 
[12/04 17:36:05    724s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:36:05    724s] TLC MultiMap info (StdDelay):
[12/04 17:36:05    724s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:36:05    724s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:36:05    724s]  Setting StdDelay to: 53.6ps
[12/04 17:36:05    724s] 
[12/04 17:36:05    724s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:36:05    724s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:36:05    724s] OPERPROF: Finished InitSKP at level 1, CPU:0.200, REAL:0.201, MEM:4402.7M
[12/04 17:36:05    724s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:36:05    724s] no activity file in design. spp won't run.
[12/04 17:36:05    724s] 
[12/04 17:36:05    724s] AB Est...
[12/04 17:36:05    724s] OPERPROF: Starting npPlace at level 1, MEM:4402.7M
[12/04 17:36:05    724s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.005, MEM:4405.2M
[12/04 17:36:05    724s] Iteration  4: Skipped, with CDP Off
[12/04 17:36:05    724s] OPERPROF: Starting npPlace at level 1, MEM:4405.2M
[12/04 17:36:05    724s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/04 17:36:05    724s] No instances found in the vector
[12/04 17:36:05    724s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4405.2M, DRC: 0)
[12/04 17:36:05    724s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:36:05    724s] Iteration  5: Total net bbox = 1.242e+06 (6.20e+05 6.21e+05)
[12/04 17:36:05    724s]               Est.  stn bbox = 1.291e+06 (6.42e+05 6.48e+05)
[12/04 17:36:05    724s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 4386.7M
[12/04 17:36:05    724s] OPERPROF: Finished npPlace at level 1, CPU:0.440, REAL:0.429, MEM:4386.7M
[12/04 17:36:05    724s] no activity file in design. spp won't run.
[12/04 17:36:05    724s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:36:05    724s] no activity file in design. spp won't run.
[12/04 17:36:06    724s] OPERPROF: Starting npPlace at level 1, MEM:4386.7M
[12/04 17:36:06    724s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/04 17:36:06    724s] No instances found in the vector
[12/04 17:36:06    724s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4386.7M, DRC: 0)
[12/04 17:36:06    724s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:36:06    725s] Iteration  6: Total net bbox = 1.242e+06 (6.21e+05 6.22e+05)
[12/04 17:36:06    725s]               Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
[12/04 17:36:06    725s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 4383.7M
[12/04 17:36:06    725s] OPERPROF: Finished npPlace at level 1, CPU:0.560, REAL:0.563, MEM:4383.7M
[12/04 17:36:06    725s] no activity file in design. spp won't run.
[12/04 17:36:06    725s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:36:06    725s] no activity file in design. spp won't run.
[12/04 17:36:06    725s] OPERPROF: Starting npPlace at level 1, MEM:4383.7M
[12/04 17:36:06    725s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:36:06    725s] No instances found in the vector
[12/04 17:36:06    725s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4383.7M, DRC: 0)
[12/04 17:36:06    725s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:36:07    725s] Iteration  7: Total net bbox = 1.243e+06 (6.21e+05 6.22e+05)
[12/04 17:36:07    725s]               Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
[12/04 17:36:07    725s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 4381.7M
[12/04 17:36:07    725s] OPERPROF: Finished npPlace at level 1, CPU:0.670, REAL:0.674, MEM:4381.7M
[12/04 17:36:07    725s] no activity file in design. spp won't run.
[12/04 17:36:07    725s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:36:07    726s] no activity file in design. spp won't run.
[12/04 17:36:07    726s] OPERPROF: Starting npPlace at level 1, MEM:4381.7M
[12/04 17:36:07    726s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:36:07    726s] No instances found in the vector
[12/04 17:36:07    726s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4381.7M, DRC: 0)
[12/04 17:36:07    726s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:36:07    726s] Iteration  8: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
[12/04 17:36:07    726s]               Est.  stn bbox = 1.295e+06 (6.45e+05 6.50e+05)
[12/04 17:36:07    726s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 4381.7M
[12/04 17:36:07    726s] OPERPROF: Finished npPlace at level 1, CPU:0.650, REAL:0.663, MEM:4381.7M
[12/04 17:36:07    726s] no activity file in design. spp won't run.
[12/04 17:36:07    726s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:36:07    726s] no activity file in design. spp won't run.
[12/04 17:36:07    726s] OPERPROF: Starting npPlace at level 1, MEM:4381.7M
[12/04 17:36:07    726s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:36:07    726s] No instances found in the vector
[12/04 17:36:07    726s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4381.7M, DRC: 0)
[12/04 17:36:07    726s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:36:08    727s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] Iteration  9: Total net bbox = 1.247e+06 (6.23e+05 6.24e+05)
[12/04 17:36:08    727s]               Est.  stn bbox = 1.296e+06 (6.45e+05 6.51e+05)
[12/04 17:36:08    727s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 4381.7M
[12/04 17:36:08    727s] OPERPROF: Finished npPlace at level 1, CPU:0.420, REAL:0.416, MEM:4381.7M
[12/04 17:36:08    727s] Move report: Timing Driven Placement moves 1711 insts, mean move: 12.29 um, max move: 60.05 um 
[12/04 17:36:08    727s] 	Max move on inst (CORE/tetrominoes_map_f_reg_3__2_): (10226.90, 10333.12) --> (10261.93, 10358.13)
[12/04 17:36:08    727s] no activity file in design. spp won't run.
[12/04 17:36:08    727s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:4381.7M
[12/04 17:36:08    727s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:36:08    727s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:4381.7M
[12/04 17:36:08    727s] 
[12/04 17:36:08    727s] Finished Incremental Placement (cpu=0:00:03.1, real=0:00:03.0, mem=4381.7M)
[12/04 17:36:08    727s] CongRepair sets shifter mode to gplace
[12/04 17:36:08    727s] TDRefine: refinePlace mode is spiral
[12/04 17:36:08    727s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4381.7M
[12/04 17:36:08    727s] z: 2, totalTracks: 1
[12/04 17:36:08    727s] z: 4, totalTracks: 1
[12/04 17:36:08    727s] z: 6, totalTracks: 1
[12/04 17:36:08    727s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:08    727s] All LLGs are deleted
[12/04 17:36:08    727s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4381.7M
[12/04 17:36:08    727s] Core basic site is core_5040
[12/04 17:36:08    727s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.120, REAL:0.115, MEM:4381.7M
[12/04 17:36:08    727s] Fast DP-INIT is on for default
[12/04 17:36:08    727s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:08    727s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.122, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:         Starting CMU at level 5, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] 
[12/04 17:36:08    727s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:08    727s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.122, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:4381.7M
[12/04 17:36:08    727s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4381.7MB).
[12/04 17:36:08    727s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.125, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.125, MEM:4381.7M
[12/04 17:36:08    727s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.3
[12/04 17:36:08    727s] OPERPROF:   Starting RefinePlace at level 2, MEM:4381.7M
[12/04 17:36:08    727s] *** Starting refinePlace (0:12:07 mem=4381.7M) ***
[12/04 17:36:08    727s] Total net bbox length = 1.248e+06 (6.242e+05 6.236e+05) (ext = 1.193e+06)
[12/04 17:36:08    727s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:08    727s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4381.7M
[12/04 17:36:08    727s] Starting refinePlace ...
[12/04 17:36:08    727s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:36:08    727s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:36:08    727s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:36:08    727s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4381.7MB) @(0:12:07 - 0:12:07).
[12/04 17:36:08    727s] Move report: preRPlace moves 1711 insts, mean move: 1.59 um, max move: 13.81 um 
[12/04 17:36:08    727s] 	Max move on inst (FE_OFC613_C_tetris_34): (10197.93, 10142.04) --> (10202.10, 10151.68)
[12/04 17:36:08    727s] 	Length: 16 sites, height: 1 rows, site name: core_5040, cell type: INV12CK
[12/04 17:36:08    727s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:36:08    727s] Placement tweakage begins.
[12/04 17:36:08    727s] wire length = 1.260e+06
[12/04 17:36:08    727s] wire length = 1.256e+06
[12/04 17:36:08    727s] Placement tweakage ends.
[12/04 17:36:08    727s] Move report: tweak moves 462 insts, mean move: 4.89 um, max move: 25.42 um 
[12/04 17:36:08    727s] 	Max move on inst (CORE/FE_OFC689_C_rst_n): (10233.72, 10267.60) --> (10208.30, 10267.60)
[12/04 17:36:08    727s] 
[12/04 17:36:08    727s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:36:08    727s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:36:08    727s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4381.7MB) @(0:12:07 - 0:12:07).
[12/04 17:36:08    727s] Move report: Detail placement moves 1711 insts, mean move: 2.77 um, max move: 26.96 um 
[12/04 17:36:08    727s] 	Max move on inst (CORE/FE_OFC689_C_rst_n): (10233.70, 10269.15) --> (10208.30, 10267.60)
[12/04 17:36:08    727s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4381.7MB
[12/04 17:36:08    727s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:08    727s]   maximum (X+Y) =        26.96 um
[12/04 17:36:08    727s]   inst (CORE/FE_OFC689_C_rst_n) with max move: (10233.7, 10269.2) -> (10208.3, 10267.6)
[12/04 17:36:08    727s]   mean    (X+Y) =         2.77 um
[12/04 17:36:08    727s] Summary Report:
[12/04 17:36:08    727s] Instances move: 1711 (out of 1711 movable)
[12/04 17:36:08    727s] Instances flipped: 0
[12/04 17:36:08    727s] Mean displacement: 2.77 um
[12/04 17:36:08    727s] Max displacement: 26.96 um (Instance: CORE/FE_OFC689_C_rst_n) (10233.7, 10269.2) -> (10208.3, 10267.6)
[12/04 17:36:08    727s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[12/04 17:36:08    727s] Total instances moved : 1711
[12/04 17:36:08    727s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.093, MEM:4381.7M
[12/04 17:36:08    727s] Total net bbox length = 1.245e+06 (6.213e+05 6.239e+05) (ext = 1.193e+06)
[12/04 17:36:08    727s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4381.7MB
[12/04 17:36:08    727s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4381.7MB) @(0:12:07 - 0:12:07).
[12/04 17:36:08    727s] *** Finished refinePlace (0:12:07 mem=4381.7M) ***
[12/04 17:36:08    727s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.3
[12/04 17:36:08    727s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.100, REAL:0.097, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.226, MEM:4381.7M
[12/04 17:36:08    727s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4381.7M
[12/04 17:36:08    727s] Starting Early Global Route congestion estimation: mem = 4381.7M
[12/04 17:36:08    727s] (I)       Started Import and model ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Create place DB ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Import place data ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Read instances and placement ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Read nets ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Create route DB ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       == Non-default Options ==
[12/04 17:36:08    727s] (I)       Maximum routing layer                              : 6
[12/04 17:36:08    727s] (I)       Number of threads                                  : 1
[12/04 17:36:08    727s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:36:08    727s] (I)       Method to set GCell size                           : row
[12/04 17:36:08    727s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:36:08    727s] (I)       Started Import route data (1T) ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       ============== Pin Summary ==============
[12/04 17:36:08    727s] (I)       +-------+--------+---------+------------+
[12/04 17:36:08    727s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:36:08    727s] (I)       +-------+--------+---------+------------+
[12/04 17:36:08    727s] (I)       |     1 |   6137 |  100.00 |        Pin |
[12/04 17:36:08    727s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:36:08    727s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:36:08    727s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:36:08    727s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:36:08    727s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:36:08    727s] (I)       +-------+--------+---------+------------+
[12/04 17:36:08    727s] (I)       Use row-based GCell size
[12/04 17:36:08    727s] (I)       Use row-based GCell align
[12/04 17:36:08    727s] (I)       GCell unit size   : 5040
[12/04 17:36:08    727s] (I)       GCell multiplier  : 1
[12/04 17:36:08    727s] (I)       GCell row height  : 5040
[12/04 17:36:08    727s] (I)       Actual row height : 5040
[12/04 17:36:08    727s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:36:08    727s] [NR-eGR] Track table information for default rule: 
[12/04 17:36:08    727s] [NR-eGR] metal1 has no routable track
[12/04 17:36:08    727s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:36:08    727s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:36:08    727s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:36:08    727s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:36:08    727s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:36:08    727s] (I)       =================== Default via ====================
[12/04 17:36:08    727s] (I)       +---+------------------+---------------------------+
[12/04 17:36:08    727s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:36:08    727s] (I)       +---+------------------+---------------------------+
[12/04 17:36:08    727s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:36:08    727s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:36:08    727s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:36:08    727s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:36:08    727s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:36:08    727s] (I)       +---+------------------+---------------------------+
[12/04 17:36:08    727s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Read routing blockages ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Read instance blockages ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] (I)       Started Read PG blockages ( Curr Mem: 4381.73 MB )
[12/04 17:36:08    727s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:36:08    727s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Started Read boundary cut boxes ( Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:36:08    727s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:36:08    727s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:36:08    727s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:36:08    727s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:36:08    727s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Started Read blackboxes ( Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:36:08    727s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Started Read prerouted ( Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:36:08    727s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Started Read unlegalized nets ( Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Started Read nets ( Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] [NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[12/04 17:36:08    727s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Started Set up via pillars ( Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:08    727s] (I)       early_global_route_priority property id does not exist.
[12/04 17:36:08    727s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4526.73 MB )
[12/04 17:36:09    727s] (I)       Finished Initialize 3D grid graph ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 4526.73 MB )
[12/04 17:36:09    727s] (I)       Model blockages into capacity
[12/04 17:36:09    727s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:36:09    727s] (I)       Started Initialize 3D capacity ( Curr Mem: 4526.73 MB )
[12/04 17:36:10    728s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:36:10    729s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:36:12    731s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:36:13    732s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:36:14    732s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:36:14    732s] (I)       Finished Initialize 3D capacity ( CPU: 5.18 sec, Real: 5.18 sec, Curr Mem: 4824.73 MB )
[12/04 17:36:14    732s] (I)       -- layer congestion ratio --
[12/04 17:36:14    732s] (I)       Layer 1 : 0.100000
[12/04 17:36:14    732s] (I)       Layer 2 : 0.700000
[12/04 17:36:14    732s] (I)       Layer 3 : 0.700000
[12/04 17:36:14    732s] (I)       Layer 4 : 0.700000
[12/04 17:36:14    732s] (I)       Layer 5 : 0.700000
[12/04 17:36:14    732s] (I)       Layer 6 : 0.700000
[12/04 17:36:14    732s] (I)       ----------------------------
[12/04 17:36:14    733s] (I)       Number of ignored nets                =      0
[12/04 17:36:14    733s] (I)       Number of connected nets              =      0
[12/04 17:36:14    733s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:36:14    733s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:36:14    733s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:36:14    733s] (I)       Finished Import route data (1T) ( CPU: 5.72 sec, Real: 5.73 sec, Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] (I)       Finished Create route DB ( CPU: 5.72 sec, Real: 5.73 sec, Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] (I)       Started Read aux data ( Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] (I)       Started Others data preparation ( Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:36:14    733s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] (I)       Started Create route kernel ( Curr Mem: 4824.73 MB )
[12/04 17:36:14    733s] (I)       Ndr track 0 does not exist
[12/04 17:36:14    733s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:36:14    733s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:36:14    733s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:36:14    733s] (I)       Site width          :   620  (dbu)
[12/04 17:36:14    733s] (I)       Row height          :  5040  (dbu)
[12/04 17:36:14    733s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:36:14    733s] (I)       GCell width         :  5040  (dbu)
[12/04 17:36:14    733s] (I)       GCell height        :  5040  (dbu)
[12/04 17:36:14    733s] (I)       Grid                :  4070  4069     6
[12/04 17:36:14    733s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:36:14    733s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:36:14    733s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:36:14    733s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:36:14    733s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:36:14    733s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:36:14    733s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:36:14    733s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:36:14    733s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:36:14    733s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:36:14    733s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:36:14    733s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:36:14    733s] (I)       --------------------------------------------------------
[12/04 17:36:14    733s] 
[12/04 17:36:14    733s] [NR-eGR] ============ Routing rule table ============
[12/04 17:36:14    733s] [NR-eGR] Rule id: 0  Nets: 1726 
[12/04 17:36:14    733s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:36:14    733s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:36:14    733s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:36:14    733s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:36:14    733s] [NR-eGR] ========================================
[12/04 17:36:14    733s] [NR-eGR] 
[12/04 17:36:14    733s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:36:14    733s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:36:14    733s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:36:14    733s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:36:14    733s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:36:14    733s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:36:14    733s] (I)       Finished Create route kernel ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       Finished Import and model ( CPU: 6.05 sec, Real: 6.05 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       Reset routing kernel
[12/04 17:36:14    733s] (I)       Started Global Routing ( Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       Started Initialization ( Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       totalPins=5963  totalGlobalPin=5635 (94.50%)
[12/04 17:36:14    733s] (I)       Finished Initialization ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       Started Net group 1 ( Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       Started Generate topology ( Curr Mem: 5488.06 MB )
[12/04 17:36:14    733s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:15    733s] (I)       total 2D Cap : 414465105 = (201281684 H, 213183421 V)
[12/04 17:36:16    735s] [NR-eGR] Layer group 1: route 1726 net(s) in layer range [2, 6]
[12/04 17:36:16    735s] (I)       
[12/04 17:36:16    735s] (I)       ============  Phase 1a Route ============
[12/04 17:36:16    735s] (I)       Started Phase 1a ( Curr Mem: 5488.06 MB )
[12/04 17:36:16    735s] (I)       Started Pattern routing (1T) ( Curr Mem: 5488.06 MB )
[12/04 17:36:16    735s] (I)       Finished Pattern routing (1T) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:16    735s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:36:17    735s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Usage: 248784 = (124094 H, 124690 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.284e+05um V)
[12/04 17:36:17    735s] (I)       Started Add via demand to 2D ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Finished Add via demand to 2D ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Finished Phase 1a ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       
[12/04 17:36:17    735s] (I)       ============  Phase 1b Route ============
[12/04 17:36:17    735s] (I)       Started Phase 1b ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Usage: 248784 = (124094 H, 124690 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.284e+05um V)
[12/04 17:36:17    735s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253871e+06um
[12/04 17:36:17    735s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:36:17    735s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:36:17    735s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       
[12/04 17:36:17    735s] (I)       ============  Phase 1c Route ============
[12/04 17:36:17    735s] (I)       Started Phase 1c ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Started Two level routing ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    735s] (I)       Level2 Grid: 814 x 814
[12/04 17:36:17    736s] (I)       Started Two Level Routing ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Finished Two Level Routing ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Finished Two level routing ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Usage: 248784 = (124094 H, 124690 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.284e+05um V)
[12/04 17:36:17    736s] (I)       Finished Phase 1c ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       
[12/04 17:36:17    736s] (I)       ============  Phase 1d Route ============
[12/04 17:36:17    736s] (I)       Started Phase 1d ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Started Detoured routing ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Usage: 248784 = (124094 H, 124690 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.284e+05um V)
[12/04 17:36:17    736s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       
[12/04 17:36:17    736s] (I)       ============  Phase 1e Route ============
[12/04 17:36:17    736s] (I)       Started Phase 1e ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Started Route legalization ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       Usage: 248784 = (124094 H, 124690 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.284e+05um V)
[12/04 17:36:17    736s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.253871e+06um
[12/04 17:36:17    736s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:17    736s] (I)       
[12/04 17:36:17    736s] (I)       ============  Phase 1l Route ============
[12/04 17:36:17    736s] (I)       Started Phase 1l ( Curr Mem: 5488.06 MB )
[12/04 17:36:18    736s] (I)       Started Layer assignment (1T) ( Curr Mem: 5488.06 MB )
[12/04 17:36:18    736s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 5488.06 MB )
[12/04 17:36:18    737s] (I)       Finished Layer assignment (1T) ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 4291.06 MB )
[12/04 17:36:18    737s] (I)       Finished Phase 1l ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 4291.06 MB )
[12/04 17:36:18    737s] (I)       Finished Net group 1 ( CPU: 3.76 sec, Real: 3.76 sec, Curr Mem: 4291.06 MB )
[12/04 17:36:18    737s] (I)       Started Clean cong LA ( Curr Mem: 4291.06 MB )
[12/04 17:36:18    737s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4291.06 MB )
[12/04 17:36:18    737s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:36:18    737s] (I)       Layer  2:   46215067     50135         4    87595964    46994472    (65.08%) 
[12/04 17:36:18    737s] (I)       Layer  3:   52876093     62424         5    95626386    53384463    (64.17%) 
[12/04 17:36:18    737s] (I)       Layer  4:  133358113     75871         0      950503   133639932    ( 0.71%) 
[12/04 17:36:18    737s] (I)       Layer  5:  148345742     62183         0      563805   148447044    ( 0.38%) 
[12/04 17:36:18    737s] (I)       Layer  6:   33542322      1431         0       95475    33552133    ( 0.28%) 
[12/04 17:36:18    737s] (I)       Total:     414337337    252044         9   184832133   416018044    (30.76%) 
[12/04 17:36:19    738s] (I)       
[12/04 17:36:19    738s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:36:19    738s] [NR-eGR]                        OverCon            
[12/04 17:36:19    738s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:36:19    738s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:36:19    738s] [NR-eGR] ----------------------------------------------
[12/04 17:36:19    738s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR]  metal3  (3)         5( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR] ----------------------------------------------
[12/04 17:36:19    738s] [NR-eGR] Total                9( 0.00%)   ( 0.00%) 
[12/04 17:36:19    738s] [NR-eGR] 
[12/04 17:36:19    738s] (I)       Finished Global Routing ( CPU: 5.02 sec, Real: 5.03 sec, Curr Mem: 4291.06 MB )
[12/04 17:36:19    738s] (I)       Started Export 3D cong map ( Curr Mem: 4291.06 MB )
[12/04 17:36:20    738s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:36:21    739s] (I)       Started Export 2D cong map ( Curr Mem: 4606.95 MB )
[12/04 17:36:21    740s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:36:21    740s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:36:21    740s] (I)       Finished Export 2D cong map ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4859.66 MB )
[12/04 17:36:21    740s] (I)       Finished Export 3D cong map ( CPU: 1.77 sec, Real: 1.76 sec, Curr Mem: 4859.66 MB )
[12/04 17:36:21    740s] Early Global Route congestion estimation runtime: 12.84 seconds, mem = 4859.7M
[12/04 17:36:21    740s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:12.840, REAL:12.836, MEM:4859.7M
[12/04 17:36:21    740s] OPERPROF: Starting HotSpotCal at level 1, MEM:4859.7M
[12/04 17:36:21    740s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:21    740s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:36:21    740s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:21    740s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:36:21    740s] [hotspot] +------------+---------------+---------------+
[12/04 17:36:21    740s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:36:21    740s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:36:21    740s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.280, MEM:4859.7M
[12/04 17:36:21    740s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4859.7M
[12/04 17:36:21    740s] Starting Early Global Route wiring: mem = 4859.7M
[12/04 17:36:21    740s] (I)       ============= Track Assignment ============
[12/04 17:36:21    740s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4859.66 MB )
[12/04 17:36:21    740s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4859.66 MB )
[12/04 17:36:21    740s] (I)       Started Track Assignment (1T) ( Curr Mem: 4859.66 MB )
[12/04 17:36:21    740s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:36:21    740s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4859.66 MB )
[12/04 17:36:21    740s] (I)       Run Multi-thread track assignment
[12/04 17:36:24    743s] (I)       Finished Track Assignment (1T) ( CPU: 2.98 sec, Real: 2.98 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Started Export ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] Started Export DB wires ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] Started Export all nets ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] Started Set wire vias ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:24    743s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5963
[12/04 17:36:24    743s] [NR-eGR] metal2  (2V) length: 2.418378e+05um, number of vias: 8180
[12/04 17:36:24    743s] [NR-eGR] metal3  (3H) length: 3.126881e+05um, number of vias: 1165
[12/04 17:36:24    743s] [NR-eGR] metal4  (4V) length: 3.817296e+05um, number of vias: 387
[12/04 17:36:24    743s] [NR-eGR] metal5  (5H) length: 3.133910e+05um, number of vias: 36
[12/04 17:36:24    743s] [NR-eGR] metal6  (6V) length: 7.207200e+03um, number of vias: 0
[12/04 17:36:24    743s] [NR-eGR] Total length: 1.256854e+06um, number of vias: 15731
[12/04 17:36:24    743s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:24    743s] [NR-eGR] Total eGR-routed clock nets wire length: 1.984419e+04um 
[12/04 17:36:24    743s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:36:24    743s] (I)       Started Update net boxes ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Started Update timing ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Started Postprocess design ( Curr Mem: 4310.66 MB )
[12/04 17:36:24    743s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4277.66 MB )
[12/04 17:36:24    743s] Early Global Route wiring runtime: 3.15 seconds, mem = 4277.7M
[12/04 17:36:24    743s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.150, REAL:3.151, MEM:4277.7M
[12/04 17:36:24    743s] 0 delay mode for cte disabled.
[12/04 17:36:24    743s] SKP cleared!
[12/04 17:36:24    743s] 
[12/04 17:36:24    743s] *** Finished incrementalPlace (cpu=0:00:33.1, real=0:00:33.0)***
[12/04 17:36:24    743s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4262.7M
[12/04 17:36:24    743s] All LLGs are deleted
[12/04 17:36:24    743s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4262.7M
[12/04 17:36:24    743s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4262.7M
[12/04 17:36:24    743s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.025, MEM:3917.7M
[12/04 17:36:24    743s] Start to check current routing status for nets...
[12/04 17:36:24    743s] All nets are already routed correctly.
[12/04 17:36:24    743s] End to check current routing status for nets (mem=3917.7M)
[12/04 17:36:24    743s] 
[12/04 17:36:24    743s] Creating Lib Analyzer ...
[12/04 17:36:24    743s] 
[12/04 17:36:24    743s] Trim Metal Layers:
[12/04 17:36:25    743s] LayerId::1 widthSet size::4
[12/04 17:36:25    743s] LayerId::2 widthSet size::4
[12/04 17:36:25    743s] LayerId::3 widthSet size::4
[12/04 17:36:25    743s] LayerId::4 widthSet size::4
[12/04 17:36:25    743s] LayerId::5 widthSet size::4
[12/04 17:36:25    743s] LayerId::6 widthSet size::2
[12/04 17:36:25    743s] Updating RC grid for preRoute extraction ...
[12/04 17:36:25    743s] eee: pegSigSF::1.070000
[12/04 17:36:25    743s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:25    743s] Initializing multi-corner resistance tables ...
[12/04 17:36:25    744s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:36:25    744s] eee: l::2 avDens::0.075843 usedTrk::696840.963524 availTrk::9187956.307338 sigTrk::696840.963524
[12/04 17:36:25    744s] eee: l::3 avDens::0.069086 usedTrk::685092.311284 availTrk::9916448.292373 sigTrk::685092.311284
[12/04 17:36:25    744s] eee: l::4 avDens::0.020828 usedTrk::10883.881944 availTrk::522552.307161 sigTrk::10883.881944
[12/04 17:36:25    744s] eee: l::5 avDens::0.014916 usedTrk::8458.073609 availTrk::567034.556867 sigTrk::8458.073609
[12/04 17:36:25    744s] eee: l::6 avDens::0.048528 usedTrk::143.000000 availTrk::2946.774194 sigTrk::143.000000
[12/04 17:36:26    745s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:36:26    745s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309363 ; uaWl: 1.000000 ; uaWlH: 0.558798 ; aWlH: 0.000000 ; Pmax: 0.916300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[12/04 17:36:26    745s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:36:26    745s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:36:26    745s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:36:26    745s] 
[12/04 17:36:27    746s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:36:28    747s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:27 mem=3923.7M
[12/04 17:36:28    747s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:27 mem=3923.7M
[12/04 17:36:28    747s] Creating Lib Analyzer, finished. 
[12/04 17:36:28    747s] Extraction called for design 'CHIP' of instances=1835 and nets=1818 using extraction engine 'preRoute' .
[12/04 17:36:28    747s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:36:28    747s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:36:28    747s] PreRoute RC Extraction called for design CHIP.
[12/04 17:36:28    747s] RC Extraction called in multi-corner(1) mode.
[12/04 17:36:28    747s] RCMode: PreRoute
[12/04 17:36:28    747s]       RC Corner Indexes            0   
[12/04 17:36:28    747s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:36:28    747s] Resistance Scaling Factor    : 1.00000 
[12/04 17:36:28    747s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:36:28    747s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:36:28    747s] Shrink Factor                : 1.00000
[12/04 17:36:28    747s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:36:28    747s] Using capacitance table file ...
[12/04 17:36:28    747s] 
[12/04 17:36:28    747s] Trim Metal Layers:
[12/04 17:36:28    747s] LayerId::1 widthSet size::4
[12/04 17:36:28    747s] LayerId::2 widthSet size::4
[12/04 17:36:28    747s] LayerId::3 widthSet size::4
[12/04 17:36:28    747s] LayerId::4 widthSet size::4
[12/04 17:36:28    747s] LayerId::5 widthSet size::4
[12/04 17:36:28    747s] LayerId::6 widthSet size::2
[12/04 17:36:28    747s] Updating RC grid for preRoute extraction ...
[12/04 17:36:28    747s] eee: pegSigSF::1.070000
[12/04 17:36:28    747s] Initializing multi-corner capacitance tables ... 
[12/04 17:36:28    747s] Initializing multi-corner resistance tables ...
[12/04 17:36:29    748s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:36:29    748s] eee: l::2 avDens::0.075843 usedTrk::696840.963524 availTrk::9187956.307338 sigTrk::696840.963524
[12/04 17:36:29    748s] eee: l::3 avDens::0.069086 usedTrk::685092.311284 availTrk::9916448.292373 sigTrk::685092.311284
[12/04 17:36:29    748s] eee: l::4 avDens::0.020828 usedTrk::10883.881944 availTrk::522552.307161 sigTrk::10883.881944
[12/04 17:36:29    748s] eee: l::5 avDens::0.014916 usedTrk::8458.073609 availTrk::567034.556867 sigTrk::8458.073609
[12/04 17:36:29    748s] eee: l::6 avDens::0.048528 usedTrk::143.000000 availTrk::2946.774194 sigTrk::143.000000
[12/04 17:36:30    748s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:36:30    748s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309363 ; uaWl: 1.000000 ; uaWlH: 0.558798 ; aWlH: 0.000000 ; Pmax: 0.916300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[12/04 17:36:30    748s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3917.672M)
[12/04 17:36:30    749s] Compute RC Scale Done ...
[12/04 17:36:30    749s] **optDesign ... cpu = 0:02:31, real = 0:02:31, mem = 2585.5M, totSessionCpu=0:12:29 **
[12/04 17:36:30    749s] #################################################################################
[12/04 17:36:30    749s] # Design Stage: PreRoute
[12/04 17:36:30    749s] # Design Name: CHIP
[12/04 17:36:30    749s] # Design Mode: 90nm
[12/04 17:36:30    749s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:36:30    749s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:36:30    749s] # Signoff Settings: SI Off 
[12/04 17:36:30    749s] #################################################################################
[12/04 17:36:30    749s] Calculate delays in Single mode...
[12/04 17:36:30    749s] Topological Sorting (REAL = 0:00:00.0, MEM = 3925.2M, InitMEM = 3925.2M)
[12/04 17:36:30    749s] Start delay calculation (fullDC) (1 T). (MEM=3925.21)
[12/04 17:36:30    749s] End AAE Lib Interpolated Model. (MEM=3925.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:30    749s] Total number of fetched objects 1829
[12/04 17:36:30    749s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:36:30    749s] End delay calculation. (MEM=3940.9 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:36:30    749s] End delay calculation (fullDC). (MEM=3940.9 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:36:30    749s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3940.9M) ***
[12/04 17:36:30    749s] *** IncrReplace #2 [finish] : cpu/real = 0:00:39.0/0:00:39.0 (1.0), totSession cpu/real = 0:12:29.5/0:24:00.2 (0.5), mem = 3940.9M
[12/04 17:36:30    749s] 
[12/04 17:36:30    749s] =============================================================================================
[12/04 17:36:30    749s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[12/04 17:36:30    749s] =============================================================================================
[12/04 17:36:30    749s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:36:30    749s] ---------------------------------------------------------------------------------------------
[12/04 17:36:30    749s] [ ExtractRC              ]      1   0:00:01.6  (   4.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:36:30    749s] [ FullDelayCalc          ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:36:30    749s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:30    749s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   9.3 % )     0:00:03.6 /  0:00:03.6    1.0
[12/04 17:36:30    749s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:30    749s] [ MISC                   ]          0:00:33.4  (  85.7 % )     0:00:33.4 /  0:00:33.4    1.0
[12/04 17:36:30    749s] ---------------------------------------------------------------------------------------------
[12/04 17:36:30    749s]  IncrReplace #2 TOTAL               0:00:39.0  ( 100.0 % )     0:00:39.0 /  0:00:39.0    1.0
[12/04 17:36:30    749s] ---------------------------------------------------------------------------------------------
[12/04 17:36:30    749s] 
[12/04 17:36:30    749s] Deleting Lib Analyzer.
[12/04 17:36:30    749s] Begin: GigaOpt DRV Optimization
[12/04 17:36:30    749s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[12/04 17:36:30    749s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:12:29.5/0:24:00.3 (0.5), mem = 3956.9M
[12/04 17:36:30    749s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:36:30    749s] Info: 87 io nets excluded
[12/04 17:36:30    749s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:36:30    749s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.8
[12/04 17:36:30    749s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:36:30    749s] ### Creating PhyDesignMc. totSessionCpu=0:12:30 mem=3956.9M
[12/04 17:36:30    749s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:36:30    749s] OPERPROF: Starting DPlace-Init at level 1, MEM:3956.9M
[12/04 17:36:30    749s] z: 2, totalTracks: 1
[12/04 17:36:30    749s] z: 4, totalTracks: 1
[12/04 17:36:30    749s] z: 6, totalTracks: 1
[12/04 17:36:30    749s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:36:30    749s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3956.9M
[12/04 17:36:30    749s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3956.9M
[12/04 17:36:30    749s] Core basic site is core_5040
[12/04 17:36:30    749s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3956.9M
[12/04 17:36:30    749s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.110, REAL:0.110, MEM:3956.9M
[12/04 17:36:30    749s] Fast DP-INIT is on for default
[12/04 17:36:30    749s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:36:30    749s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.117, MEM:3956.9M
[12/04 17:36:30    749s] OPERPROF:     Starting CMU at level 3, MEM:3956.9M
[12/04 17:36:30    749s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3956.9M
[12/04 17:36:30    749s] 
[12/04 17:36:30    749s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:30    749s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:3956.9M
[12/04 17:36:30    749s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3956.9M
[12/04 17:36:30    749s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3956.9M
[12/04 17:36:30    749s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3956.9MB).
[12/04 17:36:30    749s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.121, MEM:3956.9M
[12/04 17:36:30    749s] TotalInstCnt at PhyDesignMc Initialization: 1,711
[12/04 17:36:30    749s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:30 mem=3956.9M
[12/04 17:36:30    749s] ### Creating RouteCongInterface, started
[12/04 17:36:30    749s] 
[12/04 17:36:30    749s] Creating Lib Analyzer ...
[12/04 17:36:31    749s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:36:31    749s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:36:31    749s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:36:31    749s] 
[12/04 17:36:31    750s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:36:33    751s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:32 mem=3956.9M
[12/04 17:36:33    752s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:32 mem=3956.9M
[12/04 17:36:33    752s] Creating Lib Analyzer, finished. 
[12/04 17:36:34    753s] 
[12/04 17:36:34    753s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:36:34    753s] 
[12/04 17:36:34    753s] #optDebug: {0, 1.000}
[12/04 17:36:34    753s] ### Creating RouteCongInterface, finished
[12/04 17:36:34    753s] {MG  {5 0 21.5 0.401453} }
[12/04 17:36:34    753s] ### Creating LA Mngr. totSessionCpu=0:12:34 mem=3956.9M
[12/04 17:36:34    753s] ### Creating LA Mngr, finished. totSessionCpu=0:12:34 mem=3956.9M
[12/04 17:36:34    753s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3976.0M
[12/04 17:36:34    753s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3976.0M
[12/04 17:36:34    753s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:36:34    753s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:36:34    753s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:36:34    753s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:36:34    753s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:36:34    753s] Info: violation cost 197.607040 (cap = 4.465803, tran = 193.141266, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:36:34    753s] |    82|    90|    -6.25|     8|     8|    -0.90|     0|     0|     0|     0|    -5.05|  -729.28|       0|       0|       0| 84.07%|          |         |
[12/04 17:36:38    757s] Info: violation cost 183.015839 (cap = 3.851437, tran = 179.164444, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:36:38    757s] |    82|    90|    -5.71|     8|     8|    -0.74|     0|     0|     0|     0|    -5.02|  -638.74|      14|      30|      10| 86.51%| 0:00:04.0|  3992.0M|
[12/04 17:36:42    761s] Info: violation cost 180.547195 (cap = 3.851437, tran = 176.695801, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:36:42    761s] |    82|    90|    -5.71|     8|     8|    -0.74|     0|     0|     0|     0|    -5.02|  -637.45|       3|       4|       8| 87.26%| 0:00:04.0|  3992.0M|
[12/04 17:36:46    764s] Info: violation cost 180.547195 (cap = 3.851437, tran = 176.695801, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:36:46    764s] |    82|    90|    -5.71|     8|     8|    -0.74|     0|     0|     0|     0|    -5.02|  -637.45|       0|       0|       0| 87.26%| 0:00:04.0|  3992.0M|
[12/04 17:36:46    764s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] ###############################################################################
[12/04 17:36:46    764s] #
[12/04 17:36:46    764s] #  Large fanout net report:  
[12/04 17:36:46    764s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:36:46    764s] #     - current density: 87.26
[12/04 17:36:46    764s] #
[12/04 17:36:46    764s] #  List of high fanout nets:
[12/04 17:36:46    764s] #
[12/04 17:36:46    764s] ###############################################################################
[12/04 17:36:46    764s] Bottom Preferred Layer:
[12/04 17:36:46    764s]     None
[12/04 17:36:46    764s] Via Pillar Rule:
[12/04 17:36:46    764s]     None
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] =======================================================================
[12/04 17:36:46    764s]                 Reasons for remaining drv violations
[12/04 17:36:46    764s] =======================================================================
[12/04 17:36:46    764s] *info: Total 82 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] MultiBuffering failure reasons
[12/04 17:36:46    764s] ------------------------------------------------
[12/04 17:36:46    764s] *info:    82 net(s): Could not be fixed because the gain is not enough.
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] *** Finish DRV Fixing (cpu=0:00:11.1 real=0:00:12.0 mem=3992.0M) ***
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3992.0M
[12/04 17:36:46    764s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:       Starting CMU at level 4, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3983.0M
[12/04 17:36:46    764s] TDRefine: refinePlace mode is spiral
[12/04 17:36:46    764s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.4
[12/04 17:36:46    764s] OPERPROF: Starting RefinePlace at level 1, MEM:3983.0M
[12/04 17:36:46    764s] *** Starting refinePlace (0:12:45 mem=3983.0M) ***
[12/04 17:36:46    764s] Total net bbox length = 1.245e+06 (6.214e+05 6.239e+05) (ext = 1.193e+06)
[12/04 17:36:46    764s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:46    764s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3983.0M
[12/04 17:36:46    764s] Starting refinePlace ...
[12/04 17:36:46    764s] One DDP V2 for no tweak run.
[12/04 17:36:46    764s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:36:46    764s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:36:46    764s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:36:46    764s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3983.0MB) @(0:12:45 - 0:12:45).
[12/04 17:36:46    764s] Move report: preRPlace moves 486 insts, mean move: 7.38 um, max move: 37.28 um 
[12/04 17:36:46    764s] 	Max move on inst (FE_OFC735_C_tetris_53): (10140.72, 10146.64) --> (10172.96, 10151.68)
[12/04 17:36:46    764s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
[12/04 17:36:46    764s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:36:46    764s] 
[12/04 17:36:46    764s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:36:46    764s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:36:46    764s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3983.0MB) @(0:12:45 - 0:12:45).
[12/04 17:36:46    764s] Move report: Detail placement moves 486 insts, mean move: 7.38 um, max move: 37.28 um 
[12/04 17:36:46    764s] 	Max move on inst (FE_OFC735_C_tetris_53): (10140.72, 10146.64) --> (10172.96, 10151.68)
[12/04 17:36:46    764s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3983.0MB
[12/04 17:36:46    764s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:46    764s]   maximum (X+Y) =        37.28 um
[12/04 17:36:46    764s]   inst (FE_OFC735_C_tetris_53) with max move: (10140.7, 10146.6) -> (10173, 10151.7)
[12/04 17:36:46    764s]   mean    (X+Y) =         7.38 um
[12/04 17:36:46    764s] Summary Report:
[12/04 17:36:46    764s] Instances move: 486 (out of 1762 movable)
[12/04 17:36:46    764s] Instances flipped: 0
[12/04 17:36:46    764s] Mean displacement: 7.38 um
[12/04 17:36:46    764s] Max displacement: 37.28 um (Instance: FE_OFC735_C_tetris_53) (10140.7, 10146.6) -> (10173, 10151.7)
[12/04 17:36:46    764s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
[12/04 17:36:46    764s] Total instances moved : 486
[12/04 17:36:46    764s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.026, MEM:3983.0M
[12/04 17:36:46    764s] Total net bbox length = 1.247e+06 (6.229e+05 6.243e+05) (ext = 1.193e+06)
[12/04 17:36:46    764s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3983.0MB
[12/04 17:36:46    764s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3983.0MB) @(0:12:45 - 0:12:45).
[12/04 17:36:46    764s] *** Finished refinePlace (0:12:45 mem=3983.0M) ***
[12/04 17:36:46    764s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.4
[12/04 17:36:46    764s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.030, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3983.0M
[12/04 17:36:46    764s] *** maximum move = 37.28 um ***
[12/04 17:36:46    764s] *** Finished re-routing un-routed nets (3983.0M) ***
[12/04 17:36:46    764s] OPERPROF: Starting DPlace-Init at level 1, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Starting CMU at level 3, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3983.0M
[12/04 17:36:46    764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:3983.0M
[12/04 17:36:46    765s] 
[12/04 17:36:46    765s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3983.0M) ***
[12/04 17:36:46    765s] Total-nets :: 1864, Stn-nets :: 168, ratio :: 9.01288 %
[12/04 17:36:46    765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3963.9M
[12/04 17:36:46    765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:3920.9M
[12/04 17:36:46    765s] TotalInstCnt at PhyDesignMc Destruction: 1,762
[12/04 17:36:46    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.8
[12/04 17:36:46    765s] *** DrvOpt #4 [finish] : cpu/real = 0:00:15.6/0:00:15.5 (1.0), totSession cpu/real = 0:12:45.1/0:24:15.8 (0.5), mem = 3920.9M
[12/04 17:36:46    765s] 
[12/04 17:36:46    765s] =============================================================================================
[12/04 17:36:46    765s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/04 17:36:46    765s] =============================================================================================
[12/04 17:36:46    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:36:46    765s] ---------------------------------------------------------------------------------------------
[12/04 17:36:46    765s] [ RefinePlace            ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:36:46    765s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:36:46    765s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  14.3 % )     0:00:02.2 /  0:00:02.3    1.0
[12/04 17:36:46    765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:46    765s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:36:46    765s] [ RouteCongInterfaceInit ]      1   0:00:01.5  (   9.8 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:36:46    765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:46    765s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:11.1 /  0:00:11.1    1.0
[12/04 17:36:46    765s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:46    765s] [ OptEval                ]      3   0:00:10.9  (  70.4 % )     0:00:10.9 /  0:00:11.0    1.0
[12/04 17:36:46    765s] [ OptCommit              ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:36:46    765s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:46    765s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:36:46    765s] [ IncrDelayCalc          ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:36:46    765s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:36:46    765s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:46    765s] [ MISC                   ]          0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:36:46    765s] ---------------------------------------------------------------------------------------------
[12/04 17:36:46    765s]  DrvOpt #4 TOTAL                    0:00:15.5  ( 100.0 % )     0:00:15.5 /  0:00:15.6    1.0
[12/04 17:36:46    765s] ---------------------------------------------------------------------------------------------
[12/04 17:36:46    765s] 
[12/04 17:36:46    765s] End: GigaOpt DRV Optimization
[12/04 17:36:46    765s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:36:46    765s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3920.9M
[12/04 17:36:46    765s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:3920.9M
[12/04 17:36:46    765s] 
------------------------------------------------------------------
     Summary (cpu=0.26min real=0.27min mem=3920.9M)
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.017  |  0.000  | -5.017  |
|           TNS (ns):|-637.461 |  0.000  |-637.461 |
|    Violating Paths:|   364   |    0    |   364   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.474   |      8 (8)       |
|   max_tran     |     74 (81)      |   -5.098   |     74 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:36:46    765s] Density: 87.264%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:47, real = 0:02:47, mem = 2632.1M, totSessionCpu=0:12:45 **
[12/04 17:36:46    765s] *** Timing NOT met, worst failing slack is -5.017
[12/04 17:36:46    765s] *** Check timing (0:00:00.0)
[12/04 17:36:46    765s] Deleting Lib Analyzer.
[12/04 17:36:46    765s] Begin: GigaOpt Optimization in WNS mode
[12/04 17:36:46    765s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 17:36:46    765s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:36:46    765s] Info: 87 io nets excluded
[12/04 17:36:46    765s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:36:46    765s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:12:45.2/0:24:15.9 (0.5), mem = 3919.9M
[12/04 17:36:46    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.9
[12/04 17:36:46    765s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:36:46    765s] ### Creating PhyDesignMc. totSessionCpu=0:12:45 mem=3919.9M
[12/04 17:36:46    765s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:36:46    765s] OPERPROF: Starting DPlace-Init at level 1, MEM:3919.9M
[12/04 17:36:46    765s] z: 2, totalTracks: 1
[12/04 17:36:46    765s] z: 4, totalTracks: 1
[12/04 17:36:46    765s] z: 6, totalTracks: 1
[12/04 17:36:46    765s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:46    765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3919.9M
[12/04 17:36:46    765s] OPERPROF:     Starting CMU at level 3, MEM:3919.9M
[12/04 17:36:46    765s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3919.9M
[12/04 17:36:46    765s] 
[12/04 17:36:46    765s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:46    765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3919.9M
[12/04 17:36:46    765s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3919.9M
[12/04 17:36:46    765s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3919.9M
[12/04 17:36:46    765s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3919.9MB).
[12/04 17:36:46    765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3919.9M
[12/04 17:36:46    765s] TotalInstCnt at PhyDesignMc Initialization: 1,762
[12/04 17:36:46    765s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:45 mem=3919.9M
[12/04 17:36:46    765s] ### Creating RouteCongInterface, started
[12/04 17:36:46    765s] 
[12/04 17:36:46    765s] Creating Lib Analyzer ...
[12/04 17:36:46    765s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:36:46    765s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:36:46    765s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:36:46    765s] 
[12/04 17:36:47    766s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:36:48    767s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:48 mem=3919.9M
[12/04 17:36:48    767s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:48 mem=3919.9M
[12/04 17:36:48    767s] Creating Lib Analyzer, finished. 
[12/04 17:36:50    769s] 
[12/04 17:36:50    769s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:36:50    769s] 
[12/04 17:36:50    769s] #optDebug: {0, 1.000}
[12/04 17:36:50    769s] ### Creating RouteCongInterface, finished
[12/04 17:36:50    769s] {MG  {5 0 21.5 0.401453} }
[12/04 17:36:50    769s] ### Creating LA Mngr. totSessionCpu=0:12:49 mem=3919.9M
[12/04 17:36:50    769s] ### Creating LA Mngr, finished. totSessionCpu=0:12:49 mem=3919.9M
[12/04 17:36:50    769s] *info: 87 io nets excluded
[12/04 17:36:50    769s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:36:50    769s] *info: 2 clock nets excluded
[12/04 17:36:50    769s] *info: 3 no-driver nets excluded.
[12/04 17:36:50    769s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.2
[12/04 17:36:50    769s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:36:50    769s] ** GigaOpt Optimizer WNS Slack -5.017 TNS Slack -637.461 Density 87.26
[12/04 17:36:50    769s] Optimizer WNS Pass 0
[12/04 17:36:50    769s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-5.017|-637.461|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-5.017|-637.461|
+----------+------+--------+

[12/04 17:36:50    769s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3939.0M
[12/04 17:36:50    769s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3939.0M
[12/04 17:36:50    769s] Active Path Group: reg2reg  
[12/04 17:36:50    769s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:50    769s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:36:50    769s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:50    769s] |   0.000|   -5.017|   0.000| -637.461|   87.26%|   0:00:00.0| 3939.0M|av_func_mode_max|  reg2reg| CORE/map_f_reg_2__2_/D              |
[12/04 17:36:51    770s] |   0.036|   -5.017|   0.000| -637.461|   87.59%|   0:00:01.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:36:51    770s] |   0.053|   -5.017|   0.000| -637.461|   87.72%|   0:00:00.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:36:53    771s] |   0.060|   -5.017|   0.000| -637.461|   87.83%|   0:00:02.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:36:53    771s] |   0.060|   -5.017|   0.000| -637.461|   87.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:36:53    771s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:53    771s] 
[12/04 17:36:53    771s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:03.0 mem=3985.1M) ***
[12/04 17:36:53    771s] Active Path Group: default 
[12/04 17:36:53    771s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:53    771s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:36:53    771s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:53    771s] |  -5.017|   -5.017|-637.461| -637.461|   87.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:36:53    771s] |  -4.920|   -4.920|-637.300| -637.300|   87.81%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:36:53    771s] |  -4.858|   -4.858|-637.238| -637.238|   87.75%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:36:53    772s] |  -4.836|   -4.836|-637.177| -637.177|   87.61%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:36:53    772s] |  -4.790|   -4.790|-634.469| -634.469|   87.61%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:36:53    772s] |  -4.757|   -4.757|-631.969| -631.969|   87.61%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:36:53    772s] |  -4.695|   -4.695|-631.749| -631.749|   87.53%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:54    772s] |  -4.672|   -4.672|-631.617| -631.617|   87.51%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[26]                          |
[12/04 17:36:54    772s] |  -4.609|   -4.609|-629.071| -629.071|   87.51%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:36:54    772s] |  -4.562|   -4.562|-628.879| -628.879|   87.26%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:54    773s] |  -4.534|   -4.534|-628.752| -628.752|   87.25%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:36:54    773s] |  -4.499|   -4.499|-626.440| -626.440|   87.25%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:36:54    773s] |  -4.462|   -4.462|-626.107| -626.107|   87.22%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:36:54    773s] |  -4.416|   -4.416|-626.037| -626.037|   87.16%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:54    773s] |  -4.396|   -4.396|-626.005| -626.005|   87.15%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:54    773s] |  -4.366|   -4.366|-625.945| -625.945|   87.15%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:36:54    773s] |  -4.338|   -4.338|-625.426| -625.426|   86.73%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[25]                          |
[12/04 17:36:54    773s] |  -4.302|   -4.302|-625.229| -625.229|   86.35%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:36:55    773s] |  -4.274|   -4.274|-624.927| -624.927|   86.21%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[25]                          |
[12/04 17:36:55    774s] |  -4.256|   -4.256|-622.801| -622.801|   86.22%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:36:55    774s] |  -4.209|   -4.209|-620.620| -620.620|   86.11%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[9]                           |
[12/04 17:36:55    774s] |  -4.194|   -4.194|-620.422| -620.422|   86.12%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:55    774s] |  -4.163|   -4.163|-620.250| -620.250|   85.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[5]                           |
[12/04 17:36:55    774s] |  -4.132|   -4.132|-619.756| -619.756|   85.63%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:36:55    774s] |  -4.107|   -4.107|-619.103| -619.103|   85.51%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:55    774s] |  -4.066|   -4.066|-618.322| -618.322|   85.34%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[9]                           |
[12/04 17:36:55    774s] |  -4.045|   -4.045|-617.928| -617.928|   84.95%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[24]                          |
[12/04 17:36:55    774s] |  -4.039|   -4.039|-617.816| -617.816|   84.81%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[24]                          |
[12/04 17:36:55    774s] |  -4.002|   -4.002|-615.786| -615.786|   84.83%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[9]                           |
[12/04 17:36:55    774s] |  -3.972|   -3.972|-613.066| -613.066|   84.54%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[49]                          |
[12/04 17:36:55    774s] |  -3.943|   -3.943|-610.378| -610.378|   84.51%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:36:55    774s] |  -3.929|   -3.929|-609.929| -609.929|   84.29%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:36:55    774s] |  -3.912|   -3.912|-609.315| -609.315|   84.22%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:36:55    774s] |  -3.885|   -3.885|-608.596| -608.596|   84.17%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[53]                          |
[12/04 17:36:55    774s] |  -3.827|   -3.827|-608.517| -608.517|   84.12%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:36:55    774s] |  -3.804|   -3.804|-607.806| -607.806|   83.99%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[10]                          |
[12/04 17:36:55    774s] |  -3.789|   -3.789|-603.988| -603.988|   83.90%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[5]                           |
[12/04 17:36:55    774s] |  -3.750|   -3.750|-602.099| -602.099|   83.90%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[3]                           |
[12/04 17:36:55    774s] |  -3.714|   -3.714|-601.827| -601.827|   83.89%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:36:55    774s] |  -3.683|   -3.683|-601.581| -601.581|   83.67%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:36:55    774s] |  -3.652|   -3.652|-601.106| -601.106|   83.63%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:36:56    774s] |  -3.642|   -3.642|-600.454| -600.454|   83.63%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:36:56    775s] |  -3.603|   -3.603|-600.066| -600.066|   83.65%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:36:56    775s] |  -3.578|   -3.578|-598.343| -598.343|   83.53%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:36:56    775s] |  -3.556|   -3.556|-598.029| -598.029|   83.36%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[4]                           |
[12/04 17:36:57    775s] |  -3.542|   -3.542|-594.420| -594.420|   83.32%|   0:00:01.0| 3985.1M|av_func_mode_max|  default| tetris[22]                          |
[12/04 17:36:57    775s] |  -3.497|   -3.497|-592.858| -592.858|   83.32%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:36:57    775s] |  -3.465|   -3.465|-592.269| -592.269|   83.15%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[54]                          |
[12/04 17:36:57    775s] |  -3.456|   -3.456|-591.784| -591.784|   83.02%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:57    776s] |  -3.450|   -3.450|-591.777| -591.777|   83.02%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:57    776s] |  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:57    776s] |  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:57    776s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:57    776s] 
[12/04 17:36:57    776s] *** Finish Core Optimize Step (cpu=0:00:04.5 real=0:00:04.0 mem=3985.1M) ***
[12/04 17:36:57    776s] 
[12/04 17:36:57    776s] *** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:07.0 mem=3985.1M) ***
[12/04 17:36:57    776s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

[12/04 17:36:57    776s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -591.648 Density 82.98
[12/04 17:36:57    776s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.2
[12/04 17:36:57    776s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.010, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:       Starting CMU at level 4, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3985.1M
[12/04 17:36:57    776s] TDRefine: refinePlace mode is spiral
[12/04 17:36:57    776s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.5
[12/04 17:36:57    776s] OPERPROF: Starting RefinePlace at level 1, MEM:3985.1M
[12/04 17:36:57    776s] *** Starting refinePlace (0:12:56 mem=3985.1M) ***
[12/04 17:36:57    776s] Total net bbox length = 1.247e+06 (6.225e+05 6.242e+05) (ext = 1.193e+06)
[12/04 17:36:57    776s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:36:57    776s] 
[12/04 17:36:57    776s] Starting Small incrNP...
[12/04 17:36:57    776s] User Input Parameters:
[12/04 17:36:57    776s] - Congestion Driven    : Off
[12/04 17:36:57    776s] - Timing Driven        : Off
[12/04 17:36:57    776s] - Area-Violation Based : Off
[12/04 17:36:57    776s] - Start Rollback Level : -5
[12/04 17:36:57    776s] - Legalized            : On
[12/04 17:36:57    776s] - Window Based         : Off
[12/04 17:36:57    776s] - eDen incr mode       : Off
[12/04 17:36:57    776s] - Small incr mode      : On
[12/04 17:36:57    776s] 
[12/04 17:36:57    776s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:3985.1M
[12/04 17:36:57    776s] default core: bins with density > 0.750 = 64.00 % ( 16 / 25 )
[12/04 17:36:57    776s] Density distribution unevenness ratio = 3.713%
[12/04 17:36:57    776s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:3985.1M
[12/04 17:36:57    776s] cost 0.979012, thresh 1.000000
[12/04 17:36:57    776s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3985.1M)
[12/04 17:36:57    776s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:36:57    776s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3985.1M
[12/04 17:36:57    776s] Starting refinePlace ...
[12/04 17:36:57    776s] Rule aware DDP is turned off due to no Spiral.
[12/04 17:36:57    776s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:36:57    776s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:36:57    776s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3985.1MB) @(0:12:57 - 0:12:57).
[12/04 17:36:57    776s] Move report: preRPlace moves 209 insts, mean move: 1.40 um, max move: 9.38 um 
[12/04 17:36:57    776s] 	Max move on inst (CORE/U1386): (10207.06, 10333.12) --> (10202.72, 10338.16)
[12/04 17:36:57    776s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
[12/04 17:36:57    776s] Move report: Detail placement moves 209 insts, mean move: 1.40 um, max move: 9.38 um 
[12/04 17:36:57    776s] 	Max move on inst (CORE/U1386): (10207.06, 10333.12) --> (10202.72, 10338.16)
[12/04 17:36:57    776s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3985.1MB
[12/04 17:36:57    776s] Statistics of distance of Instance movement in refine placement:
[12/04 17:36:57    776s]   maximum (X+Y) =         9.38 um
[12/04 17:36:57    776s]   inst (CORE/U1386) with max move: (10207.1, 10333.1) -> (10202.7, 10338.2)
[12/04 17:36:57    776s]   mean    (X+Y) =         1.40 um
[12/04 17:36:57    776s] Summary Report:
[12/04 17:36:57    776s] Instances move: 209 (out of 1703 movable)
[12/04 17:36:57    776s] Instances flipped: 0
[12/04 17:36:57    776s] Mean displacement: 1.40 um
[12/04 17:36:57    776s] Max displacement: 9.38 um (Instance: CORE/U1386) (10207.1, 10333.1) -> (10202.7, 10338.2)
[12/04 17:36:57    776s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
[12/04 17:36:57    776s] Total instances moved : 209
[12/04 17:36:57    776s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.012, MEM:3985.1M
[12/04 17:36:57    776s] Total net bbox length = 1.247e+06 (6.227e+05 6.242e+05) (ext = 1.193e+06)
[12/04 17:36:57    776s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3985.1MB
[12/04 17:36:57    776s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3985.1MB) @(0:12:56 - 0:12:57).
[12/04 17:36:57    776s] *** Finished refinePlace (0:12:57 mem=3985.1M) ***
[12/04 17:36:57    776s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.5
[12/04 17:36:57    776s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.017, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3985.1M
[12/04 17:36:57    776s] *** maximum move = 9.38 um ***
[12/04 17:36:57    776s] *** Finished re-routing un-routed nets (3985.1M) ***
[12/04 17:36:57    776s] OPERPROF: Starting DPlace-Init at level 1, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Starting CMU at level 3, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3985.1M
[12/04 17:36:57    776s] 
[12/04 17:36:57    776s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3985.1M) ***
[12/04 17:36:57    776s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.2
[12/04 17:36:57    776s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -591.648 Density 82.98
[12/04 17:36:57    776s] Optimizer WNS Pass 1
[12/04 17:36:57    776s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

[12/04 17:36:57    776s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3985.1M
[12/04 17:36:57    776s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3985.1M
[12/04 17:36:58    776s] Active Path Group: default 
[12/04 17:36:58    776s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:58    776s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:36:58    776s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:58    776s] |  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:58    777s] |  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3985.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:36:58    777s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=3985.1M) ***
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=3985.1M) ***
[12/04 17:36:58    777s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

[12/04 17:36:58    777s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

[12/04 17:36:58    777s] Bottom Preferred Layer:
[12/04 17:36:58    777s] +---------------+------------+----------+
[12/04 17:36:58    777s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:36:58    777s] +---------------+------------+----------+
[12/04 17:36:58    777s] | metal5 (z=5)  |         27 | default  |
[12/04 17:36:58    777s] +---------------+------------+----------+
[12/04 17:36:58    777s] Via Pillar Rule:
[12/04 17:36:58    777s]     None
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.9 real=0:00:08.0 mem=3985.1M) ***
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.2
[12/04 17:36:58    777s] Total-nets :: 1805, Stn-nets :: 241, ratio :: 13.3518 %
[12/04 17:36:58    777s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3966.1M
[12/04 17:36:58    777s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:3924.1M
[12/04 17:36:58    777s] TotalInstCnt at PhyDesignMc Destruction: 1,703
[12/04 17:36:58    777s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.9
[12/04 17:36:58    777s] *** WnsOpt #1 [finish] : cpu/real = 0:00:12.2/0:00:12.2 (1.0), totSession cpu/real = 0:12:57.4/0:24:28.1 (0.5), mem = 3924.1M
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] =============================================================================================
[12/04 17:36:58    777s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/04 17:36:58    777s] =============================================================================================
[12/04 17:36:58    777s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:36:58    777s] ---------------------------------------------------------------------------------------------
[12/04 17:36:58    777s] [ RefinePlace            ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:36:58    777s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:36:58    777s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  18.5 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 17:36:58    777s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:58    777s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:36:58    777s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  13.5 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 17:36:58    777s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:58    777s] [ TransformInit          ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:36:58    777s] [ OptimizationStep       ]      3   0:00:00.1  (   0.5 % )     0:00:07.4 /  0:00:07.4    1.0
[12/04 17:36:58    777s] [ OptSingleIteration     ]     59   0:00:00.1  (   0.6 % )     0:00:07.3 /  0:00:07.3    1.0
[12/04 17:36:58    777s] [ OptGetWeight           ]     59   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[12/04 17:36:58    777s] [ OptEval                ]     59   0:00:06.6  (  54.1 % )     0:00:06.6 /  0:00:06.6    1.0
[12/04 17:36:58    777s] [ OptCommit              ]     59   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 17:36:58    777s] [ IncrTimingUpdate       ]     62   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:36:58    777s] [ PostCommitDelayUpdate  ]     59   0:00:00.1  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:36:58    777s] [ IncrDelayCalc          ]    210   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:36:58    777s] [ SetupOptGetWorkingSet  ]    145   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:36:58    777s] [ SetupOptGetActiveNode  ]    145   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:36:58    777s] [ SetupOptSlackGraph     ]     59   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:36:58    777s] [ MISC                   ]          0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:36:58    777s] ---------------------------------------------------------------------------------------------
[12/04 17:36:58    777s]  WnsOpt #1 TOTAL                    0:00:12.2  ( 100.0 % )     0:00:12.2 /  0:00:12.2    1.0
[12/04 17:36:58    777s] ---------------------------------------------------------------------------------------------
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] End: GigaOpt Optimization in WNS mode
[12/04 17:36:58    777s] *** Timing NOT met, worst failing slack is -3.450
[12/04 17:36:58    777s] *** Check timing (0:00:00.0)
[12/04 17:36:58    777s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:36:58    777s] Deleting Lib Analyzer.
[12/04 17:36:58    777s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:36:58    777s] **INFO: Flow update: High effort path group timing met.
[12/04 17:36:58    777s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 17:36:58    777s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:36:58    777s] Info: 87 io nets excluded
[12/04 17:36:58    777s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:36:58    777s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:12:57.5/0:24:28.2 (0.5), mem = 3924.1M
[12/04 17:36:58    777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.10
[12/04 17:36:58    777s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:36:58    777s] ### Creating PhyDesignMc. totSessionCpu=0:12:57 mem=3924.1M
[12/04 17:36:58    777s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:36:58    777s] OPERPROF: Starting DPlace-Init at level 1, MEM:3924.1M
[12/04 17:36:58    777s] z: 2, totalTracks: 1
[12/04 17:36:58    777s] z: 4, totalTracks: 1
[12/04 17:36:58    777s] z: 6, totalTracks: 1
[12/04 17:36:58    777s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:36:58    777s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3924.1M
[12/04 17:36:58    777s] OPERPROF:     Starting CMU at level 3, MEM:3924.1M
[12/04 17:36:58    777s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3924.1M
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:36:58    777s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3924.1M
[12/04 17:36:58    777s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3924.1M
[12/04 17:36:58    777s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3924.1M
[12/04 17:36:58    777s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3924.1MB).
[12/04 17:36:58    777s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3924.1M
[12/04 17:36:58    777s] TotalInstCnt at PhyDesignMc Initialization: 1,703
[12/04 17:36:58    777s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:58 mem=3924.1M
[12/04 17:36:58    777s] ### Creating RouteCongInterface, started
[12/04 17:36:58    777s] 
[12/04 17:36:58    777s] Creating Lib Analyzer ...
[12/04 17:36:58    777s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:36:58    777s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:36:58    777s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:36:58    777s] 
[12/04 17:36:59    778s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:37:00    779s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:00 mem=3926.1M
[12/04 17:37:00    779s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:00 mem=3926.1M
[12/04 17:37:00    779s] Creating Lib Analyzer, finished. 
[12/04 17:37:02    781s] 
[12/04 17:37:02    781s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:37:02    781s] 
[12/04 17:37:02    781s] #optDebug: {0, 1.000}
[12/04 17:37:02    781s] ### Creating RouteCongInterface, finished
[12/04 17:37:02    781s] {MG  {5 0 21.5 0.401453} }
[12/04 17:37:02    781s] ### Creating LA Mngr. totSessionCpu=0:13:01 mem=3926.1M
[12/04 17:37:02    781s] ### Creating LA Mngr, finished. totSessionCpu=0:13:01 mem=3926.1M
[12/04 17:37:02    781s] *info: 87 io nets excluded
[12/04 17:37:02    781s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:02    781s] *info: 2 clock nets excluded
[12/04 17:37:02    781s] *info: 3 no-driver nets excluded.
[12/04 17:37:02    781s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.3
[12/04 17:37:02    781s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:37:02    781s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -591.648 Density 82.98
[12/04 17:37:02    781s] Optimizer TNS Opt
[12/04 17:37:02    781s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-591.648|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-591.648|
+----------+------+--------+

[12/04 17:37:02    781s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3945.2M
[12/04 17:37:02    781s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3945.2M
[12/04 17:37:02    781s] Active Path Group: default 
[12/04 17:37:02    781s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:02    781s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:37:02    781s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:02    781s] |  -3.450|   -3.450|-591.648| -591.648|   82.98%|   0:00:00.0| 3945.2M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:37:04    783s] |  -3.450|   -3.450|-587.598| -587.598|   82.58%|   0:00:02.0| 3983.3M|av_func_mode_max|  default| tetris[70]                          |
[12/04 17:37:04    783s] |  -3.450|   -3.450|-586.030| -586.030|   82.30%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[70]                          |
[12/04 17:37:05    784s] |  -3.450|   -3.450|-583.631| -583.631|   82.44%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:37:06    784s] |  -3.450|   -3.450|-581.706| -581.706|   82.06%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[67]                          |
[12/04 17:37:06    785s] |  -3.450|   -3.450|-581.082| -581.082|   82.04%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[31]                          |
[12/04 17:37:06    785s] |  -3.450|   -3.450|-580.582| -580.582|   81.98%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[2]                           |
[12/04 17:37:08    787s] |  -3.450|   -3.450|-578.300| -578.300|   81.86%|   0:00:02.0| 3983.3M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:37:09    788s] |  -3.450|   -3.450|-576.700| -576.700|   81.74%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:37:09    788s] |  -3.450|   -3.450|-576.677| -576.677|   81.76%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:37:09    788s] |  -3.450|   -3.450|-576.222| -576.222|   81.85%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[53]                          |
[12/04 17:37:10    788s] |  -3.450|   -3.450|-575.816| -575.816|   81.80%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:37:10    789s] |  -3.450|   -3.450|-575.619| -575.619|   81.65%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[1]                           |
[12/04 17:37:11    789s] |  -3.450|   -3.450|-573.980| -573.980|   81.64%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:37:11    790s] |  -3.450|   -3.450|-564.553| -564.553|   81.66%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[66]                          |
[12/04 17:37:11    790s] |  -3.450|   -3.450|-563.034| -563.034|   81.66%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[20]                          |
[12/04 17:37:11    790s] |  -3.450|   -3.450|-561.441| -561.441|   81.72%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[55]                          |
[12/04 17:37:12    791s] |  -3.450|   -3.450|-561.077| -561.077|   81.68%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:37:12    791s] |  -3.450|   -3.450|-561.019| -561.019|   81.62%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:37:13    792s] |  -3.450|   -3.450|-558.334| -558.334|   81.54%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:37:13    792s] |  -3.450|   -3.450|-558.094| -558.094|   81.46%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:37:13    792s] |  -3.450|   -3.450|-556.725| -556.725|   81.27%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[0]                           |
[12/04 17:37:13    792s] |  -3.450|   -3.450|-555.343| -555.343|   81.20%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[19]                          |
[12/04 17:37:13    792s] |  -3.450|   -3.450|-552.356| -552.356|   80.95%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[56]                          |
[12/04 17:37:13    792s] |  -3.450|   -3.450|-551.709| -551.709|   80.64%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:37:14    793s] |  -3.450|   -3.450|-550.939| -550.939|   80.59%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:37:14    793s] |  -3.450|   -3.450|-550.211| -550.211|   80.54%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:37:14    793s] |  -3.450|   -3.450|-549.882| -549.882|   80.56%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:37:14    793s] |  -3.450|   -3.450|-548.880| -548.880|   80.32%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[32]                          |
[12/04 17:37:14    793s] |  -3.450|   -3.450|-548.333| -548.333|   80.14%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 17:37:14    793s] |  -3.450|   -3.450|-546.447| -546.447|   80.14%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[15]                          |
[12/04 17:37:15    793s] |  -3.450|   -3.450|-545.728| -545.728|   80.15%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_2__3_/D           |
[12/04 17:37:15    794s] |  -3.450|   -3.450|-537.589| -537.589|   80.16%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[44]                          |
[12/04 17:37:15    794s] |  -3.450|   -3.450|-536.528| -536.528|   80.16%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[43]                          |
[12/04 17:37:15    794s] |  -3.450|   -3.450|-535.401| -535.401|   80.15%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[63]                          |
[12/04 17:37:15    794s] |  -3.450|   -3.450|-535.295| -535.295|   80.15%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[18]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-534.968| -534.968|   79.80%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[31]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-534.907| -534.907|   79.79%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[31]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-533.488| -533.488|   79.59%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[42]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-532.470| -532.470|   79.59%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[35]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-530.760| -530.760|   79.59%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-530.689| -530.689|   79.53%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| score[0]                            |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-530.488| -530.488|   79.47%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-530.402| -530.402|   79.49%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[41]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-529.420| -529.420|   79.49%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[62]                          |
[12/04 17:37:16    795s] |  -3.450|   -3.450|-527.886| -527.886|   79.54%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[32]                          |
[12/04 17:37:17    796s] |  -3.450|   -3.450|-527.844| -527.844|   79.53%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:37:17    796s] |  -3.450|   -3.450|-527.784| -527.784|   79.43%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:37:17    796s] |  -3.450|   -3.450|-526.863| -526.863|   79.43%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[61]                          |
[12/04 17:37:17    796s] |  -3.450|   -3.450|-526.383| -526.383|   79.44%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:37:17    796s] |  -3.450|   -3.450|-526.252| -526.252|   79.45%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:37:18    796s] |  -3.450|   -3.450|-526.200| -526.200|   79.44%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:37:18    797s] |  -3.450|   -3.450|-525.829| -525.829|   79.31%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:37:18    797s] |  -3.450|   -3.450|-525.735| -525.735|   79.25%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:37:18    797s] |  -3.450|   -3.450|-525.475| -525.475|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_3__0_/D  |
[12/04 17:37:19    798s] |  -3.450|   -3.450|-525.457| -525.457|   79.34%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[21]                          |
[12/04 17:37:19    798s] |  -3.450|   -3.450|-525.366| -525.366|   79.30%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[21]                          |
[12/04 17:37:19    798s] |  -3.450|   -3.450|-524.880| -524.880|   79.19%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 17:37:19    798s] |  -3.450|   -3.450|-524.756| -524.756|   79.18%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[14]                          |
[12/04 17:37:20    799s] |  -3.450|   -3.450|-524.590| -524.590|   79.24%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[20]                          |
[12/04 17:37:20    799s] |  -3.450|   -3.450|-524.477| -524.477|   79.26%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 17:37:22    801s] |  -3.450|   -3.450|-523.877| -523.877|   79.28%|   0:00:02.0| 3983.3M|av_func_mode_max|  default| tetris[13]                          |
[12/04 17:37:22    801s] |  -3.450|   -3.450|-523.844| -523.844|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[13]                          |
[12/04 17:37:23    801s] |  -3.450|   -3.450|-523.523| -523.523|   79.34%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
[12/04 17:37:23    802s] |  -3.450|   -3.450|-523.394| -523.394|   79.33%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
[12/04 17:37:23    802s] |  -3.450|   -3.450|-522.843| -522.843|   79.33%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[38]                          |
[12/04 17:37:23    802s] |  -3.450|   -3.450|-522.774| -522.774|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_1__0_/D           |
[12/04 17:37:23    802s] |  -3.450|   -3.450|-522.341| -522.341|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_1__0_/D           |
[12/04 17:37:24    803s] |  -3.450|   -3.450|-521.799| -521.799|   79.34%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:37:24    803s] |  -3.450|   -3.450|-521.788| -521.788|   79.34%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[3]                           |
[12/04 17:37:25    803s] |  -3.450|   -3.450|-521.692| -521.692|   79.36%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[2]                           |
[12/04 17:37:25    804s] |  -3.450|   -3.450|-521.538| -521.538|   79.39%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/bottom_f_reg_0__2_/D           |
[12/04 17:37:25    804s] |  -3.450|   -3.450|-521.424| -521.424|   79.45%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| score[3]                            |
[12/04 17:37:25    804s] |  -3.450|   -3.450|-521.378| -521.378|   79.46%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[0]                           |
[12/04 17:37:25    804s] |  -3.450|   -3.450|-521.242| -521.242|   79.45%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| score[3]                            |
[12/04 17:37:25    804s] |  -3.450|   -3.450|-520.661| -520.661|   79.49%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| tetris[42]                          |
[12/04 17:37:26    805s] |  -3.450|   -3.450|-519.848| -519.848|   79.50%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[42]                          |
[12/04 17:37:27    805s] |  -3.450|   -3.450|-270.931| -270.931|   79.50%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| tetris[41]                          |
[12/04 17:37:27    806s] |  -3.450|   -3.450|-262.587| -262.587|   79.53%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/map_f_reg_3__4_/RB             |
[12/04 17:37:27    806s] |  -3.450|   -3.450|-240.085| -240.085|   79.48%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/map_f_reg_3__4_/RB             |
[12/04 17:37:27    806s] |  -3.450|   -3.450|-223.916| -223.916|   79.43%|   0:00:00.0| 3983.3M|av_func_mode_max|  default| CORE/map_f_reg_3__4_/RB             |
[12/04 17:37:28    807s] |  -3.450|   -3.450|-220.566| -220.566|   79.51%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/score_reg_1_/RB                |
[12/04 17:37:29    807s] |  -3.450|   -3.450|-220.433| -220.433|   79.60%|   0:00:01.0| 3983.3M|av_func_mode_max|  default| CORE/col_top_f_reg_3__1_/RB         |
[12/04 17:37:33    812s] |  -3.450|   -3.450|-220.433| -220.433|   79.85%|   0:00:04.0| 3983.3M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:37:33    812s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] *** Finish Core Optimize Step (cpu=0:00:30.5 real=0:00:31.0 mem=3983.3M) ***
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] *** Finished Optimize Step Cumulative (cpu=0:00:30.5 real=0:00:31.0 mem=3983.3M) ***
[12/04 17:37:33    812s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-220.433|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-220.433|
+----------+------+--------+

[12/04 17:37:33    812s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -220.433 Density 79.85
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.3
[12/04 17:37:33    812s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:       Starting CMU at level 4, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.011, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.012, MEM:3983.3M
[12/04 17:37:33    812s] TDRefine: refinePlace mode is spiral
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.6
[12/04 17:37:33    812s] OPERPROF: Starting RefinePlace at level 1, MEM:3983.3M
[12/04 17:37:33    812s] *** Starting refinePlace (0:13:32 mem=3983.3M) ***
[12/04 17:37:33    812s] Total net bbox length = 1.248e+06 (6.230e+05 6.247e+05) (ext = 1.193e+06)
[12/04 17:37:33    812s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] Starting Small incrNP...
[12/04 17:37:33    812s] User Input Parameters:
[12/04 17:37:33    812s] - Congestion Driven    : Off
[12/04 17:37:33    812s] - Timing Driven        : Off
[12/04 17:37:33    812s] - Area-Violation Based : Off
[12/04 17:37:33    812s] - Start Rollback Level : -5
[12/04 17:37:33    812s] - Legalized            : On
[12/04 17:37:33    812s] - Window Based         : Off
[12/04 17:37:33    812s] - eDen incr mode       : Off
[12/04 17:37:33    812s] - Small incr mode      : On
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] default core: bins with density > 0.750 = 52.00 % ( 13 / 25 )
[12/04 17:37:33    812s] Density distribution unevenness ratio = 6.225%
[12/04 17:37:33    812s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:3983.3M
[12/04 17:37:33    812s] cost 1.011111, thresh 1.000000
[12/04 17:37:33    812s] OPERPROF:   Starting spMPad at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting spContextMPad at level 3, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] MP Top (1640): mp=1.050. U=0.799.
[12/04 17:37:33    812s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] MPU (1640) 0.799 -> 0.838
[12/04 17:37:33    812s] incrNP th 1.000, 0.100
[12/04 17:37:33    812s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:37:33    812s] OPERPROF:   Starting IPInitSPData at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting spInitNetWt at level 3, MEM:3983.3M
[12/04 17:37:33    812s] no activity file in design. spp won't run.
[12/04 17:37:33    812s] [spp] 0
[12/04 17:37:33    812s] [adp] 0:1:1:3
[12/04 17:37:33    812s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] SP #FI/SF FL/PI 0/1202 395/43
[12/04 17:37:33    812s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.001, MEM:3983.3M
[12/04 17:37:33    812s] NP #FI/FS/SF FL/PI: 1202/124/1202 438/43
[12/04 17:37:33    812s] no activity file in design. spp won't run.
[12/04 17:37:33    812s] RPlace IncrNP: Rollback Lev = -3
[12/04 17:37:33    812s] OPERPROF:   Starting npPlace at level 2, MEM:3983.3M
[12/04 17:37:33    812s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:37:33    812s] No instances found in the vector
[12/04 17:37:33    812s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3983.3M, DRC: 0)
[12/04 17:37:33    812s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:37:33    812s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:37:33    812s] No instances found in the vector
[12/04 17:37:33    812s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3983.3M, DRC: 0)
[12/04 17:37:33    812s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:37:33    812s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:37:33    812s] No instances found in the vector
[12/04 17:37:33    812s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3983.3M, DRC: 0)
[12/04 17:37:33    812s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:37:33    812s] OPERPROF:   Finished npPlace at level 2, CPU:0.260, REAL:0.256, MEM:3983.3M
[12/04 17:37:33    812s] no activity file in design. spp won't run.
[12/04 17:37:33    812s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] default core: bins with density > 0.750 = 52.00 % ( 13 / 25 )
[12/04 17:37:33    812s] Density distribution unevenness ratio = 5.389%
[12/04 17:37:33    812s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:3983.3M
[12/04 17:37:33    812s] RPlace postIncrNP: Density = 1.011111 -> 0.948148.
[12/04 17:37:33    812s] RPlace postIncrNP Info: Density distribution changes:
[12/04 17:37:33    812s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/04 17:37:33    812s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/04 17:37:33    812s] [1.00 - 1.05] :	 1 (4.00%) -> 0 (0.00%)
[12/04 17:37:33    812s] [0.95 - 1.00] :	 1 (4.00%) -> 0 (0.00%)
[12/04 17:37:33    812s] [0.90 - 0.95] :	 5 (20.00%) -> 2 (8.00%)
[12/04 17:37:33    812s] [0.85 - 0.90] :	 4 (16.00%) -> 11 (44.00%)
[12/04 17:37:33    812s] [0.80 - 0.85] :	 2 (8.00%) -> 2 (8.00%)
[12/04 17:37:33    812s] Move report: incrNP moves 427 insts, mean move: 8.72 um, max move: 38.76 um 
[12/04 17:37:33    812s] 	Max move on inst (CORE/FE_RC_43_0): (10268.44, 10318.00) --> (10249.84, 10338.16)
[12/04 17:37:33    812s] Finished incrNP (cpu=0:00:00.3, real=0:00:00.0, mem=3983.3M)
[12/04 17:37:33    812s] End of Small incrNP (cpu=0:00:00.3, real=0:00:00.0)
[12/04 17:37:33    812s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3983.3M
[12/04 17:37:33    812s] Starting refinePlace ...
[12/04 17:37:33    812s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:37:33    812s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:37:33    812s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:37:33    812s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3983.3MB) @(0:13:32 - 0:13:32).
[12/04 17:37:33    812s] Move report: preRPlace moves 390 insts, mean move: 2.27 um, max move: 17.44 um 
[12/04 17:37:33    812s] 	Max move on inst (FE_OCPC748_FE_OFN145_C_tetris_31): (10140.72, 10141.60) --> (10153.12, 10146.64)
[12/04 17:37:33    812s] 	Length: 20 sites, height: 1 rows, site name: core_5040, cell type: BUF12CK
[12/04 17:37:33    812s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:37:33    812s] Placement tweakage begins.
[12/04 17:37:33    812s] wire length = 1.260e+06
[12/04 17:37:33    812s] wire length = 1.259e+06
[12/04 17:37:33    812s] Placement tweakage ends.
[12/04 17:37:33    812s] Move report: tweak moves 302 insts, mean move: 4.17 um, max move: 21.08 um 
[12/04 17:37:33    812s] 	Max move on inst (CORE/FE_OCPC766_FE_OFN420_C_rst_n): (10140.72, 10242.40) --> (10161.80, 10242.40)
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:37:33    812s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:37:33    812s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3983.3MB) @(0:13:32 - 0:13:32).
[12/04 17:37:33    812s] Move report: Detail placement moves 586 insts, mean move: 3.35 um, max move: 21.08 um 
[12/04 17:37:33    812s] 	Max move on inst (FE_OCPC741_FE_OFN153_C_tetris_29): (10140.72, 10141.60) --> (10161.80, 10141.60)
[12/04 17:37:33    812s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3983.3MB
[12/04 17:37:33    812s] Statistics of distance of Instance movement in refine placement:
[12/04 17:37:33    812s]   maximum (X+Y) =        38.76 um
[12/04 17:37:33    812s]   inst (CORE/FE_RC_43_0) with max move: (10268.4, 10318) -> (10249.8, 10338.2)
[12/04 17:37:33    812s]   mean    (X+Y) =         6.48 um
[12/04 17:37:33    812s] Total instances flipped for legalization: 65
[12/04 17:37:33    812s] Summary Report:
[12/04 17:37:33    812s] Instances move: 795 (out of 1640 movable)
[12/04 17:37:33    812s] Instances flipped: 65
[12/04 17:37:33    812s] Mean displacement: 6.48 um
[12/04 17:37:33    812s] Max displacement: 38.76 um (Instance: CORE/FE_RC_43_0) (10268.4, 10318) -> (10249.8, 10338.2)
[12/04 17:37:33    812s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/04 17:37:33    812s] Total instances moved : 795
[12/04 17:37:33    812s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.084, MEM:3983.3M
[12/04 17:37:33    812s] Total net bbox length = 1.247e+06 (6.224e+05 6.248e+05) (ext = 1.193e+06)
[12/04 17:37:33    812s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3983.3MB
[12/04 17:37:33    812s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3983.3MB) @(0:13:32 - 0:13:32).
[12/04 17:37:33    812s] *** Finished refinePlace (0:13:32 mem=3983.3M) ***
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.6
[12/04 17:37:33    812s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.358, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:3983.3M
[12/04 17:37:33    812s] *** maximum move = 38.76 um ***
[12/04 17:37:33    812s] *** Finished re-routing un-routed nets (3983.3M) ***
[12/04 17:37:33    812s] OPERPROF: Starting DPlace-Init at level 1, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Starting CMU at level 3, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3983.3M
[12/04 17:37:33    812s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3983.3M
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=3983.3M) ***
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.3
[12/04 17:37:33    812s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -220.424 Density 79.85
[12/04 17:37:33    812s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-220.424|
|reg2reg   | 0.060|   0.000|
|HEPG      | 0.060|   0.000|
|All Paths |-3.450|-220.424|
+----------+------+--------+

[12/04 17:37:33    812s] Bottom Preferred Layer:
[12/04 17:37:33    812s] +---------------+------------+----------+
[12/04 17:37:33    812s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:37:33    812s] +---------------+------------+----------+
[12/04 17:37:33    812s] | metal5 (z=5)  |         68 | default  |
[12/04 17:37:33    812s] +---------------+------------+----------+
[12/04 17:37:33    812s] Via Pillar Rule:
[12/04 17:37:33    812s]     None
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] *** Finish pre-CTS Setup Fixing (cpu=0:00:31.2 real=0:00:31.0 mem=3983.3M) ***
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.3
[12/04 17:37:33    812s] Total-nets :: 1742, Stn-nets :: 345, ratio :: 19.8048 %
[12/04 17:37:33    812s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3964.2M
[12/04 17:37:33    812s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.020, MEM:3922.2M
[12/04 17:37:33    812s] TotalInstCnt at PhyDesignMc Destruction: 1,640
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.10
[12/04 17:37:33    812s] *** TnsOpt #2 [finish] : cpu/real = 0:00:35.3/0:00:35.2 (1.0), totSession cpu/real = 0:13:32.7/0:25:03.3 (0.5), mem = 3922.2M
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] =============================================================================================
[12/04 17:37:33    812s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[12/04 17:37:33    812s] =============================================================================================
[12/04 17:37:33    812s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:37:33    812s] ---------------------------------------------------------------------------------------------
[12/04 17:37:33    812s] [ RefinePlace            ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:37:33    812s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 17:37:33    812s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   5.7 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:37:33    812s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:33    812s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:37:33    812s] [ RouteCongInterfaceInit ]      1   0:00:01.5  (   4.4 % )     0:00:03.5 /  0:00:03.6    1.0
[12/04 17:37:33    812s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:33    812s] [ TransformInit          ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:37:33    812s] [ OptimizationStep       ]      1   0:00:00.1  (   0.3 % )     0:00:30.4 /  0:00:30.5    1.0
[12/04 17:37:33    812s] [ OptSingleIteration     ]    135   0:00:00.2  (   0.4 % )     0:00:30.3 /  0:00:30.4    1.0
[12/04 17:37:33    812s] [ OptGetWeight           ]    135   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:37:33    812s] [ OptEval                ]    135   0:00:28.7  (  81.7 % )     0:00:28.7 /  0:00:28.8    1.0
[12/04 17:37:33    812s] [ OptCommit              ]    135   0:00:00.5  (   1.3 % )     0:00:00.5 /  0:00:00.4    1.0
[12/04 17:37:33    812s] [ IncrTimingUpdate       ]    120   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 17:37:33    812s] [ PostCommitDelayUpdate  ]    135   0:00:00.1  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:37:33    812s] [ IncrDelayCalc          ]    355   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:37:33    812s] [ SetupOptGetWorkingSet  ]    344   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.4
[12/04 17:37:33    812s] [ SetupOptGetActiveNode  ]    344   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:33    812s] [ SetupOptSlackGraph     ]    135   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:37:33    812s] [ MISC                   ]          0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:37:33    812s] ---------------------------------------------------------------------------------------------
[12/04 17:37:33    812s]  TnsOpt #2 TOTAL                    0:00:35.2  ( 100.0 % )     0:00:35.2 /  0:00:35.3    1.0
[12/04 17:37:33    812s] ---------------------------------------------------------------------------------------------
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] End: GigaOpt Optimization in TNS mode
[12/04 17:37:33    812s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 17:37:33    812s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:33    812s] Info: 87 io nets excluded
[12/04 17:37:33    812s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:37:33    812s] ### Creating LA Mngr. totSessionCpu=0:13:33 mem=3920.2M
[12/04 17:37:33    812s] ### Creating LA Mngr, finished. totSessionCpu=0:13:33 mem=3920.2M
[12/04 17:37:33    812s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:37:33    812s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:37:33    812s] ### Creating PhyDesignMc. totSessionCpu=0:13:33 mem=3939.3M
[12/04 17:37:33    812s] OPERPROF: Starting DPlace-Init at level 1, MEM:3939.3M
[12/04 17:37:33    812s] z: 2, totalTracks: 1
[12/04 17:37:33    812s] z: 4, totalTracks: 1
[12/04 17:37:33    812s] z: 6, totalTracks: 1
[12/04 17:37:33    812s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:37:33    812s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3939.3M
[12/04 17:37:33    812s] OPERPROF:     Starting CMU at level 3, MEM:3939.3M
[12/04 17:37:33    812s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3939.3M
[12/04 17:37:33    812s] 
[12/04 17:37:33    812s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:37:33    812s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3939.3M
[12/04 17:37:33    812s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3939.3M
[12/04 17:37:33    812s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3939.3M
[12/04 17:37:33    812s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3939.3MB).
[12/04 17:37:33    812s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:3939.3M
[12/04 17:37:33    812s] TotalInstCnt at PhyDesignMc Initialization: 1,640
[12/04 17:37:33    812s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:33 mem=3939.3M
[12/04 17:37:33    812s] Begin: Area Reclaim Optimization
[12/04 17:37:33    812s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:13:32.8/0:25:03.4 (0.5), mem = 3939.3M
[12/04 17:37:33    812s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.11
[12/04 17:37:33    812s] ### Creating RouteCongInterface, started
[12/04 17:37:35    814s] 
[12/04 17:37:35    814s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:37:35    814s] 
[12/04 17:37:35    814s] #optDebug: {0, 1.000}
[12/04 17:37:35    814s] ### Creating RouteCongInterface, finished
[12/04 17:37:35    814s] ### Creating LA Mngr. totSessionCpu=0:13:34 mem=3939.3M
[12/04 17:37:35    814s] ### Creating LA Mngr, finished. totSessionCpu=0:13:34 mem=3939.3M
[12/04 17:37:35    814s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3939.3M
[12/04 17:37:35    814s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3939.3M
[12/04 17:37:35    814s] Reclaim Optimization WNS Slack -3.450  TNS Slack -220.424 Density 79.85
[12/04 17:37:35    814s] +---------+---------+--------+--------+------------+--------+
[12/04 17:37:35    814s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:37:35    814s] +---------+---------+--------+--------+------------+--------+
[12/04 17:37:35    814s] |   79.85%|        -|  -3.450|-220.424|   0:00:00.0| 3939.3M|
[12/04 17:37:35    814s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:37:35    814s] |   79.85%|        0|  -3.450|-220.424|   0:00:00.0| 3977.5M|
[12/04 17:37:36    814s] |   79.60%|        8|  -3.450|-220.424|   0:00:01.0| 3977.5M|
[12/04 17:37:36    815s] |   78.58%|       64|  -3.450|-220.495|   0:00:00.0| 3977.5M|
[12/04 17:37:36    815s] |   78.55%|        3|  -3.450|-220.495|   0:00:00.0| 3977.5M|
[12/04 17:37:36    815s] |   78.55%|        0|  -3.450|-220.495|   0:00:00.0| 3977.5M|
[12/04 17:37:36    815s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:37:36    815s] |   78.55%|        0|  -3.450|-220.495|   0:00:00.0| 3977.5M|
[12/04 17:37:36    815s] +---------+---------+--------+--------+------------+--------+
[12/04 17:37:36    815s] Reclaim Optimization End WNS Slack -3.450  TNS Slack -220.495 Density 78.55
[12/04 17:37:36    815s] 
[12/04 17:37:36    815s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 5 Resize = 64 **
[12/04 17:37:36    815s] --------------------------------------------------------------
[12/04 17:37:36    815s] |                                   | Total     | Sequential |
[12/04 17:37:36    815s] --------------------------------------------------------------
[12/04 17:37:36    815s] | Num insts resized                 |      62  |       2    |
[12/04 17:37:36    815s] | Num insts undone                  |       3  |       0    |
[12/04 17:37:36    815s] | Num insts Downsized               |      62  |       2    |
[12/04 17:37:36    815s] | Num insts Samesized               |       0  |       0    |
[12/04 17:37:36    815s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:37:36    815s] | Num multiple commits+uncommits    |       2  |       -    |
[12/04 17:37:36    815s] --------------------------------------------------------------
[12/04 17:37:36    815s] Bottom Preferred Layer:
[12/04 17:37:36    815s] +---------------+------------+----------+
[12/04 17:37:36    815s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:37:36    815s] +---------------+------------+----------+
[12/04 17:37:36    815s] | metal5 (z=5)  |         68 | default  |
[12/04 17:37:36    815s] +---------------+------------+----------+
[12/04 17:37:36    815s] Via Pillar Rule:
[12/04 17:37:36    815s]     None
[12/04 17:37:36    815s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[12/04 17:37:36    815s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:       Starting CMU at level 4, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3977.5M
[12/04 17:37:36    815s] TDRefine: refinePlace mode is spiral
[12/04 17:37:36    815s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.7
[12/04 17:37:36    815s] OPERPROF: Starting RefinePlace at level 1, MEM:3977.5M
[12/04 17:37:36    815s] *** Starting refinePlace (0:13:36 mem=3977.5M) ***
[12/04 17:37:36    815s] Total net bbox length = 1.247e+06 (6.225e+05 6.247e+05) (ext = 1.193e+06)
[12/04 17:37:36    815s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:37:36    815s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3977.5M
[12/04 17:37:36    815s] Starting refinePlace ...
[12/04 17:37:36    815s] One DDP V2 for no tweak run.
[12/04 17:37:36    815s] 
[12/04 17:37:36    815s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:37:36    815s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:37:36    815s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3977.5MB) @(0:13:36 - 0:13:36).
[12/04 17:37:36    815s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:37:36    815s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3977.5MB
[12/04 17:37:36    815s] Statistics of distance of Instance movement in refine placement:
[12/04 17:37:36    815s]   maximum (X+Y) =         0.00 um
[12/04 17:37:36    815s]   mean    (X+Y) =         0.00 um
[12/04 17:37:36    815s] Summary Report:
[12/04 17:37:36    815s] Instances move: 0 (out of 1630 movable)
[12/04 17:37:36    815s] Instances flipped: 0
[12/04 17:37:36    815s] Mean displacement: 0.00 um
[12/04 17:37:36    815s] Max displacement: 0.00 um 
[12/04 17:37:36    815s] Total instances moved : 0
[12/04 17:37:36    815s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.015, MEM:3977.5M
[12/04 17:37:36    815s] Total net bbox length = 1.247e+06 (6.225e+05 6.247e+05) (ext = 1.193e+06)
[12/04 17:37:36    815s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3977.5MB
[12/04 17:37:36    815s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3977.5MB) @(0:13:36 - 0:13:36).
[12/04 17:37:36    815s] *** Finished refinePlace (0:13:36 mem=3977.5M) ***
[12/04 17:37:36    815s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.7
[12/04 17:37:36    815s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.019, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3977.5M
[12/04 17:37:36    815s] *** maximum move = 0.00 um ***
[12/04 17:37:36    815s] *** Finished re-routing un-routed nets (3977.5M) ***
[12/04 17:37:36    815s] OPERPROF: Starting DPlace-Init at level 1, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Starting CMU at level 3, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3977.5M
[12/04 17:37:36    815s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3977.5M
[12/04 17:37:36    815s] 
[12/04 17:37:36    815s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3977.5M) ***
[12/04 17:37:36    815s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.11
[12/04 17:37:36    815s] *** AreaOpt #2 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:13:35.7/0:25:06.3 (0.5), mem = 3977.5M
[12/04 17:37:36    815s] 
[12/04 17:37:36    815s] =============================================================================================
[12/04 17:37:36    815s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/04 17:37:36    815s] =============================================================================================
[12/04 17:37:36    815s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:37:36    815s] ---------------------------------------------------------------------------------------------
[12/04 17:37:36    815s] [ RefinePlace            ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:37:36    815s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:36    815s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:36    815s] [ RouteCongInterfaceInit ]      1   0:00:01.7  (  56.5 % )     0:00:01.7 /  0:00:01.6    1.0
[12/04 17:37:36    815s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:36    815s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 17:37:36    815s] [ OptGetWeight           ]    102   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:36    815s] [ OptEval                ]    102   0:00:00.4  (  13.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:37:36    815s] [ OptCommit              ]    102   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.4
[12/04 17:37:36    815s] [ IncrTimingUpdate       ]     30   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:37:36    815s] [ PostCommitDelayUpdate  ]    104   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:37:36    815s] [ IncrDelayCalc          ]    136   0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:37:36    815s] [ MISC                   ]          0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:37:36    815s] ---------------------------------------------------------------------------------------------
[12/04 17:37:36    815s]  AreaOpt #2 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/04 17:37:36    815s] ---------------------------------------------------------------------------------------------
[12/04 17:37:36    815s] 
[12/04 17:37:36    815s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3939.4M
[12/04 17:37:36    815s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:3920.4M
[12/04 17:37:36    815s] TotalInstCnt at PhyDesignMc Destruction: 1,630
[12/04 17:37:36    815s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3920.39M, totSessionCpu=0:13:36).
[12/04 17:37:36    815s] Begin: GigaOpt postEco DRV Optimization
[12/04 17:37:36    815s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 17:37:36    815s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:13:35.8/0:25:06.4 (0.5), mem = 3920.4M
[12/04 17:37:36    815s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:36    815s] Info: 87 io nets excluded
[12/04 17:37:36    815s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:37:36    815s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.12
[12/04 17:37:36    815s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:37:36    815s] ### Creating PhyDesignMc. totSessionCpu=0:13:36 mem=3920.4M
[12/04 17:37:36    815s] OPERPROF: Starting DPlace-Init at level 1, MEM:3920.4M
[12/04 17:37:36    815s] z: 2, totalTracks: 1
[12/04 17:37:36    815s] z: 4, totalTracks: 1
[12/04 17:37:36    815s] z: 6, totalTracks: 1
[12/04 17:37:36    815s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:37:36    815s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3920.4M
[12/04 17:37:36    815s] OPERPROF:     Starting CMU at level 3, MEM:3920.4M
[12/04 17:37:36    815s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3920.4M
[12/04 17:37:36    815s] 
[12/04 17:37:36    815s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:37:36    815s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3920.4M
[12/04 17:37:36    815s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3920.4M
[12/04 17:37:36    815s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3920.4M
[12/04 17:37:36    815s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3920.4MB).
[12/04 17:37:36    815s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3920.4M
[12/04 17:37:36    815s] TotalInstCnt at PhyDesignMc Initialization: 1,630
[12/04 17:37:36    815s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:36 mem=3920.4M
[12/04 17:37:36    815s] ### Creating RouteCongInterface, started
[12/04 17:37:38    817s] 
[12/04 17:37:38    817s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:37:38    817s] 
[12/04 17:37:38    817s] #optDebug: {0, 1.000}
[12/04 17:37:38    817s] ### Creating RouteCongInterface, finished
[12/04 17:37:38    817s] {MG  {5 0 21.5 0.401453} }
[12/04 17:37:38    817s] ### Creating LA Mngr. totSessionCpu=0:13:38 mem=3920.4M
[12/04 17:37:38    817s] ### Creating LA Mngr, finished. totSessionCpu=0:13:38 mem=3920.4M
[12/04 17:37:38    817s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3939.5M
[12/04 17:37:38    817s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3939.5M
[12/04 17:37:38    817s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:37:38    817s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:37:38    817s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:37:38    817s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:37:38    817s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:37:38    817s] Info: violation cost 72.486435 (cap = 3.250658, tran = 69.235779, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:37:38    817s] |    62|    70|    -4.25|     8|     8|    -0.54|     0|     0|     0|     0|    -3.45|  -220.49|       0|       0|       0| 78.55%|          |         |
[12/04 17:37:43    822s] Info: violation cost 72.460670 (cap = 3.233660, tran = 69.226997, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:37:43    822s] |    62|    70|    -4.12|     8|     8|    -0.54|     0|     0|     0|     0|    -3.57|  -222.23|       1|       0|      12| 78.87%| 0:00:05.0|  3977.6M|
[12/04 17:37:43    822s] Info: violation cost 72.460670 (cap = 3.233660, tran = 69.226997, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:37:43    822s] |    62|    70|    -4.12|     8|     8|    -0.54|     0|     0|     0|     0|    -3.57|  -222.23|       0|       0|       0| 78.87%| 0:00:00.0|  3977.6M|
[12/04 17:37:43    822s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] ###############################################################################
[12/04 17:37:43    822s] #
[12/04 17:37:43    822s] #  Large fanout net report:  
[12/04 17:37:43    822s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:37:43    822s] #     - current density: 78.87
[12/04 17:37:43    822s] #
[12/04 17:37:43    822s] #  List of high fanout nets:
[12/04 17:37:43    822s] #
[12/04 17:37:43    822s] ###############################################################################
[12/04 17:37:43    822s] Bottom Preferred Layer:
[12/04 17:37:43    822s] +---------------+------------+----------+
[12/04 17:37:43    822s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:37:43    822s] +---------------+------------+----------+
[12/04 17:37:43    822s] | metal5 (z=5)  |         69 | default  |
[12/04 17:37:43    822s] +---------------+------------+----------+
[12/04 17:37:43    822s] Via Pillar Rule:
[12/04 17:37:43    822s]     None
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] =======================================================================
[12/04 17:37:43    822s]                 Reasons for remaining drv violations
[12/04 17:37:43    822s] =======================================================================
[12/04 17:37:43    822s] *info: Total 62 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] MultiBuffering failure reasons
[12/04 17:37:43    822s] ------------------------------------------------
[12/04 17:37:43    822s] *info:    62 net(s): Could not be fixed because the gain is not enough.
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] *** Finish DRV Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=3977.6M) ***
[12/04 17:37:43    822s] 
[12/04 17:37:43    822s] Total-nets :: 1733, Stn-nets :: 339, ratio :: 19.5615 %
[12/04 17:37:43    822s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3958.5M
[12/04 17:37:44    822s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:3920.5M
[12/04 17:37:44    822s] TotalInstCnt at PhyDesignMc Destruction: 1,631
[12/04 17:37:44    822s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.12
[12/04 17:37:44    822s] *** DrvOpt #5 [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:13:42.9/0:25:13.5 (0.5), mem = 3920.5M
[12/04 17:37:44    822s] 
[12/04 17:37:44    822s] =============================================================================================
[12/04 17:37:44    822s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/04 17:37:44    822s] =============================================================================================
[12/04 17:37:44    822s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:37:44    822s] ---------------------------------------------------------------------------------------------
[12/04 17:37:44    822s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:37:44    822s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  23.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:37:44    822s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:05.1 /  0:00:05.1    1.0
[12/04 17:37:44    822s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ OptEval                ]      1   0:00:05.1  (  71.7 % )     0:00:05.1 /  0:00:05.1    1.0
[12/04 17:37:44    822s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:37:44    822s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:44    822s] [ MISC                   ]          0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 17:37:44    822s] ---------------------------------------------------------------------------------------------
[12/04 17:37:44    822s]  DrvOpt #5 TOTAL                    0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.1    1.0
[12/04 17:37:44    822s] ---------------------------------------------------------------------------------------------
[12/04 17:37:44    822s] 
[12/04 17:37:44    822s] End: GigaOpt postEco DRV Optimization
[12/04 17:37:44    822s] GigaOpt: WNS changes after postEco optimization: -0.345 -> -0.357 (bump = 0.012)
[12/04 17:37:44    822s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 17:37:44    822s] Design TNS changes after trial route: -220.495 -> -222.230
[12/04 17:37:44    822s] Begin: GigaOpt TNS non-legal recovery
[12/04 17:37:44    822s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 17:37:44    822s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:44    822s] Info: 87 io nets excluded
[12/04 17:37:44    822s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:37:44    822s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:13:42.9/0:25:13.5 (0.5), mem = 3920.5M
[12/04 17:37:44    822s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.13
[12/04 17:37:44    822s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:37:44    822s] ### Creating PhyDesignMc. totSessionCpu=0:13:43 mem=3920.5M
[12/04 17:37:44    822s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:37:44    822s] OPERPROF: Starting DPlace-Init at level 1, MEM:3920.5M
[12/04 17:37:44    822s] z: 2, totalTracks: 1
[12/04 17:37:44    822s] z: 4, totalTracks: 1
[12/04 17:37:44    822s] z: 6, totalTracks: 1
[12/04 17:37:44    822s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:37:44    822s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3920.5M
[12/04 17:37:44    822s] OPERPROF:     Starting CMU at level 3, MEM:3920.5M
[12/04 17:37:44    822s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3920.5M
[12/04 17:37:44    822s] 
[12/04 17:37:44    822s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:37:44    822s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3920.5M
[12/04 17:37:44    822s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3920.5M
[12/04 17:37:44    822s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3920.5M
[12/04 17:37:44    822s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3920.5MB).
[12/04 17:37:44    822s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3920.5M
[12/04 17:37:44    823s] TotalInstCnt at PhyDesignMc Initialization: 1,631
[12/04 17:37:44    823s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:43 mem=3920.5M
[12/04 17:37:44    823s] ### Creating RouteCongInterface, started
[12/04 17:37:45    824s] 
[12/04 17:37:45    824s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:37:45    824s] 
[12/04 17:37:45    824s] #optDebug: {0, 1.000}
[12/04 17:37:45    824s] ### Creating RouteCongInterface, finished
[12/04 17:37:45    824s] {MG  {5 0 21.5 0.401453} }
[12/04 17:37:45    824s] ### Creating LA Mngr. totSessionCpu=0:13:45 mem=3920.5M
[12/04 17:37:45    824s] ### Creating LA Mngr, finished. totSessionCpu=0:13:45 mem=3920.5M
[12/04 17:37:46    825s] *info: 87 io nets excluded
[12/04 17:37:46    825s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:46    825s] *info: 2 clock nets excluded
[12/04 17:37:46    825s] *info: 3 no-driver nets excluded.
[12/04 17:37:46    825s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.4
[12/04 17:37:46    825s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:37:46    825s] ** GigaOpt Optimizer WNS Slack -3.567 TNS Slack -222.230 Density 78.87
[12/04 17:37:46    825s] Optimizer TNS Opt
[12/04 17:37:46    825s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.567|-222.229|
|reg2reg   |-0.001|  -0.001|
|HEPG      |-0.001|  -0.001|
|All Paths |-3.567|-222.230|
+----------+------+--------+

[12/04 17:37:46    825s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3941.6M
[12/04 17:37:46    825s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3941.6M
[12/04 17:37:46    825s] Active Path Group: reg2reg  
[12/04 17:37:46    825s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:46    825s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:37:46    825s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:46    825s] |  -0.001|   -3.567|  -0.001| -222.230|   78.87%|   0:00:00.0| 3941.6M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 17:37:46    825s] |   0.000|   -3.567|   0.000| -222.229|   78.88%|   0:00:00.0| 3979.8M|av_func_mode_max|       NA| NA                                  |
[12/04 17:37:46    825s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:46    825s] 
[12/04 17:37:46    825s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3979.8M) ***
[12/04 17:37:46    825s] Active Path Group: default 
[12/04 17:37:46    825s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:46    825s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:37:46    825s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:46    825s] |  -3.567|   -3.567|-222.229| -222.229|   78.88%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:37:46    825s] |  -3.450|   -3.450|-221.978| -221.978|   78.84%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:37:46    825s] |  -3.450|   -3.450|-221.864| -221.864|   78.82%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:37:46    825s] |  -3.450|   -3.450|-221.849| -221.849|   78.82%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:37:46    825s] |  -3.450|   -3.450|-221.833| -221.833|   78.83%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:37:46    825s] |  -3.450|   -3.450|-221.600| -221.600|   78.78%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:37:46    825s] |  -3.450|   -3.450|-221.414| -221.414|   78.73%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[18]                          |
[12/04 17:37:47    825s] |  -3.450|   -3.450|-221.398| -221.398|   78.74%|   0:00:01.0| 3979.8M|av_func_mode_max|  default| tetris[31]                          |
[12/04 17:37:47    825s] |  -3.450|   -3.450|-221.277| -221.277|   78.71%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[33]                          |
[12/04 17:37:47    825s] |  -3.450|   -3.450|-221.179| -221.179|   78.69%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[32]                          |
[12/04 17:37:47    825s] |  -3.450|   -3.450|-221.093| -221.093|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[32]                          |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.565| -220.565|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.452| -220.452|   78.65%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.294| -220.294|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.279| -220.279|   78.68%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.247| -220.247|   78.65%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_3__0_/D  |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.198| -220.198|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[11]                          |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.147| -220.147|   78.66%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[61]                          |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.081| -220.081|   78.69%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/bottom_f_reg_1__3_/D           |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-220.019| -220.019|   78.74%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/bottom_f_reg_1__0_/D           |
[12/04 17:37:47    826s] |  -3.450|   -3.450|-219.953| -219.953|   78.79%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| CORE/bottom_f_reg_0__1_/D           |
[12/04 17:37:48    826s] |  -3.450|   -3.450|-219.885| -219.885|   78.79%|   0:00:01.0| 3979.8M|av_func_mode_max|  default| CORE/state_reg_0_/D                 |
[12/04 17:37:48    827s] |  -3.450|   -3.450|-219.846| -219.846|   78.80%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[44]                          |
[12/04 17:37:48    827s] |  -3.450|   -3.450|-219.798| -219.798|   78.80%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| score[3]                            |
[12/04 17:37:48    827s] |  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[42]                          |
[12/04 17:37:48    827s] |  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3979.8M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:37:48    827s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=3979.8M) ***
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=3979.8M) ***
[12/04 17:37:48    827s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

[12/04 17:37:48    827s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -219.748 Density 78.81
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.4
[12/04 17:37:48    827s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:       Starting CMU at level 4, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:3979.8M
[12/04 17:37:48    827s] TDRefine: refinePlace mode is spiral
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.8
[12/04 17:37:48    827s] OPERPROF: Starting RefinePlace at level 1, MEM:3979.8M
[12/04 17:37:48    827s] *** Starting refinePlace (0:13:47 mem=3979.8M) ***
[12/04 17:37:48    827s] Total net bbox length = 1.247e+06 (6.225e+05 6.248e+05) (ext = 1.193e+06)
[12/04 17:37:48    827s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] Starting Small incrNP...
[12/04 17:37:48    827s] User Input Parameters:
[12/04 17:37:48    827s] - Congestion Driven    : Off
[12/04 17:37:48    827s] - Timing Driven        : Off
[12/04 17:37:48    827s] - Area-Violation Based : Off
[12/04 17:37:48    827s] - Start Rollback Level : -5
[12/04 17:37:48    827s] - Legalized            : On
[12/04 17:37:48    827s] - Window Based         : Off
[12/04 17:37:48    827s] - eDen incr mode       : Off
[12/04 17:37:48    827s] - Small incr mode      : On
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:3979.8M
[12/04 17:37:48    827s] default core: bins with density > 0.750 = 48.00 % ( 12 / 25 )
[12/04 17:37:48    827s] Density distribution unevenness ratio = 4.699%
[12/04 17:37:48    827s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:3979.8M
[12/04 17:37:48    827s] cost 0.925926, thresh 1.000000
[12/04 17:37:48    827s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3979.8M)
[12/04 17:37:48    827s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:37:48    827s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3979.8M
[12/04 17:37:48    827s] Starting refinePlace ...
[12/04 17:37:48    827s] One DDP V2 for no tweak run.
[12/04 17:37:48    827s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:37:48    827s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3979.8MB) @(0:13:47 - 0:13:47).
[12/04 17:37:48    827s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:37:48    827s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:37:48    827s] Move report: legalization moves 48 insts, mean move: 7.94 um, max move: 22.40 um spiral
[12/04 17:37:48    827s] 	Max move on inst (CORE/U1900): (10352.76, 10257.52) --> (10335.40, 10252.48)
[12/04 17:37:48    827s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3982.8MB) @(0:13:47 - 0:13:47).
[12/04 17:37:48    827s] Move report: Detail placement moves 48 insts, mean move: 7.94 um, max move: 22.40 um 
[12/04 17:37:48    827s] 	Max move on inst (CORE/U1900): (10352.76, 10257.52) --> (10335.40, 10252.48)
[12/04 17:37:48    827s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3982.8MB
[12/04 17:37:48    827s] Statistics of distance of Instance movement in refine placement:
[12/04 17:37:48    827s]   maximum (X+Y) =        22.40 um
[12/04 17:37:48    827s]   inst (CORE/U1900) with max move: (10352.8, 10257.5) -> (10335.4, 10252.5)
[12/04 17:37:48    827s]   mean    (X+Y) =         7.94 um
[12/04 17:37:48    827s] Summary Report:
[12/04 17:37:48    827s] Instances move: 48 (out of 1632 movable)
[12/04 17:37:48    827s] Instances flipped: 0
[12/04 17:37:48    827s] Mean displacement: 7.94 um
[12/04 17:37:48    827s] Max displacement: 22.40 um (Instance: CORE/U1900) (10352.8, 10257.5) -> (10335.4, 10252.5)
[12/04 17:37:48    827s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:37:48    827s] Total instances moved : 48
[12/04 17:37:48    827s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.023, MEM:3982.8M
[12/04 17:37:48    827s] Total net bbox length = 1.247e+06 (6.226e+05 6.249e+05) (ext = 1.193e+06)
[12/04 17:37:48    827s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3982.8MB
[12/04 17:37:48    827s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3982.8MB) @(0:13:47 - 0:13:47).
[12/04 17:37:48    827s] *** Finished refinePlace (0:13:47 mem=3982.8M) ***
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.8
[12/04 17:37:48    827s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.029, MEM:3982.8M
[12/04 17:37:48    827s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3982.8M
[12/04 17:37:48    827s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3979.8M
[12/04 17:37:48    827s] *** maximum move = 22.40 um ***
[12/04 17:37:48    827s] *** Finished re-routing un-routed nets (3979.8M) ***
[12/04 17:37:48    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Starting CMU at level 3, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3979.8M
[12/04 17:37:48    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3979.8M
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3979.8M) ***
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.4
[12/04 17:37:48    827s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -219.748 Density 78.81
[12/04 17:37:48    827s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

[12/04 17:37:48    827s] Bottom Preferred Layer:
[12/04 17:37:48    827s] +---------------+------------+----------+
[12/04 17:37:48    827s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:37:48    827s] +---------------+------------+----------+
[12/04 17:37:48    827s] | metal5 (z=5)  |         69 | default  |
[12/04 17:37:48    827s] +---------------+------------+----------+
[12/04 17:37:48    827s] Via Pillar Rule:
[12/04 17:37:48    827s]     None
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=3979.8M) ***
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.4
[12/04 17:37:48    827s] Total-nets :: 1734, Stn-nets :: 340, ratio :: 19.6078 %
[12/04 17:37:48    827s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3960.8M
[12/04 17:37:48    827s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:3918.8M
[12/04 17:37:48    827s] TotalInstCnt at PhyDesignMc Destruction: 1,632
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.13
[12/04 17:37:48    827s] *** TnsOpt #3 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:13:47.4/0:25:18.0 (0.5), mem = 3918.8M
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] =============================================================================================
[12/04 17:37:48    827s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[12/04 17:37:48    827s] =============================================================================================
[12/04 17:37:48    827s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:37:48    827s] ---------------------------------------------------------------------------------------------
[12/04 17:37:48    827s] [ RefinePlace            ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:37:48    827s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:37:48    827s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:48    827s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:37:48    827s] [ RouteCongInterfaceInit ]      1   0:00:01.7  (  37.3 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:37:48    827s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:48    827s] [ TransformInit          ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:37:48    827s] [ OptimizationStep       ]      2   0:00:00.0  (   0.9 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:37:48    827s] [ OptSingleIteration     ]     79   0:00:00.1  (   1.1 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 17:37:48    827s] [ OptGetWeight           ]     79   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:48    827s] [ OptEval                ]     79   0:00:01.7  (  37.7 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:37:48    827s] [ OptCommit              ]     79   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:48    827s] [ IncrTimingUpdate       ]     64   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:37:48    827s] [ PostCommitDelayUpdate  ]     79   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:37:48    827s] [ IncrDelayCalc          ]     88   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.5
[12/04 17:37:48    827s] [ SetupOptGetWorkingSet  ]    154   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:37:48    827s] [ SetupOptGetActiveNode  ]    154   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:48    827s] [ SetupOptSlackGraph     ]     79   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:37:48    827s] [ MISC                   ]          0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.1    1.0
[12/04 17:37:48    827s] ---------------------------------------------------------------------------------------------
[12/04 17:37:48    827s]  TnsOpt #3 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 17:37:48    827s] ---------------------------------------------------------------------------------------------
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] End: GigaOpt TNS non-legal recovery
[12/04 17:37:48    827s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 17:37:48    827s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 17:37:48    827s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:48    827s] Info: 87 io nets excluded
[12/04 17:37:48    827s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:37:48    827s] *** TnsOpt #4 [begin] : totSession cpu/real = 0:13:47.4/0:25:18.0 (0.5), mem = 3918.8M
[12/04 17:37:48    827s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.14
[12/04 17:37:48    827s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:37:48    827s] ### Creating PhyDesignMc. totSessionCpu=0:13:47 mem=3918.8M
[12/04 17:37:48    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:3918.8M
[12/04 17:37:48    827s] z: 2, totalTracks: 1
[12/04 17:37:48    827s] z: 4, totalTracks: 1
[12/04 17:37:48    827s] z: 6, totalTracks: 1
[12/04 17:37:48    827s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:37:48    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3918.8M
[12/04 17:37:48    827s] OPERPROF:     Starting CMU at level 3, MEM:3918.8M
[12/04 17:37:48    827s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3918.8M
[12/04 17:37:48    827s] 
[12/04 17:37:48    827s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:37:48    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3918.8M
[12/04 17:37:48    827s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3918.8M
[12/04 17:37:48    827s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3918.8M
[12/04 17:37:48    827s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3918.8MB).
[12/04 17:37:48    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3918.8M
[12/04 17:37:48    827s] TotalInstCnt at PhyDesignMc Initialization: 1,632
[12/04 17:37:48    827s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:47 mem=3918.8M
[12/04 17:37:48    827s] ### Creating RouteCongInterface, started
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] #optDebug: {0, 1.000}
[12/04 17:37:50    829s] ### Creating RouteCongInterface, finished
[12/04 17:37:50    829s] {MG  {5 0 21.5 0.401453} }
[12/04 17:37:50    829s] ### Creating LA Mngr. totSessionCpu=0:13:49 mem=3918.8M
[12/04 17:37:50    829s] ### Creating LA Mngr, finished. totSessionCpu=0:13:49 mem=3918.8M
[12/04 17:37:50    829s] *info: 87 io nets excluded
[12/04 17:37:50    829s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:37:50    829s] *info: 2 clock nets excluded
[12/04 17:37:50    829s] *info: 3 no-driver nets excluded.
[12/04 17:37:50    829s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.5
[12/04 17:37:50    829s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:37:50    829s] ** GigaOpt Optimizer WNS Slack -3.450 TNS Slack -219.748 Density 78.81
[12/04 17:37:50    829s] Optimizer TNS Opt
[12/04 17:37:50    829s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

[12/04 17:37:50    829s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3939.9M
[12/04 17:37:50    829s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3939.9M
[12/04 17:37:50    829s] Active Path Group: default 
[12/04 17:37:50    829s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:50    829s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:37:50    829s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:50    829s] |  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3939.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:37:50    829s] |  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3958.9M|av_func_mode_max|  default| tetris[32]                          |
[12/04 17:37:50    829s] |  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3958.9M|av_func_mode_max|  default| CORE/position_f_reg_2_/D            |
[12/04 17:37:50    829s] |  -3.450|   -3.450|-219.748| -219.748|   78.81%|   0:00:00.0| 3958.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:37:50    829s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3958.9M) ***
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3958.9M) ***
[12/04 17:37:50    829s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

[12/04 17:37:50    829s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.450|-219.748|
|reg2reg   | 0.000|   0.000|
|HEPG      | 0.000|   0.000|
|All Paths |-3.450|-219.748|
+----------+------+--------+

[12/04 17:37:50    829s] Bottom Preferred Layer:
[12/04 17:37:50    829s] +---------------+------------+----------+
[12/04 17:37:50    829s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:37:50    829s] +---------------+------------+----------+
[12/04 17:37:50    829s] | metal5 (z=5)  |         69 | default  |
[12/04 17:37:50    829s] +---------------+------------+----------+
[12/04 17:37:50    829s] Via Pillar Rule:
[12/04 17:37:50    829s]     None
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3958.9M) ***
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.5
[12/04 17:37:50    829s] Total-nets :: 1734, Stn-nets :: 340, ratio :: 19.6078 %
[12/04 17:37:50    829s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3939.9M
[12/04 17:37:50    829s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3916.9M
[12/04 17:37:50    829s] TotalInstCnt at PhyDesignMc Destruction: 1,632
[12/04 17:37:50    829s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.14
[12/04 17:37:50    829s] *** TnsOpt #4 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:13:49.6/0:25:20.2 (0.5), mem = 3916.9M
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] =============================================================================================
[12/04 17:37:50    829s]  Step TAT Report for TnsOpt #4                                                  20.15-s105_1
[12/04 17:37:50    829s] =============================================================================================
[12/04 17:37:50    829s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:37:50    829s] ---------------------------------------------------------------------------------------------
[12/04 17:37:50    829s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:37:50    829s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  72.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:37:50    829s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ TransformInit          ]      1   0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:37:50    829s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 17:37:50    829s] [ OptSingleIteration     ]     30   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.4
[12/04 17:37:50    829s] [ OptGetWeight           ]     30   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:37:50    829s] [ OptEval                ]     30   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ OptCommit              ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ IncrTimingUpdate       ]     33   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ SetupOptGetWorkingSet  ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ SetupOptSlackGraph     ]     30   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:37:50    829s] [ MISC                   ]          0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:37:50    829s] ---------------------------------------------------------------------------------------------
[12/04 17:37:50    829s]  TnsOpt #4 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 17:37:50    829s] ---------------------------------------------------------------------------------------------
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] Active setup views:
[12/04 17:37:50    829s]  av_func_mode_max
[12/04 17:37:50    829s]   Dominating endpoints: 0
[12/04 17:37:50    829s]   Dominating TNS: -0.000
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] Extraction called for design 'CHIP' of instances=1756 and nets=1739 using extraction engine 'preRoute' .
[12/04 17:37:50    829s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:37:50    829s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:37:50    829s] PreRoute RC Extraction called for design CHIP.
[12/04 17:37:50    829s] RC Extraction called in multi-corner(1) mode.
[12/04 17:37:50    829s] RCMode: PreRoute
[12/04 17:37:50    829s]       RC Corner Indexes            0   
[12/04 17:37:50    829s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:37:50    829s] Resistance Scaling Factor    : 1.00000 
[12/04 17:37:50    829s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:37:50    829s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:37:50    829s] Shrink Factor                : 1.00000
[12/04 17:37:50    829s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:37:50    829s] Using capacitance table file ...
[12/04 17:37:50    829s] RC Grid backup saved.
[12/04 17:37:50    829s] 
[12/04 17:37:50    829s] Trim Metal Layers:
[12/04 17:37:50    829s] LayerId::1 widthSet size::4
[12/04 17:37:50    829s] LayerId::2 widthSet size::4
[12/04 17:37:50    829s] LayerId::3 widthSet size::4
[12/04 17:37:50    829s] LayerId::4 widthSet size::4
[12/04 17:37:50    829s] LayerId::5 widthSet size::4
[12/04 17:37:50    829s] LayerId::6 widthSet size::2
[12/04 17:37:50    829s] Skipped RC grid update for preRoute extraction.
[12/04 17:37:50    829s] eee: pegSigSF::1.070000
[12/04 17:37:50    829s] Initializing multi-corner capacitance tables ... 
[12/04 17:37:50    829s] Initializing multi-corner resistance tables ...
[12/04 17:37:51    830s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:37:51    830s] eee: l::2 avDens::0.075843 usedTrk::696840.963524 availTrk::9187956.307338 sigTrk::696840.963524
[12/04 17:37:51    830s] eee: l::3 avDens::0.069086 usedTrk::685092.311284 availTrk::9916448.292373 sigTrk::685092.311284
[12/04 17:37:51    830s] eee: l::4 avDens::0.020828 usedTrk::10883.881944 availTrk::522552.307161 sigTrk::10883.881944
[12/04 17:37:51    830s] eee: l::5 avDens::0.014916 usedTrk::8458.073609 availTrk::567034.556867 sigTrk::8458.073609
[12/04 17:37:51    830s] eee: l::6 avDens::0.048528 usedTrk::143.000000 availTrk::2946.774194 sigTrk::143.000000
[12/04 17:37:52    831s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:37:52    831s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309363 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.916300 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 78 ; 
[12/04 17:37:52    831s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 3886.336M)
[12/04 17:37:52    831s] Skewing Data Summary (End_of_FINAL)
[12/04 17:37:52    831s] --------------------------------------------------
[12/04 17:37:52    831s]  Total skewed count:0
[12/04 17:37:52    831s] --------------------------------------------------
[12/04 17:37:52    831s] Starting delay calculation for Setup views
[12/04 17:37:52    831s] #################################################################################
[12/04 17:37:52    831s] # Design Stage: PreRoute
[12/04 17:37:52    831s] # Design Name: CHIP
[12/04 17:37:52    831s] # Design Mode: 90nm
[12/04 17:37:52    831s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:37:52    831s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:37:52    831s] # Signoff Settings: SI Off 
[12/04 17:37:52    831s] #################################################################################
[12/04 17:37:52    831s] Calculate delays in Single mode...
[12/04 17:37:52    831s] Topological Sorting (REAL = 0:00:00.0, MEM = 3893.9M, InitMEM = 3893.9M)
[12/04 17:37:52    831s] Start delay calculation (fullDC) (1 T). (MEM=3893.88)
[12/04 17:37:52    831s] End AAE Lib Interpolated Model. (MEM=3893.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:37:52    831s] Total number of fetched objects 1750
[12/04 17:37:52    831s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:37:52    831s] End delay calculation. (MEM=3909.56 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 17:37:52    831s] End delay calculation (fullDC). (MEM=3909.56 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:37:52    831s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 3909.6M) ***
[12/04 17:37:52    831s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:13:52 mem=3909.6M)
[12/04 17:37:52    831s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Import and model ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Create place DB ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Import place data ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Read instances and placement ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Read nets ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Create route DB ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       == Non-default Options ==
[12/04 17:37:52    831s] (I)       Build term to term wires                           : false
[12/04 17:37:52    831s] (I)       Maximum routing layer                              : 6
[12/04 17:37:52    831s] (I)       Number of threads                                  : 1
[12/04 17:37:52    831s] (I)       Method to set GCell size                           : row
[12/04 17:37:52    831s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:37:52    831s] (I)       Started Import route data (1T) ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       ============== Pin Summary ==============
[12/04 17:37:52    831s] (I)       +-------+--------+---------+------------+
[12/04 17:37:52    831s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:37:52    831s] (I)       +-------+--------+---------+------------+
[12/04 17:37:52    831s] (I)       |     1 |   5978 |  100.00 |        Pin |
[12/04 17:37:52    831s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:37:52    831s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:37:52    831s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:37:52    831s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:37:52    831s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:37:52    831s] (I)       +-------+--------+---------+------------+
[12/04 17:37:52    831s] (I)       Use row-based GCell size
[12/04 17:37:52    831s] (I)       Use row-based GCell align
[12/04 17:37:52    831s] (I)       GCell unit size   : 5040
[12/04 17:37:52    831s] (I)       GCell multiplier  : 1
[12/04 17:37:52    831s] (I)       GCell row height  : 5040
[12/04 17:37:52    831s] (I)       Actual row height : 5040
[12/04 17:37:52    831s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:37:52    831s] [NR-eGR] Track table information for default rule: 
[12/04 17:37:52    831s] [NR-eGR] metal1 has no routable track
[12/04 17:37:52    831s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:37:52    831s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:37:52    831s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:37:52    831s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:37:52    831s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:37:52    831s] (I)       =================== Default via ====================
[12/04 17:37:52    831s] (I)       +---+------------------+---------------------------+
[12/04 17:37:52    831s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:37:52    831s] (I)       +---+------------------+---------------------------+
[12/04 17:37:52    831s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:37:52    831s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:37:52    831s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:37:52    831s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:37:52    831s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:37:52    831s] (I)       +---+------------------+---------------------------+
[12/04 17:37:52    831s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Read routing blockages ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Read instance blockages ( Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3909.56 MB )
[12/04 17:37:52    831s] (I)       Started Read PG blockages ( Curr Mem: 3909.56 MB )
[12/04 17:37:53    831s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:37:53    831s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Started Read boundary cut boxes ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:37:53    831s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:37:53    831s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:37:53    831s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:37:53    831s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:37:53    831s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Started Read blackboxes ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:37:53    831s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Started Read prerouted ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:37:53    831s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Started Read unlegalized nets ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Started Read nets ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] [NR-eGR] Read numTotalNets=1734  numIgnoredNets=0
[12/04 17:37:53    831s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Started Set up via pillars ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4039.56 MB )
[12/04 17:37:53    831s] (I)       early_global_route_priority property id does not exist.
[12/04 17:37:53    831s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4039.56 MB )
[12/04 17:37:53    832s] (I)       Finished Initialize 3D grid graph ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 4126.56 MB )
[12/04 17:37:53    832s] (I)       Model blockages into capacity
[12/04 17:37:53    832s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:37:53    832s] (I)       Started Initialize 3D capacity ( Curr Mem: 4126.56 MB )
[12/04 17:37:54    833s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:37:55    834s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:37:56    835s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:37:58    837s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:37:58    837s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:37:58    837s] (I)       Finished Initialize 3D capacity ( CPU: 5.28 sec, Real: 5.28 sec, Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       -- layer congestion ratio --
[12/04 17:37:58    837s] (I)       Layer 1 : 0.100000
[12/04 17:37:58    837s] (I)       Layer 2 : 0.700000
[12/04 17:37:58    837s] (I)       Layer 3 : 0.700000
[12/04 17:37:58    837s] (I)       Layer 4 : 0.700000
[12/04 17:37:58    837s] (I)       Layer 5 : 0.700000
[12/04 17:37:58    837s] (I)       Layer 6 : 0.700000
[12/04 17:37:58    837s] (I)       ----------------------------
[12/04 17:37:58    837s] (I)       Number of ignored nets                =      0
[12/04 17:37:58    837s] (I)       Number of connected nets              =      0
[12/04 17:37:58    837s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:37:58    837s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:37:58    837s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:37:58    837s] (I)       Finished Import route data (1T) ( CPU: 5.78 sec, Real: 5.78 sec, Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       Finished Create route DB ( CPU: 5.78 sec, Real: 5.78 sec, Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       Started Read aux data ( Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       Started Others data preparation ( Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:37:58    837s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       Started Create route kernel ( Curr Mem: 4486.56 MB )
[12/04 17:37:58    837s] (I)       Ndr track 0 does not exist
[12/04 17:37:58    837s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:37:58    837s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:37:58    837s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:37:58    837s] (I)       Site width          :   620  (dbu)
[12/04 17:37:58    837s] (I)       Row height          :  5040  (dbu)
[12/04 17:37:58    837s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:37:58    837s] (I)       GCell width         :  5040  (dbu)
[12/04 17:37:58    837s] (I)       GCell height        :  5040  (dbu)
[12/04 17:37:58    837s] (I)       Grid                :  4070  4069     6
[12/04 17:37:58    837s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:37:58    837s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:37:58    837s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:37:58    837s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:37:58    837s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:37:58    837s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:37:58    837s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:37:58    837s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:37:58    837s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:37:58    837s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:37:58    837s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:37:58    837s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:37:58    837s] (I)       --------------------------------------------------------
[12/04 17:37:58    837s] 
[12/04 17:37:58    837s] [NR-eGR] ============ Routing rule table ============
[12/04 17:37:58    837s] [NR-eGR] Rule id: 0  Nets: 1647 
[12/04 17:37:58    837s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:37:58    837s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:37:58    837s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:37:58    837s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:37:58    837s] [NR-eGR] ========================================
[12/04 17:37:58    837s] [NR-eGR] 
[12/04 17:37:58    837s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:37:58    837s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:37:58    837s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:37:58    837s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:37:58    837s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:37:58    837s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:37:58    837s] (I)       Finished Create route kernel ( CPU: 0.29 sec, Real: 0.27 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:58    837s] (I)       Finished Import and model ( CPU: 6.09 sec, Real: 6.08 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:58    837s] (I)       Reset routing kernel
[12/04 17:37:58    837s] (I)       Started Global Routing ( Curr Mem: 5402.60 MB )
[12/04 17:37:58    837s] (I)       Started Initialization ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    837s] (I)       totalPins=5804  totalGlobalPin=5496 (94.69%)
[12/04 17:37:59    837s] (I)       Finished Initialization ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:59    837s] (I)       Started Net group 1 ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    837s] (I)       Started Generate topology ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    837s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:37:59    838s] [NR-eGR] Layer group 1: route 69 net(s) in layer range [5, 6]
[12/04 17:37:59    838s] (I)       
[12/04 17:37:59    838s] (I)       ============  Phase 1a Route ============
[12/04 17:37:59    838s] (I)       Started Phase 1a ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Started Pattern routing (1T) ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:37:59    838s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:37:59    838s] (I)       Finished Phase 1a ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       
[12/04 17:37:59    838s] (I)       ============  Phase 1b Route ============
[12/04 17:37:59    838s] (I)       Started Phase 1b ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5402.60 MB )
[12/04 17:37:59    838s] (I)       Finished Monotonic routing (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5655.30 MB )
[12/04 17:37:59    838s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:37:59    838s] (I)       Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.201730e+05um
[12/04 17:37:59    838s] (I)       Finished Phase 1b ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5655.30 MB )
[12/04 17:37:59    838s] (I)       
[12/04 17:37:59    838s] (I)       ============  Phase 1c Route ============
[12/04 17:37:59    838s] (I)       Started Phase 1c ( Curr Mem: 5655.30 MB )
[12/04 17:37:59    838s] (I)       Started Two level routing ( Curr Mem: 5655.30 MB )
[12/04 17:37:59    838s] (I)       Level2 Grid: 814 x 814
[12/04 17:37:59    838s] (I)       Started Two Level Routing ( Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Finished Two Level Routing ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Finished Two level routing ( CPU: 1.06 sec, Real: 1.06 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Usage: 182578 = (90003 H, 92575 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:00    839s] (I)       Finished Phase 1c ( CPU: 1.06 sec, Real: 1.06 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       
[12/04 17:38:00    839s] (I)       ============  Phase 1d Route ============
[12/04 17:38:00    839s] (I)       Started Phase 1d ( Curr Mem: 5655.30 MB )
[12/04 17:38:00    839s] (I)       Started Detoured routing ( Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:01    839s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       
[12/04 17:38:01    839s] (I)       ============  Phase 1e Route ============
[12/04 17:38:01    839s] (I)       Started Phase 1e ( Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Started Route legalization ( Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:01    839s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.201730e+05um
[12/04 17:38:01    839s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       
[12/04 17:38:01    839s] (I)       ============  Phase 1l Route ============
[12/04 17:38:01    839s] (I)       Started Phase 1l ( Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Started Layer assignment (1T) ( Curr Mem: 5655.30 MB )
[12/04 17:38:01    839s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5655.30 MB )
[12/04 17:38:01    840s] (I)       Finished Layer assignment (1T) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5663.31 MB )
[12/04 17:38:01    840s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5663.31 MB )
[12/04 17:38:01    840s] (I)       Finished Net group 1 ( CPU: 2.14 sec, Real: 2.14 sec, Curr Mem: 5663.31 MB )
[12/04 17:38:01    840s] (I)       Started Net group 2 ( Curr Mem: 5663.31 MB )
[12/04 17:38:01    840s] (I)       Started Generate topology ( Curr Mem: 5663.31 MB )
[12/04 17:38:01    840s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5663.31 MB )
[12/04 17:38:01    840s] (I)       total 2D Cap : 414465140 = (201281684 H, 213183456 V)
[12/04 17:38:02    841s] [NR-eGR] Layer group 2: route 1578 net(s) in layer range [2, 6]
[12/04 17:38:02    841s] (I)       
[12/04 17:38:02    841s] (I)       ============  Phase 1a Route ============
[12/04 17:38:02    841s] (I)       Started Phase 1a ( Curr Mem: 5663.31 MB )
[12/04 17:38:02    841s] (I)       Started Pattern routing (1T) ( Curr Mem: 5663.31 MB )
[12/04 17:38:03    842s] (I)       Finished Pattern routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5663.31 MB )
[12/04 17:38:03    842s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5663.31 MB )
[12/04 17:38:03    842s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:38:03    842s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 5663.31 MB )
[12/04 17:38:03    842s] (I)       Usage: 249210 = (124328 H, 124882 V) = (0.06% H, 0.06% V) = (6.266e+05um H, 6.294e+05um V)
[12/04 17:38:03    842s] (I)       Started Add via demand to 2D ( Curr Mem: 5663.31 MB )
[12/04 17:38:03    842s] (I)       Finished Add via demand to 2D ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Finished Phase 1a ( CPU: 0.56 sec, Real: 0.57 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       
[12/04 17:38:03    842s] (I)       ============  Phase 1b Route ============
[12/04 17:38:03    842s] (I)       Started Phase 1b ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Finished Monotonic routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Usage: 249210 = (124328 H, 124882 V) = (0.06% H, 0.06% V) = (6.266e+05um H, 6.294e+05um V)
[12/04 17:38:03    842s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.256018e+06um
[12/04 17:38:03    842s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:38:03    842s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:38:03    842s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       
[12/04 17:38:03    842s] (I)       ============  Phase 1c Route ============
[12/04 17:38:03    842s] (I)       Started Phase 1c ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Started Two level routing ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Level2 Grid: 814 x 814
[12/04 17:38:03    842s] (I)       Started Two Level Routing ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Finished Two Level Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Finished Two level routing ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Usage: 249210 = (124328 H, 124882 V) = (0.06% H, 0.06% V) = (6.266e+05um H, 6.294e+05um V)
[12/04 17:38:03    842s] (I)       Finished Phase 1c ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       
[12/04 17:38:03    842s] (I)       ============  Phase 1d Route ============
[12/04 17:38:03    842s] (I)       Started Phase 1d ( Curr Mem: 5916.01 MB )
[12/04 17:38:03    842s] (I)       Started Detoured routing ( Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Usage: 249210 = (124328 H, 124882 V) = (0.06% H, 0.06% V) = (6.266e+05um H, 6.294e+05um V)
[12/04 17:38:04    842s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       
[12/04 17:38:04    842s] (I)       ============  Phase 1e Route ============
[12/04 17:38:04    842s] (I)       Started Phase 1e ( Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Started Route legalization ( Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:04    842s] (I)       Usage: 249210 = (124328 H, 124882 V) = (0.06% H, 0.06% V) = (6.266e+05um H, 6.294e+05um V)
[12/04 17:38:04    843s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.256018e+06um
[12/04 17:38:04    843s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:04    843s] (I)       
[12/04 17:38:04    843s] (I)       ============  Phase 1l Route ============
[12/04 17:38:04    843s] (I)       Started Phase 1l ( Curr Mem: 5916.01 MB )
[12/04 17:38:04    843s] (I)       Started Layer assignment (1T) ( Curr Mem: 5916.01 MB )
[12/04 17:38:04    843s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5916.01 MB )
[12/04 17:38:04    843s] (I)       Finished Layer assignment (1T) ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 4251.01 MB )
[12/04 17:38:04    843s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 4251.01 MB )
[12/04 17:38:04    843s] (I)       Finished Net group 2 ( CPU: 3.38 sec, Real: 3.32 sec, Curr Mem: 4251.01 MB )
[12/04 17:38:04    843s] (I)       Started Clean cong LA ( Curr Mem: 4251.01 MB )
[12/04 17:38:04    843s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4251.01 MB )
[12/04 17:38:04    843s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:38:04    843s] (I)       Layer  2:   46215067     20038         0    87595964    46994472    (65.08%) 
[12/04 17:38:04    843s] (I)       Layer  3:   52876079     26047         1    95626512    53384337    (64.17%) 
[12/04 17:38:04    843s] (I)       Layer  4:  133358113     14848         0      950503   133639932    ( 0.71%) 
[12/04 17:38:04    843s] (I)       Layer  5:  148345742     98945         0      563805   148447044    ( 0.38%) 
[12/04 17:38:04    843s] (I)       Layer  6:   33542322     92799         0       95475    33552133    ( 0.28%) 
[12/04 17:38:04    843s] (I)       Total:     414337323    252677         1   184832259   416017918    (30.76%) 
[12/04 17:38:05    844s] (I)       
[12/04 17:38:05    844s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:38:05    844s] [NR-eGR]                        OverCon            
[12/04 17:38:05    844s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:38:05    844s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:38:05    844s] [NR-eGR] ----------------------------------------------
[12/04 17:38:05    844s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR] ----------------------------------------------
[12/04 17:38:05    844s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[12/04 17:38:05    844s] [NR-eGR] 
[12/04 17:38:05    844s] (I)       Finished Global Routing ( CPU: 6.82 sec, Real: 6.75 sec, Curr Mem: 4251.01 MB )
[12/04 17:38:05    844s] (I)       Started Export 3D cong map ( Curr Mem: 4251.01 MB )
[12/04 17:38:06    845s] (I)       total 2D Cap : 414475422 = (201288062 H, 213187360 V)
[12/04 17:38:07    845s] (I)       Started Export 2D cong map ( Curr Mem: 4566.90 MB )
[12/04 17:38:07    846s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:38:07    846s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:38:07    846s] (I)       Finished Export 2D cong map ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4819.61 MB )
[12/04 17:38:07    846s] (I)       Finished Export 3D cong map ( CPU: 1.56 sec, Real: 1.56 sec, Curr Mem: 4819.61 MB )
[12/04 17:38:07    846s] [NR-eGR] Finished Early Global Route kernel ( CPU: 14.47 sec, Real: 14.40 sec, Curr Mem: 4819.61 MB )
[12/04 17:38:07    846s] OPERPROF: Starting HotSpotCal at level 1, MEM:4819.6M
[12/04 17:38:07    846s] [hotspot] +------------+---------------+---------------+
[12/04 17:38:07    846s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:38:07    846s] [hotspot] +------------+---------------+---------------+
[12/04 17:38:07    846s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:38:07    846s] [hotspot] +------------+---------------+---------------+
[12/04 17:38:07    846s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:38:07    846s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:38:07    846s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.280, MEM:4819.6M
[12/04 17:38:07    846s] Reported timing to dir ./timingReports
[12/04 17:38:07    846s] **optDesign ... cpu = 0:04:08, real = 0:04:08, mem = 2662.3M, totSessionCpu=0:14:07 **
[12/04 17:38:07    846s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3919.6M
[12/04 17:38:07    846s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:3919.6M
[12/04 17:38:09    846s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.450  |  0.001  | -3.450  |
|           TNS (ns):|-219.744 |  0.000  |-219.744 |
|    Violating Paths:|   107   |    0    |   107   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.277   |      9 (9)       |
|   max_tran     |     38 (46)      |   -3.630   |     38 (46)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:38:09    846s] Density: 78.810%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:09, real = 0:04:10, mem = 2657.4M, totSessionCpu=0:14:07 **
[12/04 17:38:09    846s] 
[12/04 17:38:09    846s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:38:09    846s] Deleting Lib Analyzer.
[12/04 17:38:09    846s] 
[12/04 17:38:09    846s] TimeStamp Deleting Cell Server End ...
[12/04 17:38:09    846s] *** Finished optDesign ***
[12/04 17:38:09    846s] 
[12/04 17:38:09    846s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:35 real=  0:04:36)
[12/04 17:38:09    846s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.5 real=0:00:04.4)
[12/04 17:38:09    846s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.7 real=0:00:10.7)
[12/04 17:38:09    846s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.5 real=0:00:08.4)
[12/04 17:38:09    846s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:15 real=  0:01:15)
[12/04 17:38:09    846s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:39.8 real=0:00:39.7)
[12/04 17:38:09    846s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:12.2 real=0:00:12.2)
[12/04 17:38:09    846s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:13.9 real=0:00:13.9)
[12/04 17:38:09    846s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:38:09    846s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:38:09    846s] clean pInstBBox. size 0
[12/04 17:38:09    846s] All LLGs are deleted
[12/04 17:38:09    846s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3925.9M
[12/04 17:38:09    846s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3925.9M
[12/04 17:38:09    846s] #optDebug: fT-D <X 1 0 0 0>
[12/04 17:38:09    846s] VSMManager cleared!
[12/04 17:38:09    846s] **place_opt_design ... cpu = 0:04:09, real = 0:04:10, mem = 3726.9M **
[12/04 17:38:09    846s] *** Finished GigaPlace ***
[12/04 17:38:09    846s] 
[12/04 17:38:09    846s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:38:09    846s] Severity  ID               Count  Summary                                  
[12/04 17:38:09    846s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[12/04 17:38:09    846s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:38:09    846s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 17:38:09    846s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 17:38:09    846s] WARNING   IMPPSP-2001          4  There are %d pins inside GCell located a...
[12/04 17:38:09    846s] *** Message Summary: 11 warning(s), 0 error(s)
[12/04 17:38:09    846s] 
[12/04 17:38:09    846s] *** place_opt_design #1 [finish] : cpu/real = 0:04:08.9/0:04:09.8 (1.0), totSession cpu/real = 0:14:06.9/0:25:38.7 (0.6), mem = 3726.9M
[12/04 17:38:09    846s] 
[12/04 17:38:09    846s] =============================================================================================
[12/04 17:38:09    846s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/04 17:38:09    846s] =============================================================================================
[12/04 17:38:09    846s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:38:09    846s] ---------------------------------------------------------------------------------------------
[12/04 17:38:09    846s] [ InitOpt                ]      1   0:00:06.3  (   2.5 % )     0:00:28.8 /  0:00:28.9    1.0
[12/04 17:38:09    846s] [ WnsOpt                 ]      1   0:00:12.0  (   4.8 % )     0:00:12.2 /  0:00:12.2    1.0
[12/04 17:38:09    846s] [ TnsOpt                 ]      4   0:00:45.6  (  18.3 % )     0:00:46.4 /  0:00:46.4    1.0
[12/04 17:38:09    846s] [ GlobalOpt              ]      1   0:00:10.7  (   4.3 % )     0:00:10.7 /  0:00:10.7    1.0
[12/04 17:38:09    846s] [ DrvOpt                 ]      5   0:00:43.1  (  17.2 % )     0:00:43.3 /  0:00:43.4    1.0
[12/04 17:38:09    846s] [ SimplifyNetlist        ]      1   0:00:04.4  (   1.8 % )     0:00:04.4 /  0:00:04.5    1.0
[12/04 17:38:09    846s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:38:09    846s] [ AreaOpt                ]      2   0:00:08.0  (   3.2 % )     0:00:08.2 /  0:00:08.2    1.0
[12/04 17:38:09    846s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:38:09    846s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:09    846s] [ IncrReplace            ]      2   0:01:12.2  (  28.9 % )     0:01:16.1 /  0:01:16.2    1.0
[12/04 17:38:09    846s] [ RefinePlace            ]      6   0:00:01.4  (   0.5 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:38:09    846s] [ EarlyGlobalRoute       ]      2   0:00:34.7  (  13.9 % )     0:00:34.7 /  0:00:34.7    1.0
[12/04 17:38:09    846s] [ ExtractRC              ]      4   0:00:06.5  (   2.6 % )     0:00:06.5 /  0:00:06.5    1.0
[12/04 17:38:09    846s] [ TimingUpdate           ]      5   0:00:00.1  (   0.0 % )     0:00:00.8 /  0:00:00.7    1.0
[12/04 17:38:09    846s] [ FullDelayCalc          ]      4   0:00:01.3  (   0.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:38:09    846s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:02.0 /  0:00:00.7    0.4
[12/04 17:38:09    846s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:38:09    846s] [ DrvReport              ]      3   0:00:01.4  (   0.5 % )     0:00:01.4 /  0:00:00.1    0.1
[12/04 17:38:09    846s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:38:09    846s] [ SlackTraversorInit     ]     15   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:38:09    846s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:09    846s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:38:09    846s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:38:09    846s] [ ReportFanoutViolation  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:38:09    846s] [ MISC                   ]          0:00:01.3  (   0.5 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 17:38:09    846s] ---------------------------------------------------------------------------------------------
[12/04 17:38:09    846s]  place_opt_design #1 TOTAL          0:04:09.8  ( 100.0 % )     0:04:09.8 /  0:04:08.9    1.0
[12/04 17:38:09    846s] ---------------------------------------------------------------------------------------------
[12/04 17:38:09    846s] 
[12/04 17:38:24    847s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 17:38:24    847s] <CMD> optDesign -preCTS
[12/04 17:38:24    847s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2464.5M, totSessionCpu=0:14:08 **
[12/04 17:38:24    847s] Executing: place_opt_design -opt
[12/04 17:38:24    847s] **INFO: User settings:
[12/04 17:38:24    847s] setExtractRCMode -engine                    preRoute
[12/04 17:38:24    847s] setDelayCalMode -enable_high_fanout         true
[12/04 17:38:24    847s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 17:38:24    847s] setDelayCalMode -engine                     aae
[12/04 17:38:24    847s] setDelayCalMode -ignoreNetLoad              false
[12/04 17:38:24    847s] setDelayCalMode -socv_accuracy_mode         low
[12/04 17:38:24    847s] setOptMode -activeHoldViews                 { av_func_mode_min }
[12/04 17:38:24    847s] setOptMode -activeSetupViews                { av_func_mode_max }
[12/04 17:38:24    847s] setOptMode -autoSetupViews                  { av_func_mode_max}
[12/04 17:38:24    847s] setOptMode -autoTDGRSetupViews              { av_func_mode_max}
[12/04 17:38:24    847s] setOptMode -drcMargin                       0
[12/04 17:38:24    847s] setOptMode -fixCap                          true
[12/04 17:38:24    847s] setOptMode -fixDrc                          true
[12/04 17:38:24    847s] setOptMode -fixFanoutLoad                   true
[12/04 17:38:24    847s] setOptMode -fixTran                         true
[12/04 17:38:24    847s] setOptMode -optimizeFF                      true
[12/04 17:38:24    847s] setOptMode -setupTargetSlack                0
[12/04 17:38:24    847s] setPlaceMode -place_design_floorplan_mode   false
[12/04 17:38:24    847s] setPlaceMode -place_detail_preroute_as_obs  {2 3}
[12/04 17:38:24    847s] setAnalysisMode -analysisType               single
[12/04 17:38:24    847s] setAnalysisMode -checkType                  setup
[12/04 17:38:24    847s] setAnalysisMode -clkSrcPath                 true
[12/04 17:38:24    847s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 17:38:24    847s] setAnalysisMode -usefulSkew                 true
[12/04 17:38:24    847s] setAnalysisMode -virtualIPO                 false
[12/04 17:38:24    847s] 
[12/04 17:38:24    847s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:14:08.0/0:25:54.2 (0.5), mem = 3727.5M
[12/04 17:38:24    847s] *** Starting GigaPlace ***
[12/04 17:38:24    847s] #optDebug: fT-E <X 2 3 1 0>
[12/04 17:38:24    847s] OPERPROF: Starting DPlace-Init at level 1, MEM:3727.5M
[12/04 17:38:24    847s] z: 2, totalTracks: 1
[12/04 17:38:24    847s] z: 4, totalTracks: 1
[12/04 17:38:24    847s] z: 6, totalTracks: 1
[12/04 17:38:24    847s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:38:24    847s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3727.4M
[12/04 17:38:24    847s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3727.4M
[12/04 17:38:24    847s] Core basic site is core_5040
[12/04 17:38:24    847s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3727.4M
[12/04 17:38:24    848s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.120, REAL:0.127, MEM:3727.4M
[12/04 17:38:24    848s] SiteArray: non-trimmed site array dimensions = 44 x 371
[12/04 17:38:24    848s] SiteArray: use 90,112 bytes
[12/04 17:38:24    848s] SiteArray: current memory after site array memory allocation 3727.5M
[12/04 17:38:24    848s] SiteArray: FP blocked sites are writable
[12/04 17:38:24    848s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:38:24    848s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.136, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:     Starting CMU at level 3, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:24    848s] 
[12/04 17:38:24    848s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:38:24    848s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.137, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:24    848s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3727.5MB).
[12/04 17:38:24    848s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:24    848s] All LLGs are deleted
[12/04 17:38:24    848s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:3727.5M
[12/04 17:38:24    848s] *** GlobalPlace #2 [begin] : totSession cpu/real = 0:14:08.1/0:25:54.4 (0.5), mem = 3727.5M
[12/04 17:38:24    848s] VSMManager cleared!
[12/04 17:38:24    848s] *** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:08.1/0:25:54.4 (0.5), mem = 3727.5M
[12/04 17:38:24    848s] 
[12/04 17:38:24    848s] =============================================================================================
[12/04 17:38:24    848s]  Step TAT Report for GlobalPlace #2                                             20.15-s105_1
[12/04 17:38:24    848s] =============================================================================================
[12/04 17:38:24    848s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:38:24    848s] ---------------------------------------------------------------------------------------------
[12/04 17:38:24    848s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:24    848s] ---------------------------------------------------------------------------------------------
[12/04 17:38:24    848s]  GlobalPlace #2 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:24    848s] ---------------------------------------------------------------------------------------------
[12/04 17:38:24    848s] 
[12/04 17:38:24    848s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2464.5M, totSessionCpu=0:14:08 **
[12/04 17:38:24    848s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 17:38:24    848s] *** InitOpt #2 [begin] : totSession cpu/real = 0:14:08.1/0:25:54.4 (0.5), mem = 3727.5M
[12/04 17:38:24    848s] GigaOpt running with 1 threads.
[12/04 17:38:24    848s] Info: 1 threads available for lower-level modules during optimization.
[12/04 17:38:24    848s] OPERPROF: Starting DPlace-Init at level 1, MEM:3727.5M
[12/04 17:38:24    848s] z: 2, totalTracks: 1
[12/04 17:38:24    848s] z: 4, totalTracks: 1
[12/04 17:38:24    848s] z: 6, totalTracks: 1
[12/04 17:38:24    848s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:38:24    848s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3727.5M
[12/04 17:38:24    848s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3727.5M
[12/04 17:38:24    848s] Core basic site is core_5040
[12/04 17:38:24    848s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.100, REAL:0.094, MEM:3727.5M
[12/04 17:38:25    848s] Fast DP-INIT is on for default
[12/04 17:38:25    848s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:38:25    848s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.101, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF:     Starting CMU at level 3, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:25    848s] 
[12/04 17:38:25    848s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:38:25    848s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.102, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3727.5M
[12/04 17:38:25    848s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3727.5MB).
[12/04 17:38:25    848s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.104, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3727.5M
[12/04 17:38:25    848s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3727.5M
[12/04 17:38:25    848s] 
[12/04 17:38:25    848s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:38:25    848s] Summary for sequential cells identification: 
[12/04 17:38:25    848s]   Identified SBFF number: 42
[12/04 17:38:25    848s]   Identified MBFF number: 0
[12/04 17:38:25    848s]   Identified SB Latch number: 0
[12/04 17:38:25    848s]   Identified MB Latch number: 0
[12/04 17:38:25    848s]   Not identified SBFF number: 10
[12/04 17:38:25    848s]   Not identified MBFF number: 0
[12/04 17:38:25    848s]   Not identified SB Latch number: 0
[12/04 17:38:25    848s]   Not identified MB Latch number: 0
[12/04 17:38:25    848s]   Number of sequential cells which are not FFs: 27
[12/04 17:38:25    848s]  Visiting view : av_func_mode_max
[12/04 17:38:25    848s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:38:25    848s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:38:25    848s]  Visiting view : av_func_mode_min
[12/04 17:38:25    848s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:38:25    848s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:38:25    848s] TLC MultiMap info (StdDelay):
[12/04 17:38:25    848s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:38:25    848s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:38:25    848s]  Setting StdDelay to: 53.6ps
[12/04 17:38:25    848s] 
[12/04 17:38:25    848s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:38:25    848s] 
[12/04 17:38:25    848s] Creating Lib Analyzer ...
[12/04 17:38:25    848s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:38:25    848s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:38:25    848s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:38:25    848s] 
[12/04 17:38:25    848s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:38:27    850s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:11 mem=3749.5M
[12/04 17:38:27    850s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:11 mem=3749.5M
[12/04 17:38:27    850s] Creating Lib Analyzer, finished. 
[12/04 17:38:27    850s] #optDebug: fT-S <1 2 3 1 0>
[12/04 17:38:27    850s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 17:38:27    850s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 17:38:27    850s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell XMD is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell XMC is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell PUI is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell PDIX is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell PDI is dont_touch but not dont_use
[12/04 17:38:27    850s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 17:38:27    850s] 	...
[12/04 17:38:27    850s] 	Reporting only the 20 first cells found...
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 2469.2M, totSessionCpu=0:14:11 **
[12/04 17:38:27    850s] *** optDesign -preCTS ***
[12/04 17:38:27    850s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 17:38:27    850s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 17:38:27    850s] Hold Target Slack: user slack 0
[12/04 17:38:27    850s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3749.5M
[12/04 17:38:27    850s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.006, MEM:3749.5M
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:38:27    850s] Deleting Lib Analyzer.
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Deleting Cell Server End ...
[12/04 17:38:27    850s] Multi-VT timing optimization disabled based on library information.
[12/04 17:38:27    850s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:38:27    850s] Summary for sequential cells identification: 
[12/04 17:38:27    850s]   Identified SBFF number: 42
[12/04 17:38:27    850s]   Identified MBFF number: 0
[12/04 17:38:27    850s]   Identified SB Latch number: 0
[12/04 17:38:27    850s]   Identified MB Latch number: 0
[12/04 17:38:27    850s]   Not identified SBFF number: 10
[12/04 17:38:27    850s]   Not identified MBFF number: 0
[12/04 17:38:27    850s]   Not identified SB Latch number: 0
[12/04 17:38:27    850s]   Not identified MB Latch number: 0
[12/04 17:38:27    850s]   Number of sequential cells which are not FFs: 27
[12/04 17:38:27    850s]  Visiting view : av_func_mode_max
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:38:27    850s]  Visiting view : av_func_mode_min
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:38:27    850s] TLC MultiMap info (StdDelay):
[12/04 17:38:27    850s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:38:27    850s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:38:27    850s]  Setting StdDelay to: 53.6ps
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Deleting Cell Server End ...
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] Creating Lib Analyzer ...
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:38:27    850s] Summary for sequential cells identification: 
[12/04 17:38:27    850s]   Identified SBFF number: 42
[12/04 17:38:27    850s]   Identified MBFF number: 0
[12/04 17:38:27    850s]   Identified SB Latch number: 0
[12/04 17:38:27    850s]   Identified MB Latch number: 0
[12/04 17:38:27    850s]   Not identified SBFF number: 10
[12/04 17:38:27    850s]   Not identified MBFF number: 0
[12/04 17:38:27    850s]   Not identified SB Latch number: 0
[12/04 17:38:27    850s]   Not identified MB Latch number: 0
[12/04 17:38:27    850s]   Number of sequential cells which are not FFs: 27
[12/04 17:38:27    850s]  Visiting view : av_func_mode_max
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:38:27    850s]  Visiting view : av_func_mode_min
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 17:38:27    850s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 17:38:27    850s] TLC MultiMap info (StdDelay):
[12/04 17:38:27    850s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:38:27    850s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:38:27    850s]  Setting StdDelay to: 53.6ps
[12/04 17:38:27    850s] 
[12/04 17:38:27    850s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:38:27    850s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:38:27    850s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:38:27    850s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:38:27    850s] 
[12/04 17:38:28    851s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:38:29    852s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:13 mem=3749.5M
[12/04 17:38:29    852s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:13 mem=3749.5M
[12/04 17:38:29    852s] Creating Lib Analyzer, finished. 
[12/04 17:38:29    852s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3749.5M
[12/04 17:38:29    852s] All LLGs are deleted
[12/04 17:38:29    852s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3749.5M
[12/04 17:38:29    852s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3749.5M
[12/04 17:38:29    852s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:3749.5M
[12/04 17:38:29    852s] ### Creating LA Mngr. totSessionCpu=0:14:13 mem=3749.5M
[12/04 17:38:29    852s] ### Creating LA Mngr, finished. totSessionCpu=0:14:13 mem=3749.5M
[12/04 17:38:29    852s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Import and model ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Create place DB ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Import place data ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Read instances and placement ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Number of ignored instance 0
[12/04 17:38:29    852s] (I)       Number of inbound cells 124
[12/04 17:38:29    852s] (I)       Number of opened ILM blockages 0
[12/04 17:38:29    852s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 17:38:29    852s] (I)       numMoveCells=1632, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 17:38:29    852s] (I)       cell height: 5040, count: 1632
[12/04 17:38:29    852s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Read nets ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Number of nets = 1734 ( 0 ignored )
[12/04 17:38:29    852s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Read rows... (mem=3749.5M)
[12/04 17:38:29    852s] (I)       Done Read rows (cpu=0.000s, mem=3749.5M)
[12/04 17:38:29    852s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 17:38:29    852s] (I)       Read module constraints... (mem=3749.5M)
[12/04 17:38:29    852s] (I)       Done Read module constraints (cpu=0.000s, mem=3749.5M)
[12/04 17:38:29    852s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Create route DB ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       == Non-default Options ==
[12/04 17:38:29    852s] (I)       Maximum routing layer                              : 6
[12/04 17:38:29    852s] (I)       Buffering-aware routing                            : true
[12/04 17:38:29    852s] (I)       Spread congestion away from blockages              : true
[12/04 17:38:29    852s] (I)       Number of threads                                  : 1
[12/04 17:38:29    852s] (I)       Overflow penalty cost                              : 10
[12/04 17:38:29    852s] (I)       Punch through distance                             : 9134.390000
[12/04 17:38:29    852s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 17:38:29    852s] (I)       Method to set GCell size                           : row
[12/04 17:38:29    852s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:38:29    852s] (I)       Started Import route data (1T) ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       ============== Pin Summary ==============
[12/04 17:38:29    852s] (I)       +-------+--------+---------+------------+
[12/04 17:38:29    852s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:38:29    852s] (I)       +-------+--------+---------+------------+
[12/04 17:38:29    852s] (I)       |     1 |   5978 |  100.00 |        Pin |
[12/04 17:38:29    852s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:38:29    852s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:38:29    852s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:38:29    852s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:38:29    852s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:38:29    852s] (I)       +-------+--------+---------+------------+
[12/04 17:38:29    852s] (I)       Use row-based GCell size
[12/04 17:38:29    852s] (I)       Use row-based GCell align
[12/04 17:38:29    852s] (I)       GCell unit size   : 5040
[12/04 17:38:29    852s] (I)       GCell multiplier  : 1
[12/04 17:38:29    852s] (I)       GCell row height  : 5040
[12/04 17:38:29    852s] (I)       Actual row height : 5040
[12/04 17:38:29    852s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:38:29    852s] [NR-eGR] Track table information for default rule: 
[12/04 17:38:29    852s] [NR-eGR] metal1 has no routable track
[12/04 17:38:29    852s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:38:29    852s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:38:29    852s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:38:29    852s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:38:29    852s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:38:29    852s] (I)       =================== Default via ====================
[12/04 17:38:29    852s] (I)       +---+------------------+---------------------------+
[12/04 17:38:29    852s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:38:29    852s] (I)       +---+------------------+---------------------------+
[12/04 17:38:29    852s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:38:29    852s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:38:29    852s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:38:29    852s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:38:29    852s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:38:29    852s] (I)       +---+------------------+---------------------------+
[12/04 17:38:29    852s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Read routing blockages ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Read instance blockages ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] (I)       Started Read PG blockages ( Curr Mem: 3749.51 MB )
[12/04 17:38:29    852s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:38:29    852s] (I)       Finished Read PG blockages ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Started Read boundary cut boxes ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:38:29    852s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:38:29    852s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:38:29    852s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:38:29    852s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:38:29    852s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Started Read blackboxes ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:38:29    852s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Started Read prerouted ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:38:29    852s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Started Read unlegalized nets ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Started Read nets ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] [NR-eGR] Read numTotalNets=1734  numIgnoredNets=0
[12/04 17:38:29    852s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Started Set up via pillars ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       early_global_route_priority property id does not exist.
[12/04 17:38:29    852s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3904.51 MB )
[12/04 17:38:29    852s] (I)       Finished Initialize 3D grid graph ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3990.51 MB )
[12/04 17:38:29    852s] (I)       Model blockages into capacity
[12/04 17:38:29    852s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:38:29    852s] (I)       Started Initialize 3D capacity ( Curr Mem: 3990.51 MB )
[12/04 17:38:30    854s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:38:31    855s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:38:33    856s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:38:34    857s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:38:34    858s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:38:34    858s] (I)       Finished Initialize 3D capacity ( CPU: 5.21 sec, Real: 5.14 sec, Curr Mem: 4339.51 MB )
[12/04 17:38:34    858s] (I)       -- layer congestion ratio --
[12/04 17:38:34    858s] (I)       Layer 1 : 0.100000
[12/04 17:38:34    858s] (I)       Layer 2 : 0.700000
[12/04 17:38:34    858s] (I)       Layer 3 : 0.700000
[12/04 17:38:34    858s] (I)       Layer 4 : 0.700000
[12/04 17:38:34    858s] (I)       Layer 5 : 0.700000
[12/04 17:38:34    858s] (I)       Layer 6 : 0.700000
[12/04 17:38:34    858s] (I)       ----------------------------
[12/04 17:38:35    858s] (I)       Number of ignored nets                =      0
[12/04 17:38:35    858s] (I)       Number of connected nets              =      0
[12/04 17:38:35    858s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:38:35    858s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:38:35    858s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:38:35    858s] (I)       Finished Import route data (1T) ( CPU: 5.70 sec, Real: 5.64 sec, Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] (I)       Finished Create route DB ( CPU: 5.70 sec, Real: 5.64 sec, Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] (I)       Started Read aux data ( Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] (I)       Constructing bin map
[12/04 17:38:35    858s] (I)       Initialize bin information with width=10080 height=10080
[12/04 17:38:35    858s] (I)       Done constructing bin map
[12/04 17:38:35    858s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] (I)       Started Others data preparation ( Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:38:35    858s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] (I)       Started Create route kernel ( Curr Mem: 4339.51 MB )
[12/04 17:38:35    858s] (I)       Ndr track 0 does not exist
[12/04 17:38:35    858s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:38:35    858s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:38:35    858s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:38:35    858s] (I)       Site width          :   620  (dbu)
[12/04 17:38:35    858s] (I)       Row height          :  5040  (dbu)
[12/04 17:38:35    858s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:38:35    858s] (I)       GCell width         :  5040  (dbu)
[12/04 17:38:35    858s] (I)       GCell height        :  5040  (dbu)
[12/04 17:38:35    858s] (I)       Grid                :  4070  4069     6
[12/04 17:38:35    858s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:38:35    858s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:38:35    858s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:38:35    858s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:38:35    858s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:38:35    858s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:38:35    858s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:38:35    858s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:38:35    858s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:38:35    858s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:38:35    858s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:38:35    858s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:38:35    858s] (I)       --------------------------------------------------------
[12/04 17:38:35    858s] 
[12/04 17:38:35    858s] [NR-eGR] ============ Routing rule table ============
[12/04 17:38:35    858s] [NR-eGR] Rule id: 0  Nets: 1647 
[12/04 17:38:35    858s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:38:35    858s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:38:35    858s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:38:35    858s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:38:35    858s] [NR-eGR] ========================================
[12/04 17:38:35    858s] [NR-eGR] 
[12/04 17:38:35    858s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:38:35    858s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:38:35    858s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:38:35    858s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:38:35    858s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:38:35    858s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:38:35    858s] (I)       Finished Create route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       Finished Import and model ( CPU: 6.00 sec, Real: 5.94 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       Reset routing kernel
[12/04 17:38:35    858s] (I)       Started Global Routing ( Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       Started Initialization ( Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       totalPins=5804  totalGlobalPin=5496 (94.69%)
[12/04 17:38:35    858s] (I)       Finished Initialization ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       Started Net group 1 ( Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       Started Generate topology ( Curr Mem: 5255.55 MB )
[12/04 17:38:35    858s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:35    859s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:38:35    859s] [NR-eGR] Layer group 1: route 69 net(s) in layer range [5, 6]
[12/04 17:38:35    859s] (I)       
[12/04 17:38:35    859s] (I)       ============  Phase 1a Route ============
[12/04 17:38:35    859s] (I)       Started Phase 1a ( Curr Mem: 5255.55 MB )
[12/04 17:38:35    859s] (I)       Started Pattern routing (1T) ( Curr Mem: 5255.55 MB )
[12/04 17:38:35    859s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:35    859s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5255.55 MB )
[12/04 17:38:36    859s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:38:36    859s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:36    859s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:36    859s] (I)       Finished Phase 1a ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 5255.55 MB )
[12/04 17:38:36    859s] (I)       
[12/04 17:38:36    859s] (I)       ============  Phase 1b Route ============
[12/04 17:38:36    859s] (I)       Started Phase 1b ( Curr Mem: 5255.55 MB )
[12/04 17:38:36    859s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5255.55 MB )
[12/04 17:38:36    859s] (I)       Finished Monotonic routing (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:36    859s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:36    859s] (I)       Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.201730e+05um
[12/04 17:38:36    859s] (I)       Finished Phase 1b ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:36    859s] (I)       
[12/04 17:38:36    859s] (I)       ============  Phase 1c Route ============
[12/04 17:38:36    859s] (I)       Started Phase 1c ( Curr Mem: 5508.25 MB )
[12/04 17:38:36    859s] (I)       Started Two level routing ( Curr Mem: 5508.25 MB )
[12/04 17:38:36    859s] (I)       Level2 Grid: 814 x 814
[12/04 17:38:36    859s] (I)       Started Two Level Routing ( Curr Mem: 5508.25 MB )
[12/04 17:38:36    860s] (I)       Finished Two Level Routing ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:36    860s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    860s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    860s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    860s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Finished Two level routing ( CPU: 1.28 sec, Real: 1.28 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:37    861s] (I)       Finished Phase 1c ( CPU: 1.28 sec, Real: 1.28 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       
[12/04 17:38:37    861s] (I)       ============  Phase 1d Route ============
[12/04 17:38:37    861s] (I)       Started Phase 1d ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Started Detoured routing ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Finished Detoured routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:37    861s] (I)       Finished Phase 1d ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       
[12/04 17:38:37    861s] (I)       ============  Phase 1e Route ============
[12/04 17:38:37    861s] (I)       Started Phase 1e ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Started Route legalization ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:37    861s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Finished Legalize Reach Aware Violations ( CPU: 2.48 sec, Real: 2.48 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Finished Route legalization ( CPU: 2.48 sec, Real: 2.48 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Usage: 182574 = (90001 H, 92573 V) = (0.06% H, 0.28% V) = (4.536e+05um H, 4.666e+05um V)
[12/04 17:38:40    863s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.201730e+05um
[12/04 17:38:40    863s] (I)       Finished Phase 1e ( CPU: 2.52 sec, Real: 2.52 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       
[12/04 17:38:40    863s] (I)       ============  Phase 1l Route ============
[12/04 17:38:40    863s] (I)       Started Phase 1l ( Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Started Layer assignment (1T) ( Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Finished Layer assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Finished Net group 1 ( CPU: 4.81 sec, Real: 4.81 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Started Net group 2 ( Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Started Generate topology ( Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:40    863s] (I)       total 2D Cap : 414465140 = (201281684 H, 213183456 V)
[12/04 17:38:42    865s] (I)       #blocked areas for congestion spreading : 358
[12/04 17:38:42    865s] [NR-eGR] Layer group 2: route 1578 net(s) in layer range [2, 6]
[12/04 17:38:42    865s] (I)       
[12/04 17:38:42    865s] (I)       ============  Phase 1a Route ============
[12/04 17:38:42    865s] (I)       Started Phase 1a ( Curr Mem: 5508.25 MB )
[12/04 17:38:42    865s] (I)       Started Pattern routing (1T) ( Curr Mem: 5508.25 MB )
[12/04 17:38:42    865s] (I)       Finished Pattern routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:42    865s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5508.25 MB )
[12/04 17:38:43    866s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:38:43    866s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5508.25 MB )
[12/04 17:38:43    866s] (I)       Usage: 249303 = (124471 H, 124832 V) = (0.06% H, 0.06% V) = (6.273e+05um H, 6.292e+05um V)
[12/04 17:38:43    866s] (I)       Started Add via demand to 2D ( Curr Mem: 5508.25 MB )
[12/04 17:38:43    866s] (I)       Finished Add via demand to 2D ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Finished Phase 1a ( CPU: 0.56 sec, Real: 0.57 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       
[12/04 17:38:43    866s] (I)       ============  Phase 1b Route ============
[12/04 17:38:43    866s] (I)       Started Phase 1b ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Finished Monotonic routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Usage: 249303 = (124471 H, 124832 V) = (0.06% H, 0.06% V) = (6.273e+05um H, 6.292e+05um V)
[12/04 17:38:43    866s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.256487e+06um
[12/04 17:38:43    866s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:38:43    866s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:38:43    866s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       
[12/04 17:38:43    866s] (I)       ============  Phase 1c Route ============
[12/04 17:38:43    866s] (I)       Started Phase 1c ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Started Two level routing ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Level2 Grid: 814 x 814
[12/04 17:38:43    866s] (I)       Started Two Level Routing ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Finished Two Level Routing ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Finished Two level routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Usage: 249303 = (124471 H, 124832 V) = (0.06% H, 0.06% V) = (6.273e+05um H, 6.292e+05um V)
[12/04 17:38:43    866s] (I)       Finished Phase 1c ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       
[12/04 17:38:43    866s] (I)       ============  Phase 1d Route ============
[12/04 17:38:43    866s] (I)       Started Phase 1d ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    866s] (I)       Started Detoured routing ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       Usage: 249303 = (124471 H, 124832 V) = (0.06% H, 0.06% V) = (6.273e+05um H, 6.292e+05um V)
[12/04 17:38:43    867s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       
[12/04 17:38:43    867s] (I)       ============  Phase 1e Route ============
[12/04 17:38:43    867s] (I)       Started Phase 1e ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       Started Route legalization ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:43    867s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 5760.95 MB )
[12/04 17:38:44    867s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:44    867s] (I)       Finished Route legalization ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:44    867s] (I)       Usage: 249303 = (124471 H, 124832 V) = (0.06% H, 0.06% V) = (6.273e+05um H, 6.292e+05um V)
[12/04 17:38:44    867s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.256487e+06um
[12/04 17:38:44    867s] (I)       Finished Phase 1e ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:44    867s] (I)       
[12/04 17:38:44    867s] (I)       ============  Phase 1l Route ============
[12/04 17:38:44    867s] (I)       Started Phase 1l ( Curr Mem: 5760.95 MB )
[12/04 17:38:44    867s] (I)       Started Layer assignment (1T) ( Curr Mem: 5760.95 MB )
[12/04 17:38:44    867s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5760.95 MB )
[12/04 17:38:44    868s] (I)       Finished Layer assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4066.95 MB )
[12/04 17:38:44    868s] (I)       Finished Phase 1l ( CPU: 0.45 sec, Real: 0.46 sec, Curr Mem: 4066.95 MB )
[12/04 17:38:44    868s] (I)       Finished Net group 2 ( CPU: 4.46 sec, Real: 4.46 sec, Curr Mem: 4066.95 MB )
[12/04 17:38:44    868s] (I)       Started Clean cong LA ( Curr Mem: 4066.95 MB )
[12/04 17:38:44    868s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4066.95 MB )
[12/04 17:38:44    868s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:38:44    868s] (I)       Layer  2:   46215067     11618         4    87595964    46994472    (65.08%) 
[12/04 17:38:44    868s] (I)       Layer  3:   52876079     18949         1    95626512    53384337    (64.17%) 
[12/04 17:38:45    868s] (I)       Layer  4:  133358113     23178         0      950503   133639932    ( 0.71%) 
[12/04 17:38:45    868s] (I)       Layer  5:  148345742    106185         0      563805   148447044    ( 0.38%) 
[12/04 17:38:45    868s] (I)       Layer  6:   33542322     92858         1       95475    33552133    ( 0.28%) 
[12/04 17:38:45    868s] (I)       Total:     414337323    252788         6   184832259   416017918    (30.76%) 
[12/04 17:38:45    869s] (I)       
[12/04 17:38:45    869s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:38:45    869s] [NR-eGR]                        OverCon            
[12/04 17:38:45    869s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:38:45    869s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:38:45    869s] [NR-eGR] ----------------------------------------------
[12/04 17:38:45    869s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:45    869s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 17:38:45    869s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/04 17:38:45    869s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:45    869s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:38:46    869s] [NR-eGR]  metal6  (6)         1( 0.00%)   ( 0.00%) 
[12/04 17:38:46    869s] [NR-eGR] ----------------------------------------------
[12/04 17:38:46    869s] [NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[12/04 17:38:46    869s] [NR-eGR] 
[12/04 17:38:46    869s] (I)       Finished Global Routing ( CPU: 10.74 sec, Real: 10.74 sec, Curr Mem: 4066.95 MB )
[12/04 17:38:46    869s] (I)       Started Export 3D cong map ( Curr Mem: 4066.95 MB )
[12/04 17:38:46    869s] (I)       total 2D Cap : 414475422 = (201288062 H, 213187360 V)
[12/04 17:38:47    870s] (I)       Started Export 2D cong map ( Curr Mem: 4382.84 MB )
[12/04 17:38:47    870s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:38:47    870s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:38:47    870s] (I)       Finished Export 2D cong map ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4635.55 MB )
[12/04 17:38:47    870s] (I)       Finished Export 3D cong map ( CPU: 1.61 sec, Real: 1.61 sec, Curr Mem: 4635.55 MB )
[12/04 17:38:47    870s] (I)       ============= Track Assignment ============
[12/04 17:38:47    870s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4635.55 MB )
[12/04 17:38:47    870s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4635.55 MB )
[12/04 17:38:47    870s] (I)       Started Track Assignment (1T) ( Curr Mem: 4635.55 MB )
[12/04 17:38:47    870s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:38:47    870s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4635.55 MB )
[12/04 17:38:47    870s] (I)       Run Multi-thread track assignment
[12/04 17:38:50    874s] (I)       Finished Track Assignment (1T) ( CPU: 3.27 sec, Real: 3.27 sec, Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] (I)       Started Export ( Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] Started Export DB wires ( Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] Started Export all nets ( Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] Started Set wire vias ( Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:38:50    874s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5804
[12/04 17:38:50    874s] [NR-eGR] metal2  (2V) length: 4.769313e+04um, number of vias: 8033
[12/04 17:38:50    874s] [NR-eGR] metal3  (3H) length: 9.335224e+04um, number of vias: 1318
[12/04 17:38:50    874s] [NR-eGR] metal4  (4V) length: 1.157301e+05um, number of vias: 524
[12/04 17:38:50    874s] [NR-eGR] metal5  (5H) length: 5.347914e+05um, number of vias: 225
[12/04 17:38:50    874s] [NR-eGR] metal6  (6V) length: 4.680508e+05um, number of vias: 0
[12/04 17:38:50    874s] [NR-eGR] Total length: 1.259618e+06um, number of vias: 15904
[12/04 17:38:50    874s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:38:50    874s] [NR-eGR] Total eGR-routed clock nets wire length: 1.999477e+04um 
[12/04 17:38:50    874s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:38:50    874s] (I)       Started Update net boxes ( Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4120.55 MB )
[12/04 17:38:50    874s] (I)       Started Update timing ( Curr Mem: 4120.55 MB )
[12/04 17:38:51    874s] (I)       Finished Update timing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4111.03 MB )
[12/04 17:38:51    874s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4111.03 MB )
[12/04 17:38:51    874s] (I)       Started Postprocess design ( Curr Mem: 4111.03 MB )
[12/04 17:38:51    874s] Saved RC grid cleaned up.
[12/04 17:38:51    874s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4073.03 MB )
[12/04 17:38:51    874s] [NR-eGR] Finished Early Global Route kernel ( CPU: 21.71 sec, Real: 21.65 sec, Curr Mem: 4058.03 MB )
[12/04 17:38:51    874s] ### Creating LA Mngr. totSessionCpu=0:14:34 mem=3791.0M
[12/04 17:38:51    874s] 
[12/04 17:38:51    874s] Trim Metal Layers:
[12/04 17:38:51    874s] LayerId::1 widthSet size::4
[12/04 17:38:51    874s] LayerId::2 widthSet size::4
[12/04 17:38:51    874s] LayerId::3 widthSet size::4
[12/04 17:38:51    874s] LayerId::4 widthSet size::4
[12/04 17:38:51    874s] LayerId::5 widthSet size::4
[12/04 17:38:51    874s] LayerId::6 widthSet size::2
[12/04 17:38:51    874s] Updating RC grid for preRoute extraction ...
[12/04 17:38:51    874s] eee: pegSigSF::1.070000
[12/04 17:38:51    874s] Initializing multi-corner capacitance tables ... 
[12/04 17:38:51    874s] Initializing multi-corner resistance tables ...
[12/04 17:38:51    875s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:38:51    875s] eee: l::2 avDens::0.076769 usedTrk::692988.886146 availTrk::9026938.243992 sigTrk::692988.886146
[12/04 17:38:51    875s] eee: l::3 avDens::0.069459 usedTrk::680740.409103 availTrk::9800640.762686 sigTrk::680740.409103
[12/04 17:38:51    875s] eee: l::4 avDens::0.017979 usedTrk::5606.114880 availTrk::311819.817845 sigTrk::5606.114880
[12/04 17:38:51    875s] eee: l::5 avDens::0.021162 usedTrk::12850.939682 availTrk::607275.236265 sigTrk::12850.939682
[12/04 17:38:51    875s] eee: l::6 avDens::0.062017 usedTrk::9286.722222 availTrk::149745.324794 sigTrk::9286.722222
[12/04 17:38:52    875s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:38:52    875s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275908 ; uaWl: 0.269543 ; uaWlH: 0.157611 ; aWlH: 0.730414 ; Pmax: 0.825900 ; wcR: 0.528000 ; newSi: 0.343200 ; pMod: 82 ; 
[12/04 17:38:52    875s] ### Creating LA Mngr, finished. totSessionCpu=0:14:36 mem=3783.0M
[12/04 17:38:52    875s] Extraction called for design 'CHIP' of instances=1756 and nets=1739 using extraction engine 'preRoute' .
[12/04 17:38:52    875s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:38:52    875s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:38:52    875s] PreRoute RC Extraction called for design CHIP.
[12/04 17:38:52    875s] RC Extraction called in multi-corner(1) mode.
[12/04 17:38:52    875s] RCMode: PreRoute
[12/04 17:38:52    875s]       RC Corner Indexes            0   
[12/04 17:38:52    875s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:38:52    875s] Resistance Scaling Factor    : 1.00000 
[12/04 17:38:52    875s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:38:52    875s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:38:52    875s] Shrink Factor                : 1.00000
[12/04 17:38:52    875s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:38:52    875s] Using capacitance table file ...
[12/04 17:38:52    875s] 
[12/04 17:38:52    875s] Trim Metal Layers:
[12/04 17:38:52    876s] LayerId::1 widthSet size::4
[12/04 17:38:52    876s] LayerId::2 widthSet size::4
[12/04 17:38:52    876s] LayerId::3 widthSet size::4
[12/04 17:38:52    876s] LayerId::4 widthSet size::4
[12/04 17:38:52    876s] LayerId::5 widthSet size::4
[12/04 17:38:52    876s] LayerId::6 widthSet size::2
[12/04 17:38:52    876s] Updating RC grid for preRoute extraction ...
[12/04 17:38:52    876s] eee: pegSigSF::1.070000
[12/04 17:38:52    876s] Initializing multi-corner capacitance tables ... 
[12/04 17:38:52    876s] Initializing multi-corner resistance tables ...
[12/04 17:38:53    876s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:38:53    876s] eee: l::2 avDens::0.076769 usedTrk::692988.886146 availTrk::9026938.243992 sigTrk::692988.886146
[12/04 17:38:53    876s] eee: l::3 avDens::0.069459 usedTrk::680740.409103 availTrk::9800640.762686 sigTrk::680740.409103
[12/04 17:38:53    876s] eee: l::4 avDens::0.017979 usedTrk::5606.114880 availTrk::311819.817845 sigTrk::5606.114880
[12/04 17:38:53    876s] eee: l::5 avDens::0.021162 usedTrk::12850.939682 availTrk::607275.236265 sigTrk::12850.939682
[12/04 17:38:53    876s] eee: l::6 avDens::0.062017 usedTrk::9286.722222 availTrk::149745.324794 sigTrk::9286.722222
[12/04 17:38:54    877s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:38:54    877s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275908 ; uaWl: 0.269543 ; uaWlH: 0.157611 ; aWlH: 0.730414 ; Pmax: 0.825900 ; wcR: 0.528000 ; newSi: 0.343200 ; pMod: 82 ; 
[12/04 17:38:54    877s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3783.031M)
[12/04 17:38:54    877s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3783.0M
[12/04 17:38:54    877s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3783.0M
[12/04 17:38:54    877s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3783.0M
[12/04 17:38:54    877s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.110, REAL:0.110, MEM:3783.0M
[12/04 17:38:54    877s] Fast DP-INIT is on for default
[12/04 17:38:54    877s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.118, MEM:3783.0M
[12/04 17:38:54    877s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.119, MEM:3783.0M
[12/04 17:38:54    877s] Starting delay calculation for Setup views
[12/04 17:38:54    877s] #################################################################################
[12/04 17:38:54    877s] # Design Stage: PreRoute
[12/04 17:38:54    877s] # Design Name: CHIP
[12/04 17:38:54    877s] # Design Mode: 90nm
[12/04 17:38:54    877s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:38:54    877s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:38:54    877s] # Signoff Settings: SI Off 
[12/04 17:38:54    877s] #################################################################################
[12/04 17:38:54    877s] Calculate delays in Single mode...
[12/04 17:38:54    877s] Topological Sorting (REAL = 0:00:00.0, MEM = 3798.6M, InitMEM = 3798.6M)
[12/04 17:38:54    877s] Start delay calculation (fullDC) (1 T). (MEM=3798.57)
[12/04 17:38:54    877s] End AAE Lib Interpolated Model. (MEM=3798.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:54    878s] Total number of fetched objects 1750
[12/04 17:38:54    878s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:38:54    878s] End delay calculation. (MEM=3806.99 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:38:54    878s] End delay calculation (fullDC). (MEM=3806.99 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:38:54    878s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3807.0M) ***
[12/04 17:38:55    878s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:14:38 mem=3807.0M)
[12/04 17:38:55    878s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.107  |
|           TNS (ns):|-288.421 |
|    Violating Paths:|   369   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.424   |      8 (8)       |
|   max_tran     |     47 (55)      |   -4.787   |     47 (55)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.810%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 2438.9M, totSessionCpu=0:14:38 **
[12/04 17:38:55    878s] *** InitOpt #2 [finish] : cpu/real = 0:00:30.2/0:00:30.1 (1.0), totSession cpu/real = 0:14:38.3/0:26:24.5 (0.6), mem = 3775.3M
[12/04 17:38:55    878s] 
[12/04 17:38:55    878s] =============================================================================================
[12/04 17:38:55    878s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/04 17:38:55    878s] =============================================================================================
[12/04 17:38:55    878s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:38:55    878s] ---------------------------------------------------------------------------------------------
[12/04 17:38:55    878s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:55    878s] [ EarlyGlobalRoute       ]      1   0:00:21.7  (  71.8 % )     0:00:21.7 /  0:00:21.7    1.0
[12/04 17:38:55    878s] [ ExtractRC              ]      1   0:00:01.7  (   5.6 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:38:55    878s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:38:55    878s] [ FullDelayCalc          ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:38:55    878s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.6 /  0:00:00.7    1.0
[12/04 17:38:55    878s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:55    878s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:38:55    878s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:38:55    878s] [ LibAnalyzerInit        ]      2   0:00:04.3  (  14.2 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 17:38:55    878s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:55    878s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:55    878s] [ MISC                   ]          0:00:01.9  (   6.2 % )     0:00:01.9 /  0:00:01.8    1.0
[12/04 17:38:55    878s] ---------------------------------------------------------------------------------------------
[12/04 17:38:55    878s]  InitOpt #2 TOTAL                   0:00:30.1  ( 100.0 % )     0:00:30.1 /  0:00:30.2    1.0
[12/04 17:38:55    878s] ---------------------------------------------------------------------------------------------
[12/04 17:38:55    878s] 
[12/04 17:38:55    878s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 17:38:55    878s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:38:55    878s] ### Creating PhyDesignMc. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] OPERPROF: Starting DPlace-Init at level 1, MEM:3775.3M
[12/04 17:38:55    878s] z: 2, totalTracks: 1
[12/04 17:38:55    878s] z: 4, totalTracks: 1
[12/04 17:38:55    878s] z: 6, totalTracks: 1
[12/04 17:38:55    878s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:38:55    878s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:     Starting CMU at level 3, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3775.3M
[12/04 17:38:55    878s] 
[12/04 17:38:55    878s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:38:55    878s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3775.3M
[12/04 17:38:55    878s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3775.3MB).
[12/04 17:38:55    878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:3775.3M
[12/04 17:38:55    878s] TotalInstCnt at PhyDesignMc Initialization: 1,632
[12/04 17:38:55    878s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:3775.3M
[12/04 17:38:55    878s] TotalInstCnt at PhyDesignMc Destruction: 1,632
[12/04 17:38:55    878s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:38:55    878s] ### Creating PhyDesignMc. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] OPERPROF: Starting DPlace-Init at level 1, MEM:3775.3M
[12/04 17:38:55    878s] z: 2, totalTracks: 1
[12/04 17:38:55    878s] z: 4, totalTracks: 1
[12/04 17:38:55    878s] z: 6, totalTracks: 1
[12/04 17:38:55    878s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:38:55    878s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:     Starting CMU at level 3, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3775.3M
[12/04 17:38:55    878s] 
[12/04 17:38:55    878s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:38:55    878s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3775.3M
[12/04 17:38:55    878s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3775.3MB).
[12/04 17:38:55    878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3775.3M
[12/04 17:38:55    878s] TotalInstCnt at PhyDesignMc Initialization: 1,632
[12/04 17:38:55    878s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:3775.3M
[12/04 17:38:55    878s] TotalInstCnt at PhyDesignMc Destruction: 1,632
[12/04 17:38:55    878s] *** Starting optimizing excluded clock nets MEM= 3775.3M) ***
[12/04 17:38:55    878s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3775.3M) ***
[12/04 17:38:55    878s] The useful skew maximum allowed delay is: 0.3
[12/04 17:38:55    878s] Deleting Lib Analyzer.
[12/04 17:38:55    878s] *** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:14:38.4/0:26:24.6 (0.6), mem = 3775.3M
[12/04 17:38:55    878s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:38:55    878s] Info: 87 io nets excluded
[12/04 17:38:55    878s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:38:55    878s] ### Creating LA Mngr. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] ### Creating LA Mngr, finished. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:38:55    878s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.15
[12/04 17:38:55    878s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:38:55    878s] ### Creating PhyDesignMc. totSessionCpu=0:14:38 mem=3775.3M
[12/04 17:38:55    878s] OPERPROF: Starting DPlace-Init at level 1, MEM:3775.3M
[12/04 17:38:55    878s] z: 2, totalTracks: 1
[12/04 17:38:55    878s] z: 4, totalTracks: 1
[12/04 17:38:55    878s] z: 6, totalTracks: 1
[12/04 17:38:55    878s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:38:55    878s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:     Starting CMU at level 3, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3775.3M
[12/04 17:38:55    878s] 
[12/04 17:38:55    878s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:38:55    878s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3775.3M
[12/04 17:38:55    878s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3775.3M
[12/04 17:38:55    878s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3775.3MB).
[12/04 17:38:55    878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:3775.3M
[12/04 17:38:55    878s] TotalInstCnt at PhyDesignMc Initialization: 1,632
[12/04 17:38:55    878s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:39 mem=3775.3M
[12/04 17:38:55    878s] #optDebug: Start CG creation (mem=3775.3M)
[12/04 17:38:55    878s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 17:38:55    878s] (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgPrt (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgEgp (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgPbk (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgNrb(cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgObs (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgCon (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s]  ...processing cgPdm (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4167.1M)
[12/04 17:38:55    878s] ### Creating RouteCongInterface, started
[12/04 17:38:55    878s] 
[12/04 17:38:55    878s] Creating Lib Analyzer ...
[12/04 17:38:55    878s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:38:55    878s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:38:55    878s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:38:55    878s] 
[12/04 17:38:56    879s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:38:57    881s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:41 mem=4183.1M
[12/04 17:38:57    881s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:41 mem=4183.1M
[12/04 17:38:57    881s] Creating Lib Analyzer, finished. 
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] #optDebug: {0, 1.000}
[12/04 17:38:59    882s] ### Creating RouteCongInterface, finished
[12/04 17:38:59    882s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4202.2M
[12/04 17:38:59    882s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4202.2M
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] Netlist preparation processing... 
[12/04 17:38:59    882s] Removed 0 instance
[12/04 17:38:59    882s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 17:38:59    882s] *info: Marking 0 isolation instances dont touch
[12/04 17:38:59    882s] *info: Marking 0 level shifter instances dont touch
[12/04 17:38:59    882s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4183.1M
[12/04 17:38:59    882s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3980.1M
[12/04 17:38:59    882s] TotalInstCnt at PhyDesignMc Destruction: 1,632
[12/04 17:38:59    882s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.15
[12/04 17:38:59    882s] *** SimplifyNetlist #2 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:14:42.9/0:26:29.1 (0.6), mem = 3980.1M
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] =============================================================================================
[12/04 17:38:59    882s]  Step TAT Report for SimplifyNetlist #2                                         20.15-s105_1
[12/04 17:38:59    882s] =============================================================================================
[12/04 17:38:59    882s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:38:59    882s] ---------------------------------------------------------------------------------------------
[12/04 17:38:59    882s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  51.7 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 17:38:59    882s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:59    882s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.2    1.1
[12/04 17:38:59    882s] [ RouteCongInterfaceInit ]      1   0:00:01.5  (  33.2 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:38:59    882s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:38:59    882s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:38:59    882s] [ MISC                   ]          0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:38:59    882s] ---------------------------------------------------------------------------------------------
[12/04 17:38:59    882s]  SimplifyNetlist #2 TOTAL           0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 17:38:59    882s] ---------------------------------------------------------------------------------------------
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] Deleting Lib Analyzer.
[12/04 17:38:59    882s] Begin: GigaOpt high fanout net optimization
[12/04 17:38:59    882s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 17:38:59    882s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:38:59    882s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:14:42.9/0:26:29.1 (0.6), mem = 3980.1M
[12/04 17:38:59    882s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:38:59    882s] Info: 87 io nets excluded
[12/04 17:38:59    882s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:38:59    882s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.16
[12/04 17:38:59    882s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:38:59    882s] ### Creating PhyDesignMc. totSessionCpu=0:14:43 mem=3980.1M
[12/04 17:38:59    882s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:38:59    882s] OPERPROF: Starting DPlace-Init at level 1, MEM:3980.1M
[12/04 17:38:59    882s] z: 2, totalTracks: 1
[12/04 17:38:59    882s] z: 4, totalTracks: 1
[12/04 17:38:59    882s] z: 6, totalTracks: 1
[12/04 17:38:59    882s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:38:59    882s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3980.1M
[12/04 17:38:59    882s] OPERPROF:     Starting CMU at level 3, MEM:3980.1M
[12/04 17:38:59    882s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3980.1M
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:38:59    882s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3980.1M
[12/04 17:38:59    882s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3980.1M
[12/04 17:38:59    882s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3980.1M
[12/04 17:38:59    882s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3980.1MB).
[12/04 17:38:59    882s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3980.1M
[12/04 17:38:59    882s] TotalInstCnt at PhyDesignMc Initialization: 1,632
[12/04 17:38:59    882s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:43 mem=3980.1M
[12/04 17:38:59    882s] ### Creating RouteCongInterface, started
[12/04 17:38:59    882s] 
[12/04 17:38:59    882s] Creating Lib Analyzer ...
[12/04 17:38:59    883s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:38:59    883s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:38:59    883s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:38:59    883s] 
[12/04 17:39:00    883s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:39:02    885s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:45 mem=3980.1M
[12/04 17:39:02    885s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:45 mem=3980.1M
[12/04 17:39:02    885s] Creating Lib Analyzer, finished. 
[12/04 17:39:03    886s] 
[12/04 17:39:03    886s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:39:03    886s] 
[12/04 17:39:03    886s] #optDebug: {0, 1.000}
[12/04 17:39:03    886s] ### Creating RouteCongInterface, finished
[12/04 17:39:03    886s] {MG  {5 0 21.5 0.401453} }
[12/04 17:39:03    887s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:39:03    887s] Total-nets :: 1734, Stn-nets :: 87, ratio :: 5.0173 %
[12/04 17:39:03    887s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3980.1M
[12/04 17:39:03    887s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3978.1M
[12/04 17:39:03    887s] TotalInstCnt at PhyDesignMc Destruction: 1,632
[12/04 17:39:03    887s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.16
[12/04 17:39:03    887s] *** DrvOpt #6 [finish] : cpu/real = 0:00:04.3/0:00:04.2 (1.0), totSession cpu/real = 0:14:47.2/0:26:33.3 (0.6), mem = 3978.1M
[12/04 17:39:03    887s] 
[12/04 17:39:03    887s] =============================================================================================
[12/04 17:39:03    887s]  Step TAT Report for DrvOpt #6                                                  20.15-s105_1
[12/04 17:39:03    887s] =============================================================================================
[12/04 17:39:03    887s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:39:03    887s] ---------------------------------------------------------------------------------------------
[12/04 17:39:03    887s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  55.1 % )     0:00:02.3 /  0:00:02.4    1.0
[12/04 17:39:03    887s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:03    887s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:39:03    887s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  37.9 % )     0:00:03.9 /  0:00:04.0    1.0
[12/04 17:39:03    887s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:03    887s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:03    887s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:39:03    887s] ---------------------------------------------------------------------------------------------
[12/04 17:39:03    887s]  DrvOpt #6 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.3    1.0
[12/04 17:39:03    887s] ---------------------------------------------------------------------------------------------
[12/04 17:39:03    887s] 
[12/04 17:39:03    887s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 17:39:03    887s] End: GigaOpt high fanout net optimization
[12/04 17:39:03    887s] Begin: GigaOpt DRV Optimization
[12/04 17:39:03    887s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:39:03    887s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:14:47.2/0:26:33.3 (0.6), mem = 3978.1M
[12/04 17:39:03    887s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:39:03    887s] Info: 87 io nets excluded
[12/04 17:39:03    887s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:39:03    887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.17
[12/04 17:39:03    887s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:39:03    887s] ### Creating PhyDesignMc. totSessionCpu=0:14:47 mem=3978.1M
[12/04 17:39:03    887s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:39:03    887s] OPERPROF: Starting DPlace-Init at level 1, MEM:3978.1M
[12/04 17:39:03    887s] z: 2, totalTracks: 1
[12/04 17:39:03    887s] z: 4, totalTracks: 1
[12/04 17:39:03    887s] z: 6, totalTracks: 1
[12/04 17:39:03    887s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:39:03    887s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3978.1M
[12/04 17:39:03    887s] OPERPROF:     Starting CMU at level 3, MEM:3978.1M
[12/04 17:39:03    887s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3978.1M
[12/04 17:39:03    887s] 
[12/04 17:39:03    887s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:39:03    887s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:3978.1M
[12/04 17:39:03    887s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3978.1M
[12/04 17:39:03    887s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3978.1M
[12/04 17:39:03    887s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3978.1MB).
[12/04 17:39:03    887s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3978.1M
[12/04 17:39:03    887s] TotalInstCnt at PhyDesignMc Initialization: 1,632
[12/04 17:39:03    887s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:47 mem=3978.1M
[12/04 17:39:03    887s] ### Creating RouteCongInterface, started
[12/04 17:39:05    888s] 
[12/04 17:39:05    888s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:39:05    888s] 
[12/04 17:39:05    888s] #optDebug: {0, 1.000}
[12/04 17:39:05    888s] ### Creating RouteCongInterface, finished
[12/04 17:39:05    888s] {MG  {5 0 21.5 0.401453} }
[12/04 17:39:05    889s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3997.2M
[12/04 17:39:05    889s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3997.2M
[12/04 17:39:05    889s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:39:05    889s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:39:05    889s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:39:05    889s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:39:05    889s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:39:05    889s] Info: violation cost 104.305450 (cap = 3.794320, tran = 100.511124, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:39:05    889s] |    72|    80|    -5.40|     8|     8|    -0.69|     0|     0|     0|     0|    -4.11|  -288.42|       0|       0|       0| 78.81%|          |         |
[12/04 17:39:06    890s] Info: violation cost 467.125458 (cap = 89.107887, tran = 378.017517, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:39:06    890s] |    72|   144|   -11.25|    72|    72|    -1.42|     0|     0|     0|     0|    -6.93|  -683.93|      11|     122|      62| 77.69%| 0:00:01.0|  4037.3M|
[12/04 17:39:06    890s] Info: violation cost 467.125458 (cap = 89.107887, tran = 378.017517, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:39:06    890s] |    72|   144|   -11.25|    72|    72|    -1.42|     0|     0|     0|     0|    -6.93|  -683.93|       0|       0|       0| 77.69%| 0:00:00.0|  4037.3M|
[12/04 17:39:06    890s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] ###############################################################################
[12/04 17:39:06    890s] #
[12/04 17:39:06    890s] #  Large fanout net report:  
[12/04 17:39:06    890s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:39:06    890s] #     - current density: 77.69
[12/04 17:39:06    890s] #
[12/04 17:39:06    890s] #  List of high fanout nets:
[12/04 17:39:06    890s] #
[12/04 17:39:06    890s] ###############################################################################
[12/04 17:39:06    890s] Bottom Preferred Layer:
[12/04 17:39:06    890s] +---------------+------------+----------+
[12/04 17:39:06    890s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:39:06    890s] +---------------+------------+----------+
[12/04 17:39:06    890s] | metal5 (z=5)  |         13 | default  |
[12/04 17:39:06    890s] +---------------+------------+----------+
[12/04 17:39:06    890s] Via Pillar Rule:
[12/04 17:39:06    890s]     None
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] =======================================================================
[12/04 17:39:06    890s]                 Reasons for remaining drv violations
[12/04 17:39:06    890s] =======================================================================
[12/04 17:39:06    890s] *info: Total 72 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4037.3M) ***
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] Total-nets :: 1867, Stn-nets :: 241, ratio :: 12.9084 %
[12/04 17:39:06    890s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4018.3M
[12/04 17:39:06    890s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:3978.3M
[12/04 17:39:06    890s] TotalInstCnt at PhyDesignMc Destruction: 1,765
[12/04 17:39:06    890s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.17
[12/04 17:39:06    890s] *** DrvOpt #7 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:14:50.1/0:26:36.3 (0.6), mem = 3978.3M
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] =============================================================================================
[12/04 17:39:06    890s]  Step TAT Report for DrvOpt #7                                                  20.15-s105_1
[12/04 17:39:06    890s] =============================================================================================
[12/04 17:39:06    890s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:39:06    890s] ---------------------------------------------------------------------------------------------
[12/04 17:39:06    890s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:39:06    890s] [ RouteCongInterfaceInit ]      1   0:00:01.7  (  57.8 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:39:06    890s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 17:39:06    890s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ OptEval                ]      1   0:00:00.6  (  21.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 17:39:06    890s] [ OptCommit              ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:39:06    890s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.0
[12/04 17:39:06    890s] [ IncrDelayCalc          ]      9   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:39:06    890s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:06    890s] [ MISC                   ]          0:00:00.3  (   9.4 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 17:39:06    890s] ---------------------------------------------------------------------------------------------
[12/04 17:39:06    890s]  DrvOpt #7 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/04 17:39:06    890s] ---------------------------------------------------------------------------------------------
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] End: GigaOpt DRV Optimization
[12/04 17:39:06    890s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:39:06    890s] **optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 2655.1M, totSessionCpu=0:14:50 **
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] Active setup views:
[12/04 17:39:06    890s]  av_func_mode_max
[12/04 17:39:06    890s]   Dominating endpoints: 0
[12/04 17:39:06    890s]   Dominating TNS: -0.000
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:39:06    890s] Deleting Lib Analyzer.
[12/04 17:39:06    890s] Begin: GigaOpt Global Optimization
[12/04 17:39:06    890s] *info: use new DP (enabled)
[12/04 17:39:06    890s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 17:39:06    890s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:39:06    890s] Info: 87 io nets excluded
[12/04 17:39:06    890s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:39:06    890s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:14:50.1/0:26:36.3 (0.6), mem = 3978.3M
[12/04 17:39:06    890s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.18
[12/04 17:39:06    890s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:39:06    890s] ### Creating PhyDesignMc. totSessionCpu=0:14:50 mem=3978.3M
[12/04 17:39:06    890s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:39:06    890s] OPERPROF: Starting DPlace-Init at level 1, MEM:3978.3M
[12/04 17:39:06    890s] z: 2, totalTracks: 1
[12/04 17:39:06    890s] z: 4, totalTracks: 1
[12/04 17:39:06    890s] z: 6, totalTracks: 1
[12/04 17:39:06    890s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:39:06    890s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3978.3M
[12/04 17:39:06    890s] OPERPROF:     Starting CMU at level 3, MEM:3978.3M
[12/04 17:39:06    890s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3978.3M
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:39:06    890s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3978.3M
[12/04 17:39:06    890s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3978.3M
[12/04 17:39:06    890s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3978.3M
[12/04 17:39:06    890s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3978.3MB).
[12/04 17:39:06    890s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:3978.3M
[12/04 17:39:06    890s] TotalInstCnt at PhyDesignMc Initialization: 1,765
[12/04 17:39:06    890s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:50 mem=3978.3M
[12/04 17:39:06    890s] ### Creating RouteCongInterface, started
[12/04 17:39:06    890s] 
[12/04 17:39:06    890s] Creating Lib Analyzer ...
[12/04 17:39:06    890s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:39:06    890s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:39:06    890s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:39:06    890s] 
[12/04 17:39:07    890s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:39:08    892s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:52 mem=3978.3M
[12/04 17:39:08    892s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:52 mem=3978.3M
[12/04 17:39:08    892s] Creating Lib Analyzer, finished. 
[12/04 17:39:10    893s] 
[12/04 17:39:10    893s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:39:10    893s] 
[12/04 17:39:10    893s] #optDebug: {0, 1.000}
[12/04 17:39:10    893s] ### Creating RouteCongInterface, finished
[12/04 17:39:10    893s] {MG  {5 0 21.5 0.401453} }
[12/04 17:39:10    894s] *info: 87 io nets excluded
[12/04 17:39:10    894s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:39:10    894s] *info: 2 clock nets excluded
[12/04 17:39:10    894s] *info: 3 no-driver nets excluded.
[12/04 17:39:10    894s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3997.3M
[12/04 17:39:10    894s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3997.3M
[12/04 17:39:10    894s] ** GigaOpt Global Opt WNS Slack -6.925  TNS Slack -683.926 
[12/04 17:39:10    894s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:39:10    894s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:39:10    894s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:39:10    894s] |  -6.925|-683.926|   77.69%|   0:00:00.0| 3997.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 17:39:11    895s] |  -4.311|-567.039|   81.80%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:12    895s] |  -4.311|-566.555|   81.87%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:12    895s] |  -4.311|-566.555|   81.87%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:12    896s] |  -4.295|-542.986|   81.63%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:13    897s] |  -4.295|-542.776|   81.50%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:13    897s] |  -4.295|-540.758|   81.67%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:13    897s] |  -4.295|-540.758|   81.67%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:14    897s] |  -4.295|-540.443|   81.64%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:14    898s] |  -4.295|-540.443|   81.64%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:14    898s] |  -4.295|-540.443|   81.64%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:14    898s] |  -4.295|-540.443|   81.64%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:14    898s] |  -4.295|-540.443|   81.66%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-530.949|   81.31%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-530.949|   81.31%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-530.949|   81.31%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-524.925|   81.32%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:15    898s] |  -4.295|-524.826|   81.34%|   0:00:00.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:16    899s] |  -4.295|-524.826|   81.34%|   0:00:01.0| 4035.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:39:16    899s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:39:16    899s] 
[12/04 17:39:16    899s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:05.4 real=0:00:06.0 mem=4035.5M) ***
[12/04 17:39:16    899s] 
[12/04 17:39:16    899s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:06.0 mem=4035.5M) ***
[12/04 17:39:16    899s] Bottom Preferred Layer:
[12/04 17:39:16    899s] +---------------+------------+----------+
[12/04 17:39:16    899s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:39:16    899s] +---------------+------------+----------+
[12/04 17:39:16    899s] | metal5 (z=5)  |         13 | default  |
[12/04 17:39:16    899s] +---------------+------------+----------+
[12/04 17:39:16    899s] Via Pillar Rule:
[12/04 17:39:16    899s]     None
[12/04 17:39:16    899s] ** GigaOpt Global Opt End WNS Slack -4.295  TNS Slack -524.827 
[12/04 17:39:16    899s] Total-nets :: 1770, Stn-nets :: 299, ratio :: 16.8927 %
[12/04 17:39:16    899s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4016.4M
[12/04 17:39:16    899s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.018, MEM:3970.4M
[12/04 17:39:16    899s] TotalInstCnt at PhyDesignMc Destruction: 1,668
[12/04 17:39:16    899s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.18
[12/04 17:39:16    899s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:09.5/0:00:09.5 (1.0), totSession cpu/real = 0:14:59.6/0:26:45.8 (0.6), mem = 3970.4M
[12/04 17:39:16    899s] 
[12/04 17:39:16    899s] =============================================================================================
[12/04 17:39:16    899s]  Step TAT Report for GlobalOpt #2                                               20.15-s105_1
[12/04 17:39:16    899s] =============================================================================================
[12/04 17:39:16    899s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:39:16    899s] ---------------------------------------------------------------------------------------------
[12/04 17:39:16    899s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:16    899s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  21.5 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 17:39:16    899s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:16    899s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:39:16    899s] [ RouteCongInterfaceInit ]      1   0:00:01.5  (  15.6 % )     0:00:03.5 /  0:00:03.5    1.0
[12/04 17:39:16    899s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:16    899s] [ TransformInit          ]      1   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:39:16    899s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.2 % )     0:00:05.4 /  0:00:05.4    1.0
[12/04 17:39:16    899s] [ OptGetWeight           ]     21   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.6
[12/04 17:39:16    899s] [ OptEval                ]     21   0:00:04.3  (  45.4 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 17:39:16    899s] [ OptCommit              ]     21   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:39:16    899s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:39:16    899s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.2
[12/04 17:39:16    899s] [ IncrDelayCalc          ]     83   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:39:16    899s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:39:16    899s] [ SetupOptGetActiveNode  ]     21   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:39:16    899s] [ SetupOptSlackGraph     ]     21   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:39:16    899s] [ MISC                   ]          0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:39:16    899s] ---------------------------------------------------------------------------------------------
[12/04 17:39:16    899s]  GlobalOpt #2 TOTAL                 0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.5    1.0
[12/04 17:39:16    899s] ---------------------------------------------------------------------------------------------
[12/04 17:39:16    899s] 
[12/04 17:39:16    899s] End: GigaOpt Global Optimization
[12/04 17:39:16    899s] *** Timing NOT met, worst failing slack is -4.295
[12/04 17:39:16    899s] *** Check timing (0:00:00.0)
[12/04 17:39:16    899s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:39:16    899s] Deleting Lib Analyzer.
[12/04 17:39:16    899s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 17:39:16    899s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:39:16    899s] Info: 87 io nets excluded
[12/04 17:39:16    899s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:39:16    899s] ### Creating LA Mngr. totSessionCpu=0:15:00 mem=3970.4M
[12/04 17:39:16    899s] ### Creating LA Mngr, finished. totSessionCpu=0:15:00 mem=3970.4M
[12/04 17:39:16    899s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:39:16    899s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:39:16    899s] ### Creating PhyDesignMc. totSessionCpu=0:15:00 mem=3989.5M
[12/04 17:39:16    899s] OPERPROF: Starting DPlace-Init at level 1, MEM:3989.5M
[12/04 17:39:16    899s] z: 2, totalTracks: 1
[12/04 17:39:16    899s] z: 4, totalTracks: 1
[12/04 17:39:16    899s] z: 6, totalTracks: 1
[12/04 17:39:16    899s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:39:16    899s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3989.5M
[12/04 17:39:16    899s] OPERPROF:     Starting CMU at level 3, MEM:3989.5M
[12/04 17:39:16    899s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3989.5M
[12/04 17:39:16    899s] 
[12/04 17:39:16    899s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:39:16    899s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:3989.5M
[12/04 17:39:16    899s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3989.5M
[12/04 17:39:16    899s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3989.5M
[12/04 17:39:16    899s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3989.5MB).
[12/04 17:39:16    899s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:3989.5M
[12/04 17:39:16    899s] TotalInstCnt at PhyDesignMc Initialization: 1,668
[12/04 17:39:16    899s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:00 mem=3989.5M
[12/04 17:39:16    899s] Begin: Area Reclaim Optimization
[12/04 17:39:16    899s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:14:59.8/0:26:45.9 (0.6), mem = 3989.5M
[12/04 17:39:16    899s] 
[12/04 17:39:16    899s] Creating Lib Analyzer ...
[12/04 17:39:16    899s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:39:16    899s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:39:16    899s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:39:16    899s] 
[12/04 17:39:17    900s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:39:18    901s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:02 mem=3991.5M
[12/04 17:39:18    901s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:02 mem=3991.5M
[12/04 17:39:18    901s] Creating Lib Analyzer, finished. 
[12/04 17:39:18    901s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.19
[12/04 17:39:18    901s] ### Creating RouteCongInterface, started
[12/04 17:39:20    903s] 
[12/04 17:39:20    903s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:39:20    903s] 
[12/04 17:39:20    903s] #optDebug: {0, 1.000}
[12/04 17:39:20    903s] ### Creating RouteCongInterface, finished
[12/04 17:39:20    903s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3991.5M
[12/04 17:39:20    903s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3991.5M
[12/04 17:39:20    903s] Reclaim Optimization WNS Slack -4.295  TNS Slack -524.827 Density 81.34
[12/04 17:39:20    903s] +---------+---------+--------+--------+------------+--------+
[12/04 17:39:20    903s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:39:20    903s] +---------+---------+--------+--------+------------+--------+
[12/04 17:39:20    903s] |   81.34%|        -|  -4.295|-524.827|   0:00:00.0| 3991.5M|
[12/04 17:39:20    903s] |   81.34%|        0|  -4.295|-524.826|   0:00:00.0| 4010.6M|
[12/04 17:39:20    903s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:39:20    903s] |   81.34%|        0|  -4.295|-524.826|   0:00:00.0| 4029.7M|
[12/04 17:39:20    903s] |   80.91%|        7|  -4.295|-524.055|   0:00:00.0| 4029.7M|
[12/04 17:39:20    904s] |   80.48%|       28|  -4.295|-523.672|   0:00:00.0| 4029.7M|
[12/04 17:39:20    904s] |   80.46%|        3|  -4.295|-523.669|   0:00:00.0| 4029.7M|
[12/04 17:39:20    904s] |   80.46%|        0|  -4.295|-523.669|   0:00:00.0| 4029.7M|
[12/04 17:39:20    904s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:39:20    904s] |   80.46%|        0|  -4.295|-523.669|   0:00:00.0| 4029.7M|
[12/04 17:39:20    904s] +---------+---------+--------+--------+------------+--------+
[12/04 17:39:20    904s] Reclaim Optimization End WNS Slack -4.295  TNS Slack -523.669 Density 80.46
[12/04 17:39:20    904s] 
[12/04 17:39:20    904s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 24 **
[12/04 17:39:20    904s] --------------------------------------------------------------
[12/04 17:39:20    904s] |                                   | Total     | Sequential |
[12/04 17:39:20    904s] --------------------------------------------------------------
[12/04 17:39:20    904s] | Num insts resized                 |      24  |       0    |
[12/04 17:39:20    904s] | Num insts undone                  |       6  |       0    |
[12/04 17:39:20    904s] | Num insts Downsized               |      24  |       0    |
[12/04 17:39:20    904s] | Num insts Samesized               |       0  |       0    |
[12/04 17:39:20    904s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:39:20    904s] | Num multiple commits+uncommits    |       2  |       -    |
[12/04 17:39:20    904s] --------------------------------------------------------------
[12/04 17:39:20    904s] Bottom Preferred Layer:
[12/04 17:39:20    904s] +---------------+------------+----------+
[12/04 17:39:20    904s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:39:20    904s] +---------------+------------+----------+
[12/04 17:39:20    904s] | metal5 (z=5)  |         12 | default  |
[12/04 17:39:20    904s] +---------------+------------+----------+
[12/04 17:39:20    904s] Via Pillar Rule:
[12/04 17:39:20    904s]     None
[12/04 17:39:20    904s] End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:04.0) **
[12/04 17:39:20    904s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.19
[12/04 17:39:20    904s] *** AreaOpt #3 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:15:04.2/0:26:50.4 (0.6), mem = 4029.7M
[12/04 17:39:20    904s] 
[12/04 17:39:20    904s] =============================================================================================
[12/04 17:39:20    904s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/04 17:39:20    904s] =============================================================================================
[12/04 17:39:20    904s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:39:20    904s] ---------------------------------------------------------------------------------------------
[12/04 17:39:20    904s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:20    904s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  46.5 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 17:39:20    904s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:20    904s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  35.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:39:20    904s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:20    904s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 17:39:20    904s] [ OptGetWeight           ]    121   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:20    904s] [ OptEval                ]    121   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:39:20    904s] [ OptCommit              ]    121   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:39:20    904s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.8
[12/04 17:39:20    904s] [ PostCommitDelayUpdate  ]    126   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:39:20    904s] [ IncrDelayCalc          ]     94   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.2    1.2
[12/04 17:39:20    904s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:39:20    904s] ---------------------------------------------------------------------------------------------
[12/04 17:39:20    904s]  AreaOpt #3 TOTAL                   0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 17:39:20    904s] ---------------------------------------------------------------------------------------------
[12/04 17:39:20    904s] 
[12/04 17:39:20    904s] Executing incremental physical updates
[12/04 17:39:20    904s] Executing incremental physical updates
[12/04 17:39:20    904s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4010.6M
[12/04 17:39:20    904s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:3970.6M
[12/04 17:39:20    904s] TotalInstCnt at PhyDesignMc Destruction: 1,661
[12/04 17:39:20    904s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3970.58M, totSessionCpu=0:15:04).
[12/04 17:39:20    904s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3970.6M
[12/04 17:39:20    904s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:3970.6M
[12/04 17:39:20    904s] *** IncrReplace #3 [begin] : totSession cpu/real = 0:15:04.3/0:26:50.4 (0.6), mem = 3970.6M
[12/04 17:39:20    904s] 
[12/04 17:39:20    904s] *** Start incrementalPlace ***
[12/04 17:39:20    904s] User Input Parameters:
[12/04 17:39:20    904s] - Congestion Driven    : On
[12/04 17:39:20    904s] - Timing Driven        : On
[12/04 17:39:20    904s] - Area-Violation Based : On
[12/04 17:39:20    904s] - Start Rollback Level : -5
[12/04 17:39:20    904s] - Legalized            : On
[12/04 17:39:20    904s] - Window Based         : Off
[12/04 17:39:20    904s] - eDen incr mode       : Off
[12/04 17:39:20    904s] - Small incr mode      : Off
[12/04 17:39:20    904s] 
[12/04 17:39:20    904s] no activity file in design. spp won't run.
[12/04 17:39:21    904s] 
[12/04 17:39:21    904s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:39:21    904s] Deleting Lib Analyzer.
[12/04 17:39:21    904s] 
[12/04 17:39:21    904s] TimeStamp Deleting Cell Server End ...
[12/04 17:39:21    904s] Effort level <high> specified for reg2reg path_group
[12/04 17:39:21    904s] No Views given, use default active views for adaptive view pruning
[12/04 17:39:21    904s] SKP will enable view:
[12/04 17:39:21    904s]   av_func_mode_max
[12/04 17:39:21    904s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3970.6M
[12/04 17:39:21    904s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:3970.6M
[12/04 17:39:21    904s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3970.6M
[12/04 17:39:21    904s] Starting Early Global Route congestion estimation: mem = 3970.6M
[12/04 17:39:21    904s] (I)       Started Import and model ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Create place DB ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Import place data ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Read instances and placement ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Read nets ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Create route DB ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       == Non-default Options ==
[12/04 17:39:21    904s] (I)       Maximum routing layer                              : 6
[12/04 17:39:21    904s] (I)       Number of threads                                  : 1
[12/04 17:39:21    904s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:39:21    904s] (I)       Method to set GCell size                           : row
[12/04 17:39:21    904s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:39:21    904s] (I)       Started Import route data (1T) ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       ============== Pin Summary ==============
[12/04 17:39:21    904s] (I)       +-------+--------+---------+------------+
[12/04 17:39:21    904s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:39:21    904s] (I)       +-------+--------+---------+------------+
[12/04 17:39:21    904s] (I)       |     1 |   6036 |  100.00 |        Pin |
[12/04 17:39:21    904s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:39:21    904s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:39:21    904s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:39:21    904s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:39:21    904s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:39:21    904s] (I)       +-------+--------+---------+------------+
[12/04 17:39:21    904s] (I)       Use row-based GCell size
[12/04 17:39:21    904s] (I)       Use row-based GCell align
[12/04 17:39:21    904s] (I)       GCell unit size   : 5040
[12/04 17:39:21    904s] (I)       GCell multiplier  : 1
[12/04 17:39:21    904s] (I)       GCell row height  : 5040
[12/04 17:39:21    904s] (I)       Actual row height : 5040
[12/04 17:39:21    904s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:39:21    904s] [NR-eGR] Track table information for default rule: 
[12/04 17:39:21    904s] [NR-eGR] metal1 has no routable track
[12/04 17:39:21    904s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:39:21    904s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:39:21    904s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:39:21    904s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:39:21    904s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:39:21    904s] (I)       =================== Default via ====================
[12/04 17:39:21    904s] (I)       +---+------------------+---------------------------+
[12/04 17:39:21    904s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:39:21    904s] (I)       +---+------------------+---------------------------+
[12/04 17:39:21    904s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:39:21    904s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:39:21    904s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:39:21    904s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:39:21    904s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:39:21    904s] (I)       +---+------------------+---------------------------+
[12/04 17:39:21    904s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Read routing blockages ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Read instance blockages ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] (I)       Started Read PG blockages ( Curr Mem: 3970.58 MB )
[12/04 17:39:21    904s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:39:21    904s] (I)       Finished Read PG blockages ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Started Read boundary cut boxes ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:39:21    904s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:39:21    904s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:39:21    904s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:39:21    904s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:39:21    904s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Started Read blackboxes ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:39:21    904s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Started Read prerouted ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:39:21    904s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Started Read unlegalized nets ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Started Read nets ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] [NR-eGR] Read numTotalNets=1763  numIgnoredNets=0
[12/04 17:39:21    904s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Started Set up via pillars ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       early_global_route_priority property id does not exist.
[12/04 17:39:21    904s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4125.58 MB )
[12/04 17:39:21    904s] (I)       Finished Initialize 3D grid graph ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4172.58 MB )
[12/04 17:39:21    904s] (I)       Model blockages into capacity
[12/04 17:39:21    904s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:39:21    904s] (I)       Started Initialize 3D capacity ( Curr Mem: 4172.58 MB )
[12/04 17:39:22    905s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:39:23    906s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:39:25    908s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:39:26    909s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:39:26    909s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:39:26    909s] (I)       Finished Initialize 3D capacity ( CPU: 5.21 sec, Real: 5.22 sec, Curr Mem: 4516.58 MB )
[12/04 17:39:26    909s] (I)       -- layer congestion ratio --
[12/04 17:39:26    909s] (I)       Layer 1 : 0.100000
[12/04 17:39:26    909s] (I)       Layer 2 : 0.700000
[12/04 17:39:26    909s] (I)       Layer 3 : 0.700000
[12/04 17:39:26    909s] (I)       Layer 4 : 0.700000
[12/04 17:39:26    909s] (I)       Layer 5 : 0.700000
[12/04 17:39:26    909s] (I)       Layer 6 : 0.700000
[12/04 17:39:26    909s] (I)       ----------------------------
[12/04 17:39:26    910s] (I)       Number of ignored nets                =      0
[12/04 17:39:26    910s] (I)       Number of connected nets              =      0
[12/04 17:39:26    910s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:39:26    910s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:39:26    910s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:39:26    910s] (I)       Finished Import route data (1T) ( CPU: 5.72 sec, Real: 5.72 sec, Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] (I)       Finished Create route DB ( CPU: 5.72 sec, Real: 5.72 sec, Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] (I)       Started Read aux data ( Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] (I)       Started Others data preparation ( Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:39:26    910s] **WARN: (IMPPSP-2001):	There are 53 pins inside GCell located around position 10140.72 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:39:26    910s] **WARN: (IMPPSP-2001):	There are 61 pins inside GCell located around position 10140.72 10358.32. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:39:26    910s] **WARN: (IMPPSP-2001):	There are 39 pins inside GCell located around position 10357.44 10141.60. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[12/04 17:39:26    910s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] (I)       Started Create route kernel ( Curr Mem: 4516.58 MB )
[12/04 17:39:26    910s] (I)       Ndr track 0 does not exist
[12/04 17:39:27    910s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:39:27    910s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:39:27    910s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:39:27    910s] (I)       Site width          :   620  (dbu)
[12/04 17:39:27    910s] (I)       Row height          :  5040  (dbu)
[12/04 17:39:27    910s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:39:27    910s] (I)       GCell width         :  5040  (dbu)
[12/04 17:39:27    910s] (I)       GCell height        :  5040  (dbu)
[12/04 17:39:27    910s] (I)       Grid                :  4070  4069     6
[12/04 17:39:27    910s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:39:27    910s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:39:27    910s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:39:27    910s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:39:27    910s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:39:27    910s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:39:27    910s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:39:27    910s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:39:27    910s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:39:27    910s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:39:27    910s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:39:27    910s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:39:27    910s] (I)       --------------------------------------------------------
[12/04 17:39:27    910s] 
[12/04 17:39:27    910s] [NR-eGR] ============ Routing rule table ============
[12/04 17:39:27    910s] [NR-eGR] Rule id: 0  Nets: 1676 
[12/04 17:39:27    910s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:39:27    910s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:39:27    910s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:39:27    910s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:39:27    910s] [NR-eGR] ========================================
[12/04 17:39:27    910s] [NR-eGR] 
[12/04 17:39:27    910s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:39:27    910s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:39:27    910s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:39:27    910s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:39:27    910s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:39:27    910s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:39:27    910s] (I)       Finished Create route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Import and model ( CPU: 6.02 sec, Real: 6.02 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Reset routing kernel
[12/04 17:39:27    910s] (I)       Started Global Routing ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Initialization ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       totalPins=5862  totalGlobalPin=5467 (93.26%)
[12/04 17:39:27    910s] (I)       Finished Initialization ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Net group 1 ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Generate topology ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:39:27    910s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[12/04 17:39:27    910s] (I)       
[12/04 17:39:27    910s] (I)       ============  Phase 1a Route ============
[12/04 17:39:27    910s] (I)       Started Phase 1a ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Pattern routing (1T) ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Usage: 28347 = (4491 H, 23856 V) = (0.00% H, 0.07% V) = (2.263e+04um H, 1.202e+05um V)
[12/04 17:39:27    910s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       
[12/04 17:39:27    910s] (I)       ============  Phase 1b Route ============
[12/04 17:39:27    910s] (I)       Started Phase 1b ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Usage: 28347 = (4491 H, 23856 V) = (0.00% H, 0.07% V) = (2.263e+04um H, 1.202e+05um V)
[12/04 17:39:27    910s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.428689e+05um
[12/04 17:39:27    910s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       
[12/04 17:39:27    910s] (I)       ============  Phase 1c Route ============
[12/04 17:39:27    910s] (I)       Started Phase 1c ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Usage: 28347 = (4491 H, 23856 V) = (0.00% H, 0.07% V) = (2.263e+04um H, 1.202e+05um V)
[12/04 17:39:27    910s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       
[12/04 17:39:27    910s] (I)       ============  Phase 1d Route ============
[12/04 17:39:27    910s] (I)       Started Phase 1d ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Usage: 28347 = (4491 H, 23856 V) = (0.00% H, 0.07% V) = (2.263e+04um H, 1.202e+05um V)
[12/04 17:39:27    910s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       
[12/04 17:39:27    910s] (I)       ============  Phase 1e Route ============
[12/04 17:39:27    910s] (I)       Started Phase 1e ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Route legalization ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Usage: 28347 = (4491 H, 23856 V) = (0.00% H, 0.07% V) = (2.263e+04um H, 1.202e+05um V)
[12/04 17:39:27    910s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.428689e+05um
[12/04 17:39:27    910s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       
[12/04 17:39:27    910s] (I)       ============  Phase 1l Route ============
[12/04 17:39:27    910s] (I)       Started Phase 1l ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Layer assignment (1T) ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Net group 2 ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Started Generate topology ( Curr Mem: 5432.62 MB )
[12/04 17:39:27    910s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:27    911s] (I)       total 2D Cap : 414465111 = (201281684 H, 213183427 V)
[12/04 17:39:29    912s] [NR-eGR] Layer group 2: route 1664 net(s) in layer range [2, 6]
[12/04 17:39:29    912s] (I)       
[12/04 17:39:29    912s] (I)       ============  Phase 1a Route ============
[12/04 17:39:29    912s] (I)       Started Phase 1a ( Curr Mem: 5432.62 MB )
[12/04 17:39:29    912s] (I)       Started Pattern routing (1T) ( Curr Mem: 5432.62 MB )
[12/04 17:39:29    912s] (I)       Finished Pattern routing (1T) ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:29    912s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5432.62 MB )
[12/04 17:39:29    913s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:39:29    913s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5432.62 MB )
[12/04 17:39:29    913s] (I)       Usage: 249190 = (124344 H, 124846 V) = (0.06% H, 0.06% V) = (6.267e+05um H, 6.292e+05um V)
[12/04 17:39:29    913s] (I)       Started Add via demand to 2D ( Curr Mem: 5432.62 MB )
[12/04 17:39:29    913s] (I)       Finished Add via demand to 2D ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:29    913s] (I)       Finished Phase 1a ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:29    913s] (I)       
[12/04 17:39:29    913s] (I)       ============  Phase 1b Route ============
[12/04 17:39:29    913s] (I)       Started Phase 1b ( Curr Mem: 5685.32 MB )
[12/04 17:39:29    913s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5685.32 MB )
[12/04 17:39:30    913s] (I)       Finished Monotonic routing (1T) ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    913s] (I)       Usage: 249190 = (124344 H, 124846 V) = (0.06% H, 0.06% V) = (6.267e+05um H, 6.292e+05um V)
[12/04 17:39:30    913s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.255918e+06um
[12/04 17:39:30    913s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:39:30    913s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:39:30    913s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    913s] (I)       
[12/04 17:39:30    913s] (I)       ============  Phase 1c Route ============
[12/04 17:39:30    913s] (I)       Started Phase 1c ( Curr Mem: 5685.32 MB )
[12/04 17:39:30    913s] (I)       Started Two level routing ( Curr Mem: 5685.32 MB )
[12/04 17:39:30    913s] (I)       Level2 Grid: 814 x 814
[12/04 17:39:30    913s] (I)       Started Two Level Routing ( Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Finished Two Level Routing ( CPU: 0.63 sec, Real: 0.62 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Finished Two level routing ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Usage: 249190 = (124344 H, 124846 V) = (0.06% H, 0.06% V) = (6.267e+05um H, 6.292e+05um V)
[12/04 17:39:30    914s] (I)       Finished Phase 1c ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       
[12/04 17:39:30    914s] (I)       ============  Phase 1d Route ============
[12/04 17:39:30    914s] (I)       Started Phase 1d ( Curr Mem: 5685.32 MB )
[12/04 17:39:30    914s] (I)       Started Detoured routing ( Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Finished Detoured routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Usage: 249202 = (124348 H, 124854 V) = (0.06% H, 0.06% V) = (6.267e+05um H, 6.293e+05um V)
[12/04 17:39:31    914s] (I)       Finished Phase 1d ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       
[12/04 17:39:31    914s] (I)       ============  Phase 1e Route ============
[12/04 17:39:31    914s] (I)       Started Phase 1e ( Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Started Route legalization ( Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Usage: 249202 = (124348 H, 124854 V) = (0.06% H, 0.06% V) = (6.267e+05um H, 6.293e+05um V)
[12/04 17:39:31    914s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.255978e+06um
[12/04 17:39:31    914s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       
[12/04 17:39:31    914s] (I)       ============  Phase 1l Route ============
[12/04 17:39:31    914s] (I)       Started Phase 1l ( Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Started Layer assignment (1T) ( Curr Mem: 5685.32 MB )
[12/04 17:39:31    914s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5685.32 MB )
[12/04 17:39:31    915s] (I)       Finished Layer assignment (1T) ( CPU: 0.38 sec, Real: 0.31 sec, Curr Mem: 4268.32 MB )
[12/04 17:39:31    915s] (I)       Finished Phase 1l ( CPU: 0.57 sec, Real: 0.50 sec, Curr Mem: 4268.32 MB )
[12/04 17:39:31    915s] (I)       Finished Net group 2 ( CPU: 4.32 sec, Real: 4.25 sec, Curr Mem: 4268.32 MB )
[12/04 17:39:31    915s] (I)       Started Clean cong LA ( Curr Mem: 4268.32 MB )
[12/04 17:39:31    915s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4268.32 MB )
[12/04 17:39:31    915s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:39:31    915s] (I)       Layer  2:   46215067     31211       119    87595964    46994472    (65.08%) 
[12/04 17:39:31    915s] (I)       Layer  3:   52876093     47853        35    95626386    53384463    (64.17%) 
[12/04 17:39:31    915s] (I)       Layer  4:  133358113     65111         4      950503   133639932    ( 0.71%) 
[12/04 17:39:32    915s] (I)       Layer  5:  148345742     77105         0      563805   148447044    ( 0.38%) 
[12/04 17:39:32    915s] (I)       Layer  6:   33542322     31389         0       95475    33552133    ( 0.28%) 
[12/04 17:39:32    915s] (I)       Total:     414337337    252669       158   184832133   416018044    (30.76%) 
[12/04 17:39:32    916s] (I)       
[12/04 17:39:32    916s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:39:32    916s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/04 17:39:32    916s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/04 17:39:32    916s] [NR-eGR]       Layer             (1-10)           (11-21)           (22-31)           (32-42)    OverCon 
[12/04 17:39:32    916s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 17:39:32    916s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:32    916s] [NR-eGR]  metal2  (2)         3( 0.00%)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:39:32    916s] [NR-eGR]  metal3  (3)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:32    916s] [NR-eGR]  metal4  (4)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:32    916s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:33    916s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:33    916s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 17:39:33    916s] [NR-eGR] Total               11( 0.00%)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:39:33    916s] [NR-eGR] 
[12/04 17:39:33    916s] (I)       Finished Global Routing ( CPU: 5.98 sec, Real: 5.91 sec, Curr Mem: 4268.32 MB )
[12/04 17:39:33    916s] (I)       Started Export 3D cong map ( Curr Mem: 4268.32 MB )
[12/04 17:39:33    916s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:39:34    917s] (I)       Started Export 2D cong map ( Curr Mem: 4584.21 MB )
[12/04 17:39:34    918s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:39:34    918s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:39:34    918s] (I)       Finished Export 2D cong map ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 4836.92 MB )
[12/04 17:39:34    918s] (I)       Finished Export 3D cong map ( CPU: 1.75 sec, Real: 1.75 sec, Curr Mem: 4836.92 MB )
[12/04 17:39:34    918s] Early Global Route congestion estimation runtime: 13.68 seconds, mem = 4836.9M
[12/04 17:39:34    918s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:13.750, REAL:13.684, MEM:4836.9M
[12/04 17:39:34    918s] OPERPROF: Starting HotSpotCal at level 1, MEM:4836.9M
[12/04 17:39:34    918s] [hotspot] +------------+---------------+---------------+
[12/04 17:39:34    918s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:39:34    918s] [hotspot] +------------+---------------+---------------+
[12/04 17:39:35    918s] [hotspot] | normalized |          0.17 |          0.69 |
[12/04 17:39:35    918s] [hotspot] +------------+---------------+---------------+
[12/04 17:39:35    918s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.17, normalized total congestion hotspot area = 0.69 (area is in unit of 4 std-cell row bins)
[12/04 17:39:35    918s] [hotspot] max/total 0.17/0.69, big hotspot (>10) total 0.00
[12/04 17:39:35    918s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[12/04 17:39:35    918s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:39:35    918s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/04 17:39:35    918s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:39:35    918s] [hotspot] |  1  |  9999.60 10000.48 10160.88 10161.76 |        0.17   |
[12/04 17:39:35    918s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:39:35    918s] [hotspot] |  2  | 10241.52 10000.48 10402.80 10161.76 |        0.17   |
[12/04 17:39:35    918s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:39:35    918s] [hotspot] |  3  |  9999.60 10242.40 10160.88 10403.68 |        0.17   |
[12/04 17:39:35    918s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:39:35    918s] [hotspot] |  4  | 10241.52 10242.40 10402.80 10403.68 |        0.17   |
[12/04 17:39:35    918s] [hotspot] +-----+-------------------------------------+---------------+
[12/04 17:39:35    918s] Top 4 hotspots total area: 0.69
[12/04 17:39:35    918s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.370, REAL:0.378, MEM:4836.9M
[12/04 17:39:35    918s] 
[12/04 17:39:35    918s] === incrementalPlace Internal Loop 1 ===
[12/04 17:39:35    918s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:39:35    918s] OPERPROF: Starting IPInitSPData at level 1, MEM:4836.9M
[12/04 17:39:35    918s] z: 2, totalTracks: 1
[12/04 17:39:35    918s] z: 4, totalTracks: 1
[12/04 17:39:35    918s] z: 6, totalTracks: 1
[12/04 17:39:35    918s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:39:35    918s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4836.9M
[12/04 17:39:35    918s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:4836.9M
[12/04 17:39:35    918s] OPERPROF:   Starting post-place ADS at level 2, MEM:4836.9M
[12/04 17:39:35    918s] ADSU 0.805 -> 0.805. site 16324.000 -> 16324.000. GS 40.320
[12/04 17:39:35    918s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.002, MEM:4836.9M
[12/04 17:39:35    918s] OPERPROF:   Starting spMPad at level 2, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF:     Starting spContextMPad at level 3, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4506.9M
[12/04 17:39:35    918s] no activity file in design. spp won't run.
[12/04 17:39:35    918s] [spp] 0
[12/04 17:39:35    918s] [adp] 0:1:1:3
[12/04 17:39:35    918s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:4506.9M
[12/04 17:39:35    918s] SP #FI/SF FL/PI 0/0 1661/0
[12/04 17:39:35    918s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.124, MEM:4506.9M
[12/04 17:39:35    918s] PP off. flexM 0
[12/04 17:39:35    918s] OPERPROF: Starting CDPad at level 1, MEM:4506.9M
[12/04 17:39:35    918s] 3DP is on.
[12/04 17:39:35    918s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:39:35    918s] design sh 0.120.
[12/04 17:39:35    918s] design sh -0.000.
[12/04 17:39:35    918s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:39:35    918s] design sh 0.099.
[12/04 17:39:35    918s] CDPadU 1.044 -> 0.935. R=0.804, N=1661, GS=5.040
[12/04 17:39:35    918s] OPERPROF: Finished CDPad at level 1, CPU:0.040, REAL:0.040, MEM:4506.9M
[12/04 17:39:35    918s] OPERPROF: Starting InitSKP at level 1, MEM:4506.9M
[12/04 17:39:35    918s] no activity file in design. spp won't run.
[12/04 17:39:35    918s] no activity file in design. spp won't run.
[12/04 17:39:35    918s] 
[12/04 17:39:35    918s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:39:35    918s] TLC MultiMap info (StdDelay):
[12/04 17:39:35    918s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:39:35    918s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:39:35    918s]  Setting StdDelay to: 53.6ps
[12/04 17:39:35    918s] 
[12/04 17:39:35    918s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:39:35    918s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 17:39:35    918s] OPERPROF: Finished InitSKP at level 1, CPU:0.170, REAL:0.174, MEM:4508.9M
[12/04 17:39:35    918s] NP #FI/FS/SF FL/PI: 0/124/0 1661/0
[12/04 17:39:35    918s] no activity file in design. spp won't run.
[12/04 17:39:35    918s] 
[12/04 17:39:35    918s] AB Est...
[12/04 17:39:35    918s] OPERPROF: Starting npPlace at level 1, MEM:4508.9M
[12/04 17:39:35    918s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.005, MEM:4511.4M
[12/04 17:39:35    918s] Iteration  4: Skipped, with CDP Off
[12/04 17:39:35    918s] OPERPROF: Starting npPlace at level 1, MEM:4511.4M
[12/04 17:39:35    918s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/04 17:39:35    918s] No instances found in the vector
[12/04 17:39:35    918s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4511.4M, DRC: 0)
[12/04 17:39:35    918s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:39:36    919s] Iteration  5: Total net bbox = 1.241e+06 (6.20e+05 6.21e+05)
[12/04 17:39:36    919s]               Est.  stn bbox = 1.290e+06 (6.42e+05 6.48e+05)
[12/04 17:39:36    919s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 4493.8M
[12/04 17:39:36    919s] OPERPROF: Finished npPlace at level 1, CPU:0.680, REAL:0.681, MEM:4493.8M
[12/04 17:39:36    919s] no activity file in design. spp won't run.
[12/04 17:39:36    919s] NP #FI/FS/SF FL/PI: 0/124/0 1661/0
[12/04 17:39:36    919s] no activity file in design. spp won't run.
[12/04 17:39:36    919s] OPERPROF: Starting npPlace at level 1, MEM:4493.8M
[12/04 17:39:36    919s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/04 17:39:36    919s] No instances found in the vector
[12/04 17:39:36    919s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4493.8M, DRC: 0)
[12/04 17:39:36    919s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:39:36    920s] Iteration  6: Total net bbox = 1.242e+06 (6.21e+05 6.21e+05)
[12/04 17:39:36    920s]               Est.  stn bbox = 1.291e+06 (6.43e+05 6.49e+05)
[12/04 17:39:36    920s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 4493.8M
[12/04 17:39:36    920s] OPERPROF: Finished npPlace at level 1, CPU:0.460, REAL:0.468, MEM:4493.8M
[12/04 17:39:36    920s] no activity file in design. spp won't run.
[12/04 17:39:36    920s] NP #FI/FS/SF FL/PI: 0/124/0 1661/0
[12/04 17:39:36    920s] no activity file in design. spp won't run.
[12/04 17:39:36    920s] OPERPROF: Starting npPlace at level 1, MEM:4493.8M
[12/04 17:39:36    920s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:39:36    920s] No instances found in the vector
[12/04 17:39:36    920s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4493.8M, DRC: 0)
[12/04 17:39:36    920s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:39:36    920s] Iteration  7: Total net bbox = 1.243e+06 (6.22e+05 6.22e+05)
[12/04 17:39:36    920s]               Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
[12/04 17:39:36    920s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4491.8M
[12/04 17:39:36    920s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.322, MEM:4491.8M
[12/04 17:39:37    920s] no activity file in design. spp won't run.
[12/04 17:39:37    920s] NP #FI/FS/SF FL/PI: 0/124/0 1661/0
[12/04 17:39:37    920s] no activity file in design. spp won't run.
[12/04 17:39:37    920s] OPERPROF: Starting npPlace at level 1, MEM:4491.8M
[12/04 17:39:37    920s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:39:37    920s] No instances found in the vector
[12/04 17:39:37    920s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4491.8M, DRC: 0)
[12/04 17:39:37    920s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:39:37    920s] Iteration  8: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
[12/04 17:39:37    920s]               Est.  stn bbox = 1.295e+06 (6.45e+05 6.50e+05)
[12/04 17:39:37    920s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4491.8M
[12/04 17:39:37    920s] OPERPROF: Finished npPlace at level 1, CPU:0.330, REAL:0.329, MEM:4491.8M
[12/04 17:39:37    920s] no activity file in design. spp won't run.
[12/04 17:39:37    920s] NP #FI/FS/SF FL/PI: 0/124/0 1661/0
[12/04 17:39:37    920s] no activity file in design. spp won't run.
[12/04 17:39:37    920s] OPERPROF: Starting npPlace at level 1, MEM:4491.8M
[12/04 17:39:37    920s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:39:37    920s] No instances found in the vector
[12/04 17:39:37    920s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4491.8M, DRC: 0)
[12/04 17:39:37    920s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:39:37    921s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] Iteration  9: Total net bbox = 1.247e+06 (6.24e+05 6.24e+05)
[12/04 17:39:37    921s]               Est.  stn bbox = 1.297e+06 (6.45e+05 6.51e+05)
[12/04 17:39:37    921s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4491.8M
[12/04 17:39:37    921s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.324, MEM:4491.8M
[12/04 17:39:37    921s] Move report: Timing Driven Placement moves 1661 insts, mean move: 15.82 um, max move: 134.90 um 
[12/04 17:39:37    921s] 	Max move on inst (CORE/FE_OCPC769_FE_OFN772_C_rst_n): (10161.18, 10272.64) --> (10293.20, 10275.52)
[12/04 17:39:37    921s] no activity file in design. spp won't run.
[12/04 17:39:37    921s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:4491.8M
[12/04 17:39:37    921s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:39:37    921s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:4491.8M
[12/04 17:39:37    921s] 
[12/04 17:39:37    921s] Finished Incremental Placement (cpu=0:00:02.5, real=0:00:02.0, mem=4491.8M)
[12/04 17:39:37    921s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 17:39:37    921s] Type 'man IMPSP-9025' for more detail.
[12/04 17:39:37    921s] CongRepair sets shifter mode to gplace
[12/04 17:39:37    921s] TDRefine: refinePlace mode is spiral
[12/04 17:39:37    921s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4491.8M
[12/04 17:39:37    921s] z: 2, totalTracks: 1
[12/04 17:39:37    921s] z: 4, totalTracks: 1
[12/04 17:39:37    921s] z: 6, totalTracks: 1
[12/04 17:39:37    921s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:39:37    921s] All LLGs are deleted
[12/04 17:39:37    921s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4491.8M
[12/04 17:39:37    921s] Core basic site is core_5040
[12/04 17:39:37    921s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.110, REAL:0.113, MEM:4491.8M
[12/04 17:39:37    921s] Fast DP-INIT is on for default
[12/04 17:39:37    921s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:39:37    921s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.120, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:         Starting CMU at level 5, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] 
[12/04 17:39:37    921s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:39:37    921s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.121, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:4491.8M
[12/04 17:39:37    921s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4491.8MB).
[12/04 17:39:37    921s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.123, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.123, MEM:4491.8M
[12/04 17:39:37    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.9
[12/04 17:39:37    921s] OPERPROF:   Starting RefinePlace at level 2, MEM:4491.8M
[12/04 17:39:37    921s] *** Starting refinePlace (0:15:21 mem=4491.8M) ***
[12/04 17:39:37    921s] Total net bbox length = 1.248e+06 (6.244e+05 6.238e+05) (ext = 1.193e+06)
[12/04 17:39:37    921s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:39:37    921s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4491.8M
[12/04 17:39:37    921s] Starting refinePlace ...
[12/04 17:39:37    921s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:39:37    921s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:39:37    921s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:39:37    921s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4491.8MB) @(0:15:21 - 0:15:21).
[12/04 17:39:37    921s] Move report: preRPlace moves 1661 insts, mean move: 1.51 um, max move: 7.03 um 
[12/04 17:39:37    921s] 	Max move on inst (CORE/U1744): (10289.22, 10246.65) --> (10292.00, 10242.40)
[12/04 17:39:37    921s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:39:37    921s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:39:37    921s] Placement tweakage begins.
[12/04 17:39:37    921s] wire length = 1.260e+06
[12/04 17:39:37    921s] wire length = 1.257e+06
[12/04 17:39:37    921s] Placement tweakage ends.
[12/04 17:39:37    921s] Move report: tweak moves 478 insts, mean move: 4.86 um, max move: 22.94 um 
[12/04 17:39:37    921s] 	Max move on inst (CORE/FE_OFC671_n1551): (10244.88, 10338.16) --> (10267.82, 10338.16)
[12/04 17:39:37    921s] 
[12/04 17:39:37    921s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:39:37    921s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:39:37    921s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4491.8MB) @(0:15:21 - 0:15:21).
[12/04 17:39:37    921s] Move report: Detail placement moves 1661 insts, mean move: 2.79 um, max move: 25.51 um 
[12/04 17:39:37    921s] 	Max move on inst (CORE/U1441): (10339.45, 10200.46) --> (10315.56, 10202.08)
[12/04 17:39:37    921s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4491.8MB
[12/04 17:39:37    921s] Statistics of distance of Instance movement in refine placement:
[12/04 17:39:37    921s]   maximum (X+Y) =        25.51 um
[12/04 17:39:37    921s]   inst (CORE/U1441) with max move: (10339.4, 10200.5) -> (10315.6, 10202.1)
[12/04 17:39:37    921s]   mean    (X+Y) =         2.79 um
[12/04 17:39:37    921s] Summary Report:
[12/04 17:39:37    921s] Instances move: 1661 (out of 1661 movable)
[12/04 17:39:37    921s] Instances flipped: 0
[12/04 17:39:37    921s] Mean displacement: 2.79 um
[12/04 17:39:37    921s] Max displacement: 25.51 um (Instance: CORE/U1441) (10339.4, 10200.5) -> (10315.6, 10202.1)
[12/04 17:39:37    921s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[12/04 17:39:37    921s] Total instances moved : 1661
[12/04 17:39:37    921s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.100, REAL:0.086, MEM:4491.8M
[12/04 17:39:37    921s] Total net bbox length = 1.246e+06 (6.216e+05 6.242e+05) (ext = 1.193e+06)
[12/04 17:39:37    921s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4491.8MB
[12/04 17:39:37    921s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4491.8MB) @(0:15:21 - 0:15:21).
[12/04 17:39:37    921s] *** Finished refinePlace (0:15:21 mem=4491.8M) ***
[12/04 17:39:37    921s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.9
[12/04 17:39:37    921s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.100, REAL:0.090, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.220, REAL:0.216, MEM:4491.8M
[12/04 17:39:37    921s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4491.8M
[12/04 17:39:37    921s] Starting Early Global Route congestion estimation: mem = 4491.8M
[12/04 17:39:37    921s] (I)       Started Import and model ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Create place DB ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Import place data ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Read instances and placement ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Read nets ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Create route DB ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       == Non-default Options ==
[12/04 17:39:37    921s] (I)       Maximum routing layer                              : 6
[12/04 17:39:37    921s] (I)       Number of threads                                  : 1
[12/04 17:39:37    921s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:39:37    921s] (I)       Method to set GCell size                           : row
[12/04 17:39:37    921s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:39:37    921s] (I)       Started Import route data (1T) ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       ============== Pin Summary ==============
[12/04 17:39:37    921s] (I)       +-------+--------+---------+------------+
[12/04 17:39:37    921s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:39:37    921s] (I)       +-------+--------+---------+------------+
[12/04 17:39:37    921s] (I)       |     1 |   6036 |  100.00 |        Pin |
[12/04 17:39:37    921s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:39:37    921s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:39:37    921s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:39:37    921s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:39:37    921s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:39:37    921s] (I)       +-------+--------+---------+------------+
[12/04 17:39:37    921s] (I)       Use row-based GCell size
[12/04 17:39:37    921s] (I)       Use row-based GCell align
[12/04 17:39:37    921s] (I)       GCell unit size   : 5040
[12/04 17:39:37    921s] (I)       GCell multiplier  : 1
[12/04 17:39:37    921s] (I)       GCell row height  : 5040
[12/04 17:39:37    921s] (I)       Actual row height : 5040
[12/04 17:39:37    921s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:39:37    921s] [NR-eGR] Track table information for default rule: 
[12/04 17:39:37    921s] [NR-eGR] metal1 has no routable track
[12/04 17:39:37    921s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:39:37    921s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:39:37    921s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:39:37    921s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:39:37    921s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:39:37    921s] (I)       =================== Default via ====================
[12/04 17:39:37    921s] (I)       +---+------------------+---------------------------+
[12/04 17:39:37    921s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:39:37    921s] (I)       +---+------------------+---------------------------+
[12/04 17:39:37    921s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:39:37    921s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:39:37    921s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:39:37    921s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:39:37    921s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:39:37    921s] (I)       +---+------------------+---------------------------+
[12/04 17:39:37    921s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Read routing blockages ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Read instance blockages ( Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4491.84 MB )
[12/04 17:39:37    921s] (I)       Started Read PG blockages ( Curr Mem: 4491.84 MB )
[12/04 17:39:38    921s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:39:38    921s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Started Read boundary cut boxes ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:39:38    921s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:39:38    921s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:39:38    921s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:39:38    921s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:39:38    921s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Started Read blackboxes ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:39:38    921s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Started Read prerouted ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:39:38    921s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Started Read unlegalized nets ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Started Read nets ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] [NR-eGR] Read numTotalNets=1763  numIgnoredNets=0
[12/04 17:39:38    921s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Started Set up via pillars ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       early_global_route_priority property id does not exist.
[12/04 17:39:38    921s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Finished Initialize 3D grid graph ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 4641.84 MB )
[12/04 17:39:38    921s] (I)       Model blockages into capacity
[12/04 17:39:38    921s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:39:38    921s] (I)       Started Initialize 3D capacity ( Curr Mem: 4641.84 MB )
[12/04 17:39:39    922s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:39:40    923s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:39:41    925s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:39:43    926s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:39:43    926s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:39:43    926s] (I)       Finished Initialize 3D capacity ( CPU: 5.12 sec, Real: 5.13 sec, Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       -- layer congestion ratio --
[12/04 17:39:43    926s] (I)       Layer 1 : 0.100000
[12/04 17:39:43    926s] (I)       Layer 2 : 0.700000
[12/04 17:39:43    926s] (I)       Layer 3 : 0.700000
[12/04 17:39:43    926s] (I)       Layer 4 : 0.700000
[12/04 17:39:43    926s] (I)       Layer 5 : 0.700000
[12/04 17:39:43    926s] (I)       Layer 6 : 0.700000
[12/04 17:39:43    926s] (I)       ----------------------------
[12/04 17:39:43    926s] (I)       Number of ignored nets                =      0
[12/04 17:39:43    926s] (I)       Number of connected nets              =      0
[12/04 17:39:43    926s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:39:43    926s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:39:43    926s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:39:43    926s] (I)       Finished Import route data (1T) ( CPU: 5.65 sec, Real: 5.66 sec, Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       Finished Create route DB ( CPU: 5.65 sec, Real: 5.66 sec, Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       Started Read aux data ( Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       Started Others data preparation ( Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:39:43    926s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       Started Create route kernel ( Curr Mem: 4856.84 MB )
[12/04 17:39:43    926s] (I)       Ndr track 0 does not exist
[12/04 17:39:43    927s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:39:43    927s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:39:43    927s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:39:43    927s] (I)       Site width          :   620  (dbu)
[12/04 17:39:43    927s] (I)       Row height          :  5040  (dbu)
[12/04 17:39:43    927s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:39:43    927s] (I)       GCell width         :  5040  (dbu)
[12/04 17:39:43    927s] (I)       GCell height        :  5040  (dbu)
[12/04 17:39:43    927s] (I)       Grid                :  4070  4069     6
[12/04 17:39:43    927s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:39:43    927s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:39:43    927s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:39:43    927s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:39:43    927s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:39:43    927s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:39:43    927s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:39:43    927s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:39:43    927s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:39:43    927s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:39:43    927s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:39:43    927s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:39:43    927s] (I)       --------------------------------------------------------
[12/04 17:39:43    927s] 
[12/04 17:39:43    927s] [NR-eGR] ============ Routing rule table ============
[12/04 17:39:43    927s] [NR-eGR] Rule id: 0  Nets: 1676 
[12/04 17:39:43    927s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:39:43    927s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:39:43    927s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:39:43    927s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:39:43    927s] [NR-eGR] ========================================
[12/04 17:39:43    927s] [NR-eGR] 
[12/04 17:39:43    927s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:39:43    927s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:39:43    927s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:39:43    927s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:39:43    927s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:39:43    927s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:39:43    927s] (I)       Finished Create route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       Finished Import and model ( CPU: 5.93 sec, Real: 5.93 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       Reset routing kernel
[12/04 17:39:43    927s] (I)       Started Global Routing ( Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       Started Initialization ( Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       totalPins=5862  totalGlobalPin=5546 (94.61%)
[12/04 17:39:43    927s] (I)       Finished Initialization ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       Started Net group 1 ( Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       Started Generate topology ( Curr Mem: 5520.18 MB )
[12/04 17:39:43    927s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:39:44    927s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[12/04 17:39:44    927s] (I)       
[12/04 17:39:44    927s] (I)       ============  Phase 1a Route ============
[12/04 17:39:44    927s] (I)       Started Phase 1a ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Started Pattern routing (1T) ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Pattern routing (1T) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:39:44    927s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       
[12/04 17:39:44    927s] (I)       ============  Phase 1b Route ============
[12/04 17:39:44    927s] (I)       Started Phase 1b ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:39:44    927s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429495e+05um
[12/04 17:39:44    927s] (I)       Finished Phase 1b ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       
[12/04 17:39:44    927s] (I)       ============  Phase 1c Route ============
[12/04 17:39:44    927s] (I)       Started Phase 1c ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:39:44    927s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       
[12/04 17:39:44    927s] (I)       ============  Phase 1d Route ============
[12/04 17:39:44    927s] (I)       Started Phase 1d ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:39:44    927s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       
[12/04 17:39:44    927s] (I)       ============  Phase 1e Route ============
[12/04 17:39:44    927s] (I)       Started Phase 1e ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Started Route legalization ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:39:44    927s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429495e+05um
[12/04 17:39:44    927s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       
[12/04 17:39:44    927s] (I)       ============  Phase 1l Route ============
[12/04 17:39:44    927s] (I)       Started Phase 1l ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Started Layer assignment (1T) ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Net group 1 ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Started Net group 2 ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Started Generate topology ( Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:44    927s] (I)       total 2D Cap : 414465111 = (201281684 H, 213183427 V)
[12/04 17:39:46    929s] [NR-eGR] Layer group 2: route 1664 net(s) in layer range [2, 6]
[12/04 17:39:46    929s] (I)       
[12/04 17:39:46    929s] (I)       ============  Phase 1a Route ============
[12/04 17:39:46    929s] (I)       Started Phase 1a ( Curr Mem: 5520.18 MB )
[12/04 17:39:46    929s] (I)       Started Pattern routing (1T) ( Curr Mem: 5520.18 MB )
[12/04 17:39:46    929s] (I)       Finished Pattern routing (1T) ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:46    929s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5520.18 MB )
[12/04 17:39:46    929s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:39:46    929s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 5520.18 MB )
[12/04 17:39:46    929s] (I)       Usage: 248830 = (124049 H, 124781 V) = (0.06% H, 0.06% V) = (6.252e+05um H, 6.289e+05um V)
[12/04 17:39:46    929s] (I)       Started Add via demand to 2D ( Curr Mem: 5520.18 MB )
[12/04 17:39:46    930s] (I)       Finished Add via demand to 2D ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       Finished Phase 1a ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       
[12/04 17:39:46    930s] (I)       ============  Phase 1b Route ============
[12/04 17:39:46    930s] (I)       Started Phase 1b ( Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       Usage: 248830 = (124049 H, 124781 V) = (0.06% H, 0.06% V) = (6.252e+05um H, 6.289e+05um V)
[12/04 17:39:46    930s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254103e+06um
[12/04 17:39:46    930s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:39:46    930s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:39:46    930s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       
[12/04 17:39:46    930s] (I)       ============  Phase 1c Route ============
[12/04 17:39:46    930s] (I)       Started Phase 1c ( Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       Started Two level routing ( Curr Mem: 5646.53 MB )
[12/04 17:39:46    930s] (I)       Level2 Grid: 814 x 814
[12/04 17:39:46    930s] (I)       Started Two Level Routing ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Finished Two Level Routing ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Finished Two level routing ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Usage: 248830 = (124049 H, 124781 V) = (0.06% H, 0.06% V) = (6.252e+05um H, 6.289e+05um V)
[12/04 17:39:47    930s] (I)       Finished Phase 1c ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       
[12/04 17:39:47    930s] (I)       ============  Phase 1d Route ============
[12/04 17:39:47    930s] (I)       Started Phase 1d ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Started Detoured routing ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Usage: 248830 = (124049 H, 124781 V) = (0.06% H, 0.06% V) = (6.252e+05um H, 6.289e+05um V)
[12/04 17:39:47    930s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       
[12/04 17:39:47    930s] (I)       ============  Phase 1e Route ============
[12/04 17:39:47    930s] (I)       Started Phase 1e ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Started Route legalization ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       Usage: 248830 = (124049 H, 124781 V) = (0.06% H, 0.06% V) = (6.252e+05um H, 6.289e+05um V)
[12/04 17:39:47    930s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254103e+06um
[12/04 17:39:47    930s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    930s] (I)       
[12/04 17:39:47    930s] (I)       ============  Phase 1l Route ============
[12/04 17:39:47    930s] (I)       Started Phase 1l ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    931s] (I)       Started Layer assignment (1T) ( Curr Mem: 5646.53 MB )
[12/04 17:39:47    931s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 5646.53 MB )
[12/04 17:39:47    931s] (I)       Finished Layer assignment (1T) ( CPU: 0.31 sec, Real: 0.30 sec, Curr Mem: 4330.53 MB )
[12/04 17:39:47    931s] (I)       Finished Phase 1l ( CPU: 0.50 sec, Real: 0.49 sec, Curr Mem: 4330.53 MB )
[12/04 17:39:47    931s] (I)       Finished Net group 2 ( CPU: 3.64 sec, Real: 3.62 sec, Curr Mem: 4330.53 MB )
[12/04 17:39:47    931s] (I)       Started Clean cong LA ( Curr Mem: 4330.53 MB )
[12/04 17:39:47    931s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4330.53 MB )
[12/04 17:39:47    931s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:39:48    931s] (I)       Layer  2:   46215067     36175        10    87595964    46994472    (65.08%) 
[12/04 17:39:48    931s] (I)       Layer  3:   52876093     54957         3    95626386    53384463    (64.17%) 
[12/04 17:39:48    931s] (I)       Layer  4:  133358113     65537         0      950503   133639932    ( 0.71%) 
[12/04 17:39:48    931s] (I)       Layer  5:  148345742     69661         0      563805   148447044    ( 0.38%) 
[12/04 17:39:48    931s] (I)       Layer  6:   33542322     25808         0       95475    33552133    ( 0.28%) 
[12/04 17:39:48    931s] (I)       Total:     414337337    252138        13   184832133   416018044    (30.76%) 
[12/04 17:39:48    932s] (I)       
[12/04 17:39:48    932s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:39:48    932s] [NR-eGR]                        OverCon            
[12/04 17:39:48    932s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:39:48    932s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:39:48    932s] [NR-eGR] ----------------------------------------------
[12/04 17:39:48    932s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:48    932s] [NR-eGR]  metal2  (2)        10( 0.00%)   ( 0.00%) 
[12/04 17:39:48    932s] [NR-eGR]  metal3  (3)         3( 0.00%)   ( 0.00%) 
[12/04 17:39:49    932s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:49    932s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:49    932s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:39:49    932s] [NR-eGR] ----------------------------------------------
[12/04 17:39:49    932s] [NR-eGR] Total               13( 0.00%)   ( 0.00%) 
[12/04 17:39:49    932s] [NR-eGR] 
[12/04 17:39:49    932s] (I)       Finished Global Routing ( CPU: 5.40 sec, Real: 5.38 sec, Curr Mem: 4330.53 MB )
[12/04 17:39:49    932s] (I)       Started Export 3D cong map ( Curr Mem: 4330.53 MB )
[12/04 17:39:49    932s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:39:50    934s] (I)       Started Export 2D cong map ( Curr Mem: 4646.42 MB )
[12/04 17:39:51    934s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:39:51    934s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:39:51    934s] (I)       Finished Export 2D cong map ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4899.12 MB )
[12/04 17:39:51    934s] (I)       Finished Export 3D cong map ( CPU: 1.82 sec, Real: 1.82 sec, Curr Mem: 4899.12 MB )
[12/04 17:39:51    934s] Early Global Route congestion estimation runtime: 13.13 seconds, mem = 4899.1M
[12/04 17:39:51    934s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:13.150, REAL:13.134, MEM:4899.1M
[12/04 17:39:51    934s] OPERPROF: Starting HotSpotCal at level 1, MEM:4899.1M
[12/04 17:39:51    934s] [hotspot] +------------+---------------+---------------+
[12/04 17:39:51    934s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:39:51    934s] [hotspot] +------------+---------------+---------------+
[12/04 17:39:51    934s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:39:51    934s] [hotspot] +------------+---------------+---------------+
[12/04 17:39:51    934s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:39:51    934s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:39:51    934s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.290, REAL:0.286, MEM:4899.1M
[12/04 17:39:51    934s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4899.1M
[12/04 17:39:51    934s] Starting Early Global Route wiring: mem = 4899.1M
[12/04 17:39:51    934s] (I)       ============= Track Assignment ============
[12/04 17:39:51    934s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4899.12 MB )
[12/04 17:39:51    934s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4899.12 MB )
[12/04 17:39:51    934s] (I)       Started Track Assignment (1T) ( Curr Mem: 4899.12 MB )
[12/04 17:39:51    934s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:39:51    934s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4899.12 MB )
[12/04 17:39:51    934s] (I)       Run Multi-thread track assignment
[12/04 17:39:54    938s] (I)       Finished Track Assignment (1T) ( CPU: 3.26 sec, Real: 3.27 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Started Export ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] Started Export DB wires ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] Started Export all nets ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] Started Set wire vias ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:39:54    938s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5862
[12/04 17:39:54    938s] [NR-eGR] metal2  (2V) length: 1.715026e+05um, number of vias: 8037
[12/04 17:39:54    938s] [NR-eGR] metal3  (3H) length: 2.751589e+05um, number of vias: 1222
[12/04 17:39:54    938s] [NR-eGR] metal4  (4V) length: 3.294767e+05um, number of vias: 455
[12/04 17:39:54    938s] [NR-eGR] metal5  (5H) length: 3.510671e+05um, number of vias: 64
[12/04 17:39:54    938s] [NR-eGR] metal6  (6V) length: 1.301012e+05um, number of vias: 0
[12/04 17:39:54    938s] [NR-eGR] Total length: 1.257306e+06um, number of vias: 15640
[12/04 17:39:54    938s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:39:54    938s] [NR-eGR] Total eGR-routed clock nets wire length: 1.980551e+04um 
[12/04 17:39:54    938s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:39:54    938s] (I)       Started Update net boxes ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Started Update timing ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Started Postprocess design ( Curr Mem: 4368.12 MB )
[12/04 17:39:54    938s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4354.12 MB )
[12/04 17:39:54    938s] Early Global Route wiring runtime: 3.43 seconds, mem = 4354.1M
[12/04 17:39:54    938s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.430, REAL:3.432, MEM:4354.1M
[12/04 17:39:54    938s] 0 delay mode for cte disabled.
[12/04 17:39:54    938s] SKP cleared!
[12/04 17:39:54    938s] 
[12/04 17:39:54    938s] *** Finished incrementalPlace (cpu=0:00:33.8, real=0:00:34.0)***
[12/04 17:39:54    938s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4339.1M
[12/04 17:39:54    938s] All LLGs are deleted
[12/04 17:39:54    938s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4339.1M
[12/04 17:39:54    938s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4339.1M
[12/04 17:39:54    938s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.026, MEM:3997.1M
[12/04 17:39:54    938s] Start to check current routing status for nets...
[12/04 17:39:54    938s] All nets are already routed correctly.
[12/04 17:39:54    938s] End to check current routing status for nets (mem=3997.1M)
[12/04 17:39:54    938s] 
[12/04 17:39:54    938s] Creating Lib Analyzer ...
[12/04 17:39:54    938s] 
[12/04 17:39:54    938s] Trim Metal Layers:
[12/04 17:39:54    938s] LayerId::1 widthSet size::4
[12/04 17:39:54    938s] LayerId::2 widthSet size::4
[12/04 17:39:54    938s] LayerId::3 widthSet size::4
[12/04 17:39:54    938s] LayerId::4 widthSet size::4
[12/04 17:39:54    938s] LayerId::5 widthSet size::4
[12/04 17:39:54    938s] LayerId::6 widthSet size::2
[12/04 17:39:54    938s] Updating RC grid for preRoute extraction ...
[12/04 17:39:54    938s] eee: pegSigSF::1.070000
[12/04 17:39:54    938s] Initializing multi-corner capacitance tables ... 
[12/04 17:39:54    938s] Initializing multi-corner resistance tables ...
[12/04 17:39:55    939s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:39:55    939s] eee: l::2 avDens::0.076227 usedTrk::695445.422456 availTrk::9123311.077023 sigTrk::695445.422456
[12/04 17:39:55    939s] eee: l::3 avDens::0.068884 usedTrk::684347.684302 availTrk::9934755.299776 sigTrk::684347.684302
[12/04 17:39:55    939s] eee: l::4 avDens::0.019942 usedTrk::9847.117463 availTrk::493781.944514 sigTrk::9847.117463
[12/04 17:39:55    939s] eee: l::5 avDens::0.015448 usedTrk::9205.616072 availTrk::595908.641063 sigTrk::9205.616072
[12/04 17:39:55    939s] eee: l::6 avDens::0.049069 usedTrk::2581.372222 availTrk::52606.506738 sigTrk::2581.372222
[12/04 17:39:56    939s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:39:56    939s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300289 ; uaWl: 0.886293 ; uaWlH: 0.531053 ; aWlH: 0.113695 ; Pmax: 0.911000 ; wcR: 0.528000 ; newSi: 0.091900 ; pMod: 78 ; 
[12/04 17:39:56    939s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:39:56    939s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:39:56    939s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:39:56    939s] 
[12/04 17:39:57    940s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:39:58    941s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:42 mem=4003.1M
[12/04 17:39:58    941s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:42 mem=4003.1M
[12/04 17:39:58    941s] Creating Lib Analyzer, finished. 
[12/04 17:39:58    941s] Extraction called for design 'CHIP' of instances=1785 and nets=1768 using extraction engine 'preRoute' .
[12/04 17:39:58    941s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:39:58    941s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:39:58    941s] PreRoute RC Extraction called for design CHIP.
[12/04 17:39:58    941s] RC Extraction called in multi-corner(1) mode.
[12/04 17:39:58    941s] RCMode: PreRoute
[12/04 17:39:58    941s]       RC Corner Indexes            0   
[12/04 17:39:58    941s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:39:58    941s] Resistance Scaling Factor    : 1.00000 
[12/04 17:39:58    941s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:39:58    941s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:39:58    941s] Shrink Factor                : 1.00000
[12/04 17:39:58    941s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:39:58    941s] Using capacitance table file ...
[12/04 17:39:58    941s] 
[12/04 17:39:58    941s] Trim Metal Layers:
[12/04 17:39:58    941s] LayerId::1 widthSet size::4
[12/04 17:39:58    941s] LayerId::2 widthSet size::4
[12/04 17:39:58    941s] LayerId::3 widthSet size::4
[12/04 17:39:58    941s] LayerId::4 widthSet size::4
[12/04 17:39:58    941s] LayerId::5 widthSet size::4
[12/04 17:39:58    941s] LayerId::6 widthSet size::2
[12/04 17:39:58    941s] Updating RC grid for preRoute extraction ...
[12/04 17:39:58    941s] eee: pegSigSF::1.070000
[12/04 17:39:58    941s] Initializing multi-corner capacitance tables ... 
[12/04 17:39:58    941s] Initializing multi-corner resistance tables ...
[12/04 17:39:59    942s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:39:59    942s] eee: l::2 avDens::0.076227 usedTrk::695445.422456 availTrk::9123311.077023 sigTrk::695445.422456
[12/04 17:39:59    942s] eee: l::3 avDens::0.068884 usedTrk::684347.684302 availTrk::9934755.299776 sigTrk::684347.684302
[12/04 17:39:59    942s] eee: l::4 avDens::0.019942 usedTrk::9847.117463 availTrk::493781.944514 sigTrk::9847.117463
[12/04 17:39:59    942s] eee: l::5 avDens::0.015448 usedTrk::9205.616072 availTrk::595908.641063 sigTrk::9205.616072
[12/04 17:39:59    942s] eee: l::6 avDens::0.049069 usedTrk::2581.372222 availTrk::52606.506738 sigTrk::2581.372222
[12/04 17:40:00    943s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:40:00    943s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300289 ; uaWl: 0.886293 ; uaWlH: 0.531053 ; aWlH: 0.113695 ; Pmax: 0.911000 ; wcR: 0.528000 ; newSi: 0.091900 ; pMod: 78 ; 
[12/04 17:40:00    943s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 4001.137M)
[12/04 17:40:00    943s] Compute RC Scale Done ...
[12/04 17:40:00    943s] **optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 2611.8M, totSessionCpu=0:15:44 **
[12/04 17:40:00    943s] #################################################################################
[12/04 17:40:00    943s] # Design Stage: PreRoute
[12/04 17:40:00    943s] # Design Name: CHIP
[12/04 17:40:00    943s] # Design Mode: 90nm
[12/04 17:40:00    943s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:40:00    943s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:40:00    943s] # Signoff Settings: SI Off 
[12/04 17:40:00    943s] #################################################################################
[12/04 17:40:00    943s] Calculate delays in Single mode...
[12/04 17:40:00    943s] Topological Sorting (REAL = 0:00:00.0, MEM = 4016.7M, InitMEM = 4016.7M)
[12/04 17:40:00    943s] Start delay calculation (fullDC) (1 T). (MEM=4016.68)
[12/04 17:40:00    943s] End AAE Lib Interpolated Model. (MEM=4016.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:40:00    944s] Total number of fetched objects 1779
[12/04 17:40:00    944s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:40:00    944s] End delay calculation. (MEM=4033.1 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 17:40:00    944s] End delay calculation (fullDC). (MEM=4033.1 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 17:40:00    944s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4033.1M) ***
[12/04 17:40:00    944s] *** IncrReplace #3 [finish] : cpu/real = 0:00:39.8/0:00:39.7 (1.0), totSession cpu/real = 0:15:44.1/0:27:30.2 (0.6), mem = 4033.1M
[12/04 17:40:00    944s] 
[12/04 17:40:00    944s] =============================================================================================
[12/04 17:40:00    944s]  Step TAT Report for IncrReplace #3                                             20.15-s105_1
[12/04 17:40:00    944s] =============================================================================================
[12/04 17:40:00    944s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:40:00    944s] ---------------------------------------------------------------------------------------------
[12/04 17:40:00    944s] [ ExtractRC              ]      1   0:00:01.7  (   4.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:40:00    944s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 17:40:00    944s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:00    944s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   9.0 % )     0:00:03.6 /  0:00:03.6    1.0
[12/04 17:40:00    944s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:00    944s] [ MISC                   ]          0:00:34.1  (  85.8 % )     0:00:34.1 /  0:00:34.1    1.0
[12/04 17:40:00    944s] ---------------------------------------------------------------------------------------------
[12/04 17:40:00    944s]  IncrReplace #3 TOTAL               0:00:39.7  ( 100.0 % )     0:00:39.7 /  0:00:39.8    1.0
[12/04 17:40:00    944s] ---------------------------------------------------------------------------------------------
[12/04 17:40:00    944s] 
[12/04 17:40:00    944s] Deleting Lib Analyzer.
[12/04 17:40:00    944s] Begin: GigaOpt DRV Optimization
[12/04 17:40:00    944s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 17:40:00    944s] *** DrvOpt #8 [begin] : totSession cpu/real = 0:15:44.1/0:27:30.2 (0.6), mem = 4049.1M
[12/04 17:40:00    944s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:40:00    944s] Info: 87 io nets excluded
[12/04 17:40:00    944s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:40:00    944s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.20
[12/04 17:40:00    944s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:40:00    944s] ### Creating PhyDesignMc. totSessionCpu=0:15:44 mem=4049.1M
[12/04 17:40:00    944s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:40:00    944s] OPERPROF: Starting DPlace-Init at level 1, MEM:4049.1M
[12/04 17:40:00    944s] z: 2, totalTracks: 1
[12/04 17:40:00    944s] z: 4, totalTracks: 1
[12/04 17:40:00    944s] z: 6, totalTracks: 1
[12/04 17:40:00    944s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:40:00    944s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4049.1M
[12/04 17:40:00    944s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4049.1M
[12/04 17:40:00    944s] Core basic site is core_5040
[12/04 17:40:00    944s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4049.1M
[12/04 17:40:00    944s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.110, REAL:0.110, MEM:4049.1M
[12/04 17:40:00    944s] Fast DP-INIT is on for default
[12/04 17:40:00    944s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:40:00    944s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.116, MEM:4049.1M
[12/04 17:40:00    944s] OPERPROF:     Starting CMU at level 3, MEM:4049.1M
[12/04 17:40:00    944s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4049.1M
[12/04 17:40:00    944s] 
[12/04 17:40:00    944s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:40:00    944s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.117, MEM:4049.1M
[12/04 17:40:00    944s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4049.1M
[12/04 17:40:00    944s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4049.1M
[12/04 17:40:00    944s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4049.1MB).
[12/04 17:40:00    944s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.121, MEM:4049.1M
[12/04 17:40:00    944s] TotalInstCnt at PhyDesignMc Initialization: 1,661
[12/04 17:40:00    944s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:44 mem=4049.1M
[12/04 17:40:00    944s] ### Creating RouteCongInterface, started
[12/04 17:40:00    944s] 
[12/04 17:40:00    944s] Creating Lib Analyzer ...
[12/04 17:40:01    944s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:40:01    944s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:40:01    944s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:40:01    944s] 
[12/04 17:40:01    945s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:40:03    946s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:47 mem=4049.1M
[12/04 17:40:03    946s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:47 mem=4049.1M
[12/04 17:40:03    946s] Creating Lib Analyzer, finished. 
[12/04 17:40:04    948s] 
[12/04 17:40:04    948s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:40:04    948s] 
[12/04 17:40:04    948s] #optDebug: {0, 1.000}
[12/04 17:40:04    948s] ### Creating RouteCongInterface, finished
[12/04 17:40:04    948s] {MG  {5 0 21.5 0.401453} }
[12/04 17:40:04    948s] ### Creating LA Mngr. totSessionCpu=0:15:48 mem=4049.1M
[12/04 17:40:04    948s] ### Creating LA Mngr, finished. totSessionCpu=0:15:48 mem=4049.1M
[12/04 17:40:05    948s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4068.2M
[12/04 17:40:05    948s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4068.2M
[12/04 17:40:05    948s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:40:05    948s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:40:05    948s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:40:05    948s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:40:05    948s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:40:05    948s] Info: violation cost 112.653793 (cap = 1.995912, tran = 110.657883, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:40:05    948s] |    68|    76|    -5.42|     8|     8|    -0.62|     0|     0|     0|     0|    -4.97|  -630.57|       0|       0|       0| 80.46%|          |         |
[12/04 17:40:07    951s] Info: violation cost 103.235321 (cap = 1.594187, tran = 101.641144, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:40:07    951s] |    67|    75|    -5.15|     8|     8|    -0.48|     0|     0|     0|     0|    -4.97|  -582.82|      14|      30|      12| 83.09%| 0:00:02.0|  4084.2M|
[12/04 17:40:11    954s] Info: violation cost 100.902328 (cap = 1.594187, tran = 99.308151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:40:11    954s] |    67|    75|    -5.15|     8|     8|    -0.48|     0|     0|     0|     0|    -4.97|  -580.94|       3|       0|      10| 83.70%| 0:00:04.0|  4084.2M|
[12/04 17:40:14    957s] Info: violation cost 100.902328 (cap = 1.594187, tran = 99.308151, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:40:14    957s] |    67|    75|    -5.15|     8|     8|    -0.48|     0|     0|     0|     0|    -4.97|  -580.94|       0|       0|       0| 83.70%| 0:00:03.0|  4084.2M|
[12/04 17:40:14    957s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] ###############################################################################
[12/04 17:40:14    957s] #
[12/04 17:40:14    957s] #  Large fanout net report:  
[12/04 17:40:14    957s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:40:14    957s] #     - current density: 83.70
[12/04 17:40:14    957s] #
[12/04 17:40:14    957s] #  List of high fanout nets:
[12/04 17:40:14    957s] #
[12/04 17:40:14    957s] ###############################################################################
[12/04 17:40:14    957s] Bottom Preferred Layer:
[12/04 17:40:14    957s] +---------------+------------+----------+
[12/04 17:40:14    957s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:40:14    957s] +---------------+------------+----------+
[12/04 17:40:14    957s] | metal5 (z=5)  |         12 | default  |
[12/04 17:40:14    957s] +---------------+------------+----------+
[12/04 17:40:14    957s] Via Pillar Rule:
[12/04 17:40:14    957s]     None
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] =======================================================================
[12/04 17:40:14    957s]                 Reasons for remaining drv violations
[12/04 17:40:14    957s] =======================================================================
[12/04 17:40:14    957s] *info: Total 67 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] MultiBuffering failure reasons
[12/04 17:40:14    957s] ------------------------------------------------
[12/04 17:40:14    957s] *info:    67 net(s): Could not be fixed because the gain is not enough.
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] *** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=4084.2M) ***
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] Total-nets :: 1810, Stn-nets :: 163, ratio :: 9.00552 %
[12/04 17:40:14    957s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4065.1M
[12/04 17:40:14    957s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:4014.1M
[12/04 17:40:14    957s] TotalInstCnt at PhyDesignMc Destruction: 1,708
[12/04 17:40:14    957s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.20
[12/04 17:40:14    957s] *** DrvOpt #8 [finish] : cpu/real = 0:00:13.5/0:00:13.5 (1.0), totSession cpu/real = 0:15:57.6/0:27:43.7 (0.6), mem = 4014.1M
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] =============================================================================================
[12/04 17:40:14    957s]  Step TAT Report for DrvOpt #8                                                  20.15-s105_1
[12/04 17:40:14    957s] =============================================================================================
[12/04 17:40:14    957s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:40:14    957s] ---------------------------------------------------------------------------------------------
[12/04 17:40:14    957s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  17.3 % )     0:00:02.3 /  0:00:02.4    1.0
[12/04 17:40:14    957s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:40:14    957s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  11.6 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 17:40:14    957s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:09.1 /  0:00:09.1    1.0
[12/04 17:40:14    957s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ OptEval                ]      3   0:00:09.0  (  66.4 % )     0:00:09.0 /  0:00:09.0    1.0
[12/04 17:40:14    957s] [ OptCommit              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:40:14    957s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:40:14    957s] [ IncrDelayCalc          ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 17:40:14    957s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:14    957s] [ MISC                   ]          0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:40:14    957s] ---------------------------------------------------------------------------------------------
[12/04 17:40:14    957s]  DrvOpt #8 TOTAL                    0:00:13.5  ( 100.0 % )     0:00:13.5 /  0:00:13.5    1.0
[12/04 17:40:14    957s] ---------------------------------------------------------------------------------------------
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] End: GigaOpt DRV Optimization
[12/04 17:40:14    957s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:40:14    957s] **optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 2659.9M, totSessionCpu=0:15:58 **
[12/04 17:40:14    957s] *** Timing NOT met, worst failing slack is -4.974
[12/04 17:40:14    957s] *** Check timing (0:00:00.0)
[12/04 17:40:14    957s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:40:14    957s] Deleting Lib Analyzer.
[12/04 17:40:14    957s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:40:14    957s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/04 17:40:14    957s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:40:14    957s] Info: 87 io nets excluded
[12/04 17:40:14    957s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:40:14    957s] *** TnsOpt #5 [begin] : totSession cpu/real = 0:15:57.8/0:27:43.8 (0.6), mem = 4014.1M
[12/04 17:40:14    957s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.21
[12/04 17:40:14    957s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:40:14    957s] ### Creating PhyDesignMc. totSessionCpu=0:15:58 mem=4014.1M
[12/04 17:40:14    957s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:40:14    957s] OPERPROF: Starting DPlace-Init at level 1, MEM:4014.1M
[12/04 17:40:14    957s] z: 2, totalTracks: 1
[12/04 17:40:14    957s] z: 4, totalTracks: 1
[12/04 17:40:14    957s] z: 6, totalTracks: 1
[12/04 17:40:14    957s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:40:14    957s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4014.1M
[12/04 17:40:14    957s] OPERPROF:     Starting CMU at level 3, MEM:4014.1M
[12/04 17:40:14    957s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4014.1M
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:40:14    957s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:4014.1M
[12/04 17:40:14    957s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4014.1M
[12/04 17:40:14    957s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4014.1M
[12/04 17:40:14    957s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4014.1MB).
[12/04 17:40:14    957s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:4014.1M
[12/04 17:40:14    957s] TotalInstCnt at PhyDesignMc Initialization: 1,708
[12/04 17:40:14    957s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:58 mem=4014.1M
[12/04 17:40:14    957s] ### Creating RouteCongInterface, started
[12/04 17:40:14    957s] 
[12/04 17:40:14    957s] Creating Lib Analyzer ...
[12/04 17:40:14    957s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:40:14    957s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:40:14    957s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:40:14    957s] 
[12/04 17:40:15    958s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:40:16    960s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:00 mem=4014.1M
[12/04 17:40:16    960s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:00 mem=4014.1M
[12/04 17:40:16    960s] Creating Lib Analyzer, finished. 
[12/04 17:40:18    961s] 
[12/04 17:40:18    961s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:40:18    961s] 
[12/04 17:40:18    961s] #optDebug: {0, 1.000}
[12/04 17:40:18    961s] ### Creating RouteCongInterface, finished
[12/04 17:40:18    961s] {MG  {5 0 21.5 0.401453} }
[12/04 17:40:18    961s] ### Creating LA Mngr. totSessionCpu=0:16:02 mem=4014.1M
[12/04 17:40:18    961s] ### Creating LA Mngr, finished. totSessionCpu=0:16:02 mem=4014.1M
[12/04 17:40:18    962s] *info: 87 io nets excluded
[12/04 17:40:18    962s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:40:18    962s] *info: 2 clock nets excluded
[12/04 17:40:18    962s] *info: 3 no-driver nets excluded.
[12/04 17:40:18    962s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.6
[12/04 17:40:18    962s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:40:18    962s] ** GigaOpt Optimizer WNS Slack -4.974 TNS Slack -580.944 Density 83.70
[12/04 17:40:18    962s] Optimizer TNS Opt
[12/04 17:40:18    962s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.974|-580.901|
|reg2reg   |-0.022|  -0.043|
|HEPG      |-0.022|  -0.043|
|All Paths |-4.974|-580.944|
+----------+------+--------+

[12/04 17:40:18    962s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4033.2M
[12/04 17:40:18    962s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4033.2M
[12/04 17:40:18    962s] Active Path Group: reg2reg  
[12/04 17:40:18    962s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:40:18    962s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:40:18    962s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:40:18    962s] |  -0.022|   -4.974|  -0.043| -580.944|   83.70%|   0:00:00.0| 4033.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:40:19    962s] |  -0.005|   -4.974|  -0.005| -580.907|   83.87%|   0:00:01.0| 4071.3M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:40:19    962s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4071.3M) ***
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=4071.3M) ***
[12/04 17:40:19    962s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.974|-580.902|
|reg2reg   |-0.005|  -0.005|
|HEPG      |-0.005|  -0.005|
|All Paths |-4.974|-580.907|
+----------+------+--------+

[12/04 17:40:19    962s] ** GigaOpt Optimizer WNS Slack -4.974 TNS Slack -580.907 Density 83.87
[12/04 17:40:19    962s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.5
[12/04 17:40:19    962s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.5
[12/04 17:40:19    962s] ** GigaOpt Optimizer WNS Slack -4.974 TNS Slack -580.907 Density 83.87
[12/04 17:40:19    962s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.974|-580.902|
|reg2reg   |-0.005|  -0.005|
|HEPG      |-0.005|  -0.005|
|All Paths |-4.974|-580.907|
+----------+------+--------+

[12/04 17:40:19    962s] Bottom Preferred Layer:
[12/04 17:40:19    962s] +---------------+------------+----------+
[12/04 17:40:19    962s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:40:19    962s] +---------------+------------+----------+
[12/04 17:40:19    962s] | metal5 (z=5)  |         12 | default  |
[12/04 17:40:19    962s] +---------------+------------+----------+
[12/04 17:40:19    962s] Via Pillar Rule:
[12/04 17:40:19    962s]     None
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=4071.3M) ***
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.6
[12/04 17:40:19    962s] Total-nets :: 1813, Stn-nets :: 176, ratio :: 9.70767 %
[12/04 17:40:19    962s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4052.3M
[12/04 17:40:19    962s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:4006.3M
[12/04 17:40:19    962s] TotalInstCnt at PhyDesignMc Destruction: 1,711
[12/04 17:40:19    962s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.21
[12/04 17:40:19    962s] *** TnsOpt #5 [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:16:02.6/0:27:48.6 (0.6), mem = 4006.3M
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] =============================================================================================
[12/04 17:40:19    962s]  Step TAT Report for TnsOpt #5                                                  20.15-s105_1
[12/04 17:40:19    962s] =============================================================================================
[12/04 17:40:19    962s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:40:19    962s] ---------------------------------------------------------------------------------------------
[12/04 17:40:19    962s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:40:19    962s] [ LibAnalyzerInit        ]      1   0:00:02.2  (  46.9 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 17:40:19    962s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:40:19    962s] [ RouteCongInterfaceInit ]      1   0:00:01.5  (  32.2 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:40:19    962s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ TransformInit          ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:40:19    962s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:40:19    962s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:40:19    962s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ OptEval                ]      2   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:40:19    962s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:40:19    962s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:40:19    962s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:19    962s] [ MISC                   ]          0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:40:19    962s] ---------------------------------------------------------------------------------------------
[12/04 17:40:19    962s]  TnsOpt #5 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[12/04 17:40:19    962s] ---------------------------------------------------------------------------------------------
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] End: GigaOpt Optimization in TNS mode
[12/04 17:40:19    962s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4006.3M
[12/04 17:40:19    962s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.007, MEM:4006.3M
[12/04 17:40:19    962s] **INFO: Flow update: Design is easy to close.
[12/04 17:40:19    962s] *** IncrReplace #4 [begin] : totSession cpu/real = 0:16:02.6/0:27:48.7 (0.6), mem = 4006.3M
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] *** Start incrementalPlace ***
[12/04 17:40:19    962s] User Input Parameters:
[12/04 17:40:19    962s] - Congestion Driven    : On
[12/04 17:40:19    962s] - Timing Driven        : On
[12/04 17:40:19    962s] - Area-Violation Based : On
[12/04 17:40:19    962s] - Start Rollback Level : -5
[12/04 17:40:19    962s] - Legalized            : On
[12/04 17:40:19    962s] - Window Based         : Off
[12/04 17:40:19    962s] - eDen incr mode       : Off
[12/04 17:40:19    962s] - Small incr mode      : Off
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] no activity file in design. spp won't run.
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:40:19    962s] Deleting Lib Analyzer.
[12/04 17:40:19    962s] 
[12/04 17:40:19    962s] TimeStamp Deleting Cell Server End ...
[12/04 17:40:19    962s] No Views given, use default active views for adaptive view pruning
[12/04 17:40:19    962s] SKP will enable view:
[12/04 17:40:19    962s]   av_func_mode_max
[12/04 17:40:19    962s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4006.3M
[12/04 17:40:19    962s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:4006.3M
[12/04 17:40:19    962s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4006.3M
[12/04 17:40:19    962s] Starting Early Global Route congestion estimation: mem = 4006.3M
[12/04 17:40:19    962s] (I)       Started Import and model ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Create place DB ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Import place data ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Read instances and placement ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Read nets ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Create route DB ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       == Non-default Options ==
[12/04 17:40:19    962s] (I)       Maximum routing layer                              : 6
[12/04 17:40:19    962s] (I)       Number of threads                                  : 1
[12/04 17:40:19    962s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:40:19    962s] (I)       Method to set GCell size                           : row
[12/04 17:40:19    962s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:40:19    962s] (I)       Started Import route data (1T) ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       ============== Pin Summary ==============
[12/04 17:40:19    962s] (I)       +-------+--------+---------+------------+
[12/04 17:40:19    962s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:40:19    962s] (I)       +-------+--------+---------+------------+
[12/04 17:40:19    962s] (I)       |     1 |   6136 |  100.00 |        Pin |
[12/04 17:40:19    962s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:40:19    962s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:40:19    962s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:40:19    962s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:40:19    962s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:40:19    962s] (I)       +-------+--------+---------+------------+
[12/04 17:40:19    962s] (I)       Use row-based GCell size
[12/04 17:40:19    962s] (I)       Use row-based GCell align
[12/04 17:40:19    962s] (I)       GCell unit size   : 5040
[12/04 17:40:19    962s] (I)       GCell multiplier  : 1
[12/04 17:40:19    962s] (I)       GCell row height  : 5040
[12/04 17:40:19    962s] (I)       Actual row height : 5040
[12/04 17:40:19    962s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:40:19    962s] [NR-eGR] Track table information for default rule: 
[12/04 17:40:19    962s] [NR-eGR] metal1 has no routable track
[12/04 17:40:19    962s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:40:19    962s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:40:19    962s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:40:19    962s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:40:19    962s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:40:19    962s] (I)       =================== Default via ====================
[12/04 17:40:19    962s] (I)       +---+------------------+---------------------------+
[12/04 17:40:19    962s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:40:19    962s] (I)       +---+------------------+---------------------------+
[12/04 17:40:19    962s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:40:19    962s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:40:19    962s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:40:19    962s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:40:19    962s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:40:19    962s] (I)       +---+------------------+---------------------------+
[12/04 17:40:19    962s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Read routing blockages ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Read instance blockages ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] (I)       Started Read PG blockages ( Curr Mem: 4006.27 MB )
[12/04 17:40:19    962s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:40:19    962s] (I)       Finished Read PG blockages ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Started Read boundary cut boxes ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:40:19    962s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:40:19    962s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:40:19    962s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:40:19    962s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:40:19    962s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Started Read blackboxes ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:40:19    962s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Started Read prerouted ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:40:19    962s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Started Read unlegalized nets ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Started Read nets ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] [NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[12/04 17:40:19    962s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Started Set up via pillars ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4161.27 MB )
[12/04 17:40:19    962s] (I)       early_global_route_priority property id does not exist.
[12/04 17:40:19    962s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4161.27 MB )
[12/04 17:40:19    963s] (I)       Finished Initialize 3D grid graph ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 4176.27 MB )
[12/04 17:40:19    963s] (I)       Model blockages into capacity
[12/04 17:40:19    963s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:40:19    963s] (I)       Started Initialize 3D capacity ( Curr Mem: 4176.27 MB )
[12/04 17:40:20    964s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:40:21    964s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:40:23    966s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:40:24    967s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:40:24    968s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:40:24    968s] (I)       Finished Initialize 3D capacity ( CPU: 5.15 sec, Real: 5.14 sec, Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       -- layer congestion ratio --
[12/04 17:40:24    968s] (I)       Layer 1 : 0.100000
[12/04 17:40:24    968s] (I)       Layer 2 : 0.700000
[12/04 17:40:24    968s] (I)       Layer 3 : 0.700000
[12/04 17:40:24    968s] (I)       Layer 4 : 0.700000
[12/04 17:40:24    968s] (I)       Layer 5 : 0.700000
[12/04 17:40:24    968s] (I)       Layer 6 : 0.700000
[12/04 17:40:24    968s] (I)       ----------------------------
[12/04 17:40:24    968s] (I)       Number of ignored nets                =      0
[12/04 17:40:24    968s] (I)       Number of connected nets              =      0
[12/04 17:40:24    968s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:40:24    968s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:40:24    968s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:40:24    968s] (I)       Finished Import route data (1T) ( CPU: 5.67 sec, Real: 5.67 sec, Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       Finished Create route DB ( CPU: 5.68 sec, Real: 5.67 sec, Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       Started Read aux data ( Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       Started Others data preparation ( Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:40:24    968s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       Started Create route kernel ( Curr Mem: 4519.27 MB )
[12/04 17:40:24    968s] (I)       Ndr track 0 does not exist
[12/04 17:40:25    968s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:40:25    968s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:40:25    968s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:40:25    968s] (I)       Site width          :   620  (dbu)
[12/04 17:40:25    968s] (I)       Row height          :  5040  (dbu)
[12/04 17:40:25    968s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:40:25    968s] (I)       GCell width         :  5040  (dbu)
[12/04 17:40:25    968s] (I)       GCell height        :  5040  (dbu)
[12/04 17:40:25    968s] (I)       Grid                :  4070  4069     6
[12/04 17:40:25    968s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:40:25    968s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:40:25    968s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:40:25    968s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:40:25    968s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:40:25    968s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:40:25    968s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:40:25    968s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:40:25    968s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:40:25    968s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:40:25    968s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:40:25    968s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:40:25    968s] (I)       --------------------------------------------------------
[12/04 17:40:25    968s] 
[12/04 17:40:25    968s] [NR-eGR] ============ Routing rule table ============
[12/04 17:40:25    968s] [NR-eGR] Rule id: 0  Nets: 1726 
[12/04 17:40:25    968s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:40:25    968s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:40:25    968s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:40:25    968s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:40:25    968s] [NR-eGR] ========================================
[12/04 17:40:25    968s] [NR-eGR] 
[12/04 17:40:25    968s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:40:25    968s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:40:25    968s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:40:25    968s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:40:25    968s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:40:25    968s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:40:25    968s] (I)       Finished Create route kernel ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Finished Import and model ( CPU: 5.97 sec, Real: 5.97 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Reset routing kernel
[12/04 17:40:25    968s] (I)       Started Global Routing ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Started Initialization ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       totalPins=5962  totalGlobalPin=5616 (94.20%)
[12/04 17:40:25    968s] (I)       Finished Initialization ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Started Net group 1 ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Started Generate topology ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:40:25    968s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[12/04 17:40:25    968s] (I)       
[12/04 17:40:25    968s] (I)       ============  Phase 1a Route ============
[12/04 17:40:25    968s] (I)       Started Phase 1a ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Started Pattern routing (1T) ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:40:25    968s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       
[12/04 17:40:25    968s] (I)       ============  Phase 1b Route ============
[12/04 17:40:25    968s] (I)       Started Phase 1b ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    968s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:40:25    969s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429495e+05um
[12/04 17:40:25    969s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       
[12/04 17:40:25    969s] (I)       ============  Phase 1c Route ============
[12/04 17:40:25    969s] (I)       Started Phase 1c ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:40:25    969s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       
[12/04 17:40:25    969s] (I)       ============  Phase 1d Route ============
[12/04 17:40:25    969s] (I)       Started Phase 1d ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:40:25    969s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       
[12/04 17:40:25    969s] (I)       ============  Phase 1e Route ============
[12/04 17:40:25    969s] (I)       Started Phase 1e ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Started Route legalization ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Usage: 28363 = (4479 H, 23884 V) = (0.00% H, 0.07% V) = (2.257e+04um H, 1.204e+05um V)
[12/04 17:40:25    969s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429495e+05um
[12/04 17:40:25    969s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       
[12/04 17:40:25    969s] (I)       ============  Phase 1l Route ============
[12/04 17:40:25    969s] (I)       Started Phase 1l ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Started Layer assignment (1T) ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Started Net group 2 ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Started Generate topology ( Curr Mem: 5435.30 MB )
[12/04 17:40:25    969s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:26    969s] (I)       total 2D Cap : 414465111 = (201281684 H, 213183427 V)
[12/04 17:40:27    970s] [NR-eGR] Layer group 2: route 1714 net(s) in layer range [2, 6]
[12/04 17:40:27    970s] (I)       
[12/04 17:40:27    970s] (I)       ============  Phase 1a Route ============
[12/04 17:40:27    970s] (I)       Started Phase 1a ( Curr Mem: 5435.30 MB )
[12/04 17:40:27    970s] (I)       Started Pattern routing (1T) ( Curr Mem: 5435.30 MB )
[12/04 17:40:27    970s] (I)       Finished Pattern routing (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:27    970s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5435.30 MB )
[12/04 17:40:27    971s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:40:27    971s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5435.30 MB )
[12/04 17:40:27    971s] (I)       Usage: 248867 = (124088 H, 124779 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.289e+05um V)
[12/04 17:40:27    971s] (I)       Started Add via demand to 2D ( Curr Mem: 5435.30 MB )
[12/04 17:40:28    971s] (I)       Finished Add via demand to 2D ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       Finished Phase 1a ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       
[12/04 17:40:28    971s] (I)       ============  Phase 1b Route ============
[12/04 17:40:28    971s] (I)       Started Phase 1b ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       Usage: 248867 = (124088 H, 124779 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.289e+05um V)
[12/04 17:40:28    971s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254290e+06um
[12/04 17:40:28    971s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:40:28    971s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:40:28    971s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       
[12/04 17:40:28    971s] (I)       ============  Phase 1c Route ============
[12/04 17:40:28    971s] (I)       Started Phase 1c ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       Started Two level routing ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    971s] (I)       Level2 Grid: 814 x 814
[12/04 17:40:28    971s] (I)       Started Two Level Routing ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Finished Two Level Routing ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Finished Two level routing ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Usage: 248867 = (124088 H, 124779 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.289e+05um V)
[12/04 17:40:28    972s] (I)       Finished Phase 1c ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       
[12/04 17:40:28    972s] (I)       ============  Phase 1d Route ============
[12/04 17:40:28    972s] (I)       Started Phase 1d ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Started Detoured routing ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Usage: 248867 = (124088 H, 124779 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.289e+05um V)
[12/04 17:40:28    972s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       
[12/04 17:40:28    972s] (I)       ============  Phase 1e Route ============
[12/04 17:40:28    972s] (I)       Started Phase 1e ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Started Route legalization ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       Usage: 248867 = (124088 H, 124779 V) = (0.06% H, 0.06% V) = (6.254e+05um H, 6.289e+05um V)
[12/04 17:40:28    972s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254290e+06um
[12/04 17:40:28    972s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:28    972s] (I)       
[12/04 17:40:28    972s] (I)       ============  Phase 1l Route ============
[12/04 17:40:28    972s] (I)       Started Phase 1l ( Curr Mem: 5688.01 MB )
[12/04 17:40:29    972s] (I)       Started Layer assignment (1T) ( Curr Mem: 5688.01 MB )
[12/04 17:40:29    972s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5688.01 MB )
[12/04 17:40:29    972s] (I)       Finished Layer assignment (1T) ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 4309.01 MB )
[12/04 17:40:29    972s] (I)       Finished Phase 1l ( CPU: 0.53 sec, Real: 0.54 sec, Curr Mem: 4309.01 MB )
[12/04 17:40:29    972s] (I)       Finished Net group 2 ( CPU: 3.69 sec, Real: 3.71 sec, Curr Mem: 4309.01 MB )
[12/04 17:40:29    972s] (I)       Started Clean cong LA ( Curr Mem: 4309.01 MB )
[12/04 17:40:29    972s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4309.01 MB )
[12/04 17:40:29    972s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:40:29    972s] (I)       Layer  2:   46215067     37168        23    87595964    46994472    (65.08%) 
[12/04 17:40:29    972s] (I)       Layer  3:   52876093     56207         2    95626386    53384463    (64.17%) 
[12/04 17:40:29    972s] (I)       Layer  4:  133358113     64466         0      950503   133639932    ( 0.71%) 
[12/04 17:40:29    973s] (I)       Layer  5:  148345742     68455         0      563805   148447044    ( 0.38%) 
[12/04 17:40:29    973s] (I)       Layer  6:   33542322     25951         0       95475    33552133    ( 0.28%) 
[12/04 17:40:29    973s] (I)       Total:     414337337    252247        25   184832133   416018044    (30.76%) 
[12/04 17:40:30    973s] (I)       
[12/04 17:40:30    973s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:40:30    973s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/04 17:40:30    973s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/04 17:40:30    973s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-13)    OverCon 
[12/04 17:40:30    973s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 17:40:30    973s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:30    973s] [NR-eGR]  metal2  (2)        10( 0.00%)         0( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:40:30    973s] [NR-eGR]  metal3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:30    973s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:30    973s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:30    974s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:30    974s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/04 17:40:30    974s] [NR-eGR] Total               12( 0.00%)         0( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 17:40:30    974s] [NR-eGR] 
[12/04 17:40:30    974s] (I)       Finished Global Routing ( CPU: 5.43 sec, Real: 5.43 sec, Curr Mem: 4309.01 MB )
[12/04 17:40:30    974s] (I)       Started Export 3D cong map ( Curr Mem: 4309.01 MB )
[12/04 17:40:31    974s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:40:32    975s] (I)       Started Export 2D cong map ( Curr Mem: 4624.90 MB )
[12/04 17:40:32    975s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:40:32    975s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:40:32    975s] (I)       Finished Export 2D cong map ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4877.60 MB )
[12/04 17:40:32    975s] (I)       Finished Export 3D cong map ( CPU: 1.82 sec, Real: 1.75 sec, Curr Mem: 4877.60 MB )
[12/04 17:40:32    975s] Early Global Route congestion estimation runtime: 13.15 seconds, mem = 4877.6M
[12/04 17:40:32    975s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:13.220, REAL:13.148, MEM:4877.6M
[12/04 17:40:32    975s] OPERPROF: Starting HotSpotCal at level 1, MEM:4877.6M
[12/04 17:40:32    975s] [hotspot] +------------+---------------+---------------+
[12/04 17:40:32    975s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:40:32    975s] [hotspot] +------------+---------------+---------------+
[12/04 17:40:32    976s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:40:32    976s] [hotspot] +------------+---------------+---------------+
[12/04 17:40:32    976s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:40:32    976s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:40:32    976s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.270, REAL:0.277, MEM:4877.6M
[12/04 17:40:32    976s] 
[12/04 17:40:32    976s] === incrementalPlace Internal Loop 1 ===
[12/04 17:40:32    976s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:40:32    976s] OPERPROF: Starting IPInitSPData at level 1, MEM:4877.6M
[12/04 17:40:32    976s] z: 2, totalTracks: 1
[12/04 17:40:32    976s] z: 4, totalTracks: 1
[12/04 17:40:32    976s] z: 6, totalTracks: 1
[12/04 17:40:32    976s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:40:32    976s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4877.6M
[12/04 17:40:32    976s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:4877.6M
[12/04 17:40:32    976s] OPERPROF:   Starting post-place ADS at level 2, MEM:4877.6M
[12/04 17:40:32    976s] ADSU 0.839 -> 0.839. site 16324.000 -> 16324.000. GS 40.320
[12/04 17:40:32    976s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.002, MEM:4877.6M
[12/04 17:40:32    976s] OPERPROF:   Starting spMPad at level 2, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF:     Starting spContextMPad at level 3, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF:   Starting spInitNetWt at level 2, MEM:4578.6M
[12/04 17:40:32    976s] no activity file in design. spp won't run.
[12/04 17:40:32    976s] [spp] 0
[12/04 17:40:32    976s] [adp] 0:1:1:3
[12/04 17:40:32    976s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:4578.6M
[12/04 17:40:32    976s] SP #FI/SF FL/PI 0/0 1711/0
[12/04 17:40:32    976s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.100, REAL:0.105, MEM:4578.6M
[12/04 17:40:32    976s] PP off. flexM 0
[12/04 17:40:32    976s] OPERPROF: Starting CDPad at level 1, MEM:4578.6M
[12/04 17:40:32    976s] 3DP is on.
[12/04 17:40:32    976s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 17:40:32    976s] design sh 0.122.
[12/04 17:40:32    976s] design sh -0.000.
[12/04 17:40:32    976s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 17:40:32    976s] design sh 0.107.
[12/04 17:40:32    976s] CDPadU 1.024 -> 0.903. R=0.839, N=1711, GS=5.040
[12/04 17:40:32    976s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.039, MEM:4578.6M
[12/04 17:40:32    976s] OPERPROF: Starting InitSKP at level 1, MEM:4578.6M
[12/04 17:40:32    976s] no activity file in design. spp won't run.
[12/04 17:40:32    976s] no activity file in design. spp won't run.
[12/04 17:40:33    976s] 
[12/04 17:40:33    976s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 17:40:33    976s] TLC MultiMap info (StdDelay):
[12/04 17:40:33    976s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 17:40:33    976s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 17:40:33    976s]  Setting StdDelay to: 53.6ps
[12/04 17:40:33    976s] 
[12/04 17:40:33    976s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 17:40:33    976s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[12/04 17:40:33    976s] OPERPROF: Finished InitSKP at level 1, CPU:0.200, REAL:0.205, MEM:4580.6M
[12/04 17:40:33    976s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:40:33    976s] no activity file in design. spp won't run.
[12/04 17:40:33    976s] 
[12/04 17:40:33    976s] AB Est...
[12/04 17:40:33    976s] OPERPROF: Starting npPlace at level 1, MEM:4580.6M
[12/04 17:40:33    976s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.005, MEM:4583.1M
[12/04 17:40:33    976s] Iteration  4: Skipped, with CDP Off
[12/04 17:40:33    976s] OPERPROF: Starting npPlace at level 1, MEM:4583.1M
[12/04 17:40:33    976s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[12/04 17:40:33    976s] No instances found in the vector
[12/04 17:40:33    976s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4583.1M, DRC: 0)
[12/04 17:40:33    976s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:40:33    976s] Iteration  5: Total net bbox = 1.242e+06 (6.21e+05 6.21e+05)
[12/04 17:40:33    976s]               Est.  stn bbox = 1.291e+06 (6.42e+05 6.48e+05)
[12/04 17:40:33    976s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 4564.6M
[12/04 17:40:33    976s] OPERPROF: Finished npPlace at level 1, CPU:0.460, REAL:0.448, MEM:4564.6M
[12/04 17:40:33    976s] no activity file in design. spp won't run.
[12/04 17:40:33    976s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:40:33    976s] no activity file in design. spp won't run.
[12/04 17:40:33    976s] OPERPROF: Starting npPlace at level 1, MEM:4564.6M
[12/04 17:40:33    976s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[12/04 17:40:33    976s] No instances found in the vector
[12/04 17:40:33    976s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4564.6M, DRC: 0)
[12/04 17:40:33    976s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:40:33    977s] Iteration  6: Total net bbox = 1.243e+06 (6.21e+05 6.22e+05)
[12/04 17:40:33    977s]               Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
[12/04 17:40:33    977s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 4564.6M
[12/04 17:40:33    977s] OPERPROF: Finished npPlace at level 1, CPU:0.410, REAL:0.428, MEM:4564.6M
[12/04 17:40:33    977s] no activity file in design. spp won't run.
[12/04 17:40:33    977s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:40:33    977s] no activity file in design. spp won't run.
[12/04 17:40:33    977s] OPERPROF: Starting npPlace at level 1, MEM:4564.6M
[12/04 17:40:33    977s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:40:33    977s] No instances found in the vector
[12/04 17:40:33    977s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4564.6M, DRC: 0)
[12/04 17:40:33    977s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:40:34    977s] Iteration  7: Total net bbox = 1.243e+06 (6.22e+05 6.22e+05)
[12/04 17:40:34    977s]               Est.  stn bbox = 1.292e+06 (6.43e+05 6.49e+05)
[12/04 17:40:34    977s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 4562.6M
[12/04 17:40:34    977s] OPERPROF: Finished npPlace at level 1, CPU:0.470, REAL:0.465, MEM:4562.6M
[12/04 17:40:34    977s] no activity file in design. spp won't run.
[12/04 17:40:34    977s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:40:34    977s] no activity file in design. spp won't run.
[12/04 17:40:34    977s] OPERPROF: Starting npPlace at level 1, MEM:4562.6M
[12/04 17:40:34    977s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:40:34    977s] No instances found in the vector
[12/04 17:40:34    977s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4562.6M, DRC: 0)
[12/04 17:40:34    977s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:40:34    978s] Iteration  8: Total net bbox = 1.246e+06 (6.23e+05 6.23e+05)
[12/04 17:40:34    978s]               Est.  stn bbox = 1.296e+06 (6.45e+05 6.51e+05)
[12/04 17:40:34    978s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 4562.6M
[12/04 17:40:34    978s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.321, MEM:4562.6M
[12/04 17:40:34    978s] no activity file in design. spp won't run.
[12/04 17:40:34    978s] NP #FI/FS/SF FL/PI: 0/124/0 1711/0
[12/04 17:40:34    978s] no activity file in design. spp won't run.
[12/04 17:40:34    978s] OPERPROF: Starting npPlace at level 1, MEM:4562.6M
[12/04 17:40:34    978s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:40:34    978s] No instances found in the vector
[12/04 17:40:34    978s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4562.6M, DRC: 0)
[12/04 17:40:34    978s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:40:35    978s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] Iteration  9: Total net bbox = 1.248e+06 (6.24e+05 6.24e+05)
[12/04 17:40:35    978s]               Est.  stn bbox = 1.297e+06 (6.46e+05 6.51e+05)
[12/04 17:40:35    978s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 4562.6M
[12/04 17:40:35    978s] OPERPROF: Finished npPlace at level 1, CPU:0.390, REAL:0.401, MEM:4562.6M
[12/04 17:40:35    978s] Move report: Timing Driven Placement moves 1711 insts, mean move: 10.51 um, max move: 54.92 um 
[12/04 17:40:35    978s] 	Max move on inst (FE_OFC992_C_tetris_61): (10145.06, 10348.24) --> (10141.43, 10296.95)
[12/04 17:40:35    978s] no activity file in design. spp won't run.
[12/04 17:40:35    978s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:4562.6M
[12/04 17:40:35    978s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 17:40:35    978s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:4562.6M
[12/04 17:40:35    978s] 
[12/04 17:40:35    978s] Finished Incremental Placement (cpu=0:00:02.5, real=0:00:03.0, mem=4562.6M)
[12/04 17:40:35    978s] CongRepair sets shifter mode to gplace
[12/04 17:40:35    978s] TDRefine: refinePlace mode is spiral
[12/04 17:40:35    978s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4562.6M
[12/04 17:40:35    978s] z: 2, totalTracks: 1
[12/04 17:40:35    978s] z: 4, totalTracks: 1
[12/04 17:40:35    978s] z: 6, totalTracks: 1
[12/04 17:40:35    978s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:40:35    978s] All LLGs are deleted
[12/04 17:40:35    978s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4562.6M
[12/04 17:40:35    978s] Core basic site is core_5040
[12/04 17:40:35    978s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.110, REAL:0.112, MEM:4562.6M
[12/04 17:40:35    978s] Fast DP-INIT is on for default
[12/04 17:40:35    978s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:40:35    978s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.130, REAL:0.118, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:         Starting CMU at level 5, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] 
[12/04 17:40:35    978s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:40:35    978s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.119, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:4562.6M
[12/04 17:40:35    978s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4562.6MB).
[12/04 17:40:35    978s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.122, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.122, MEM:4562.6M
[12/04 17:40:35    978s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.10
[12/04 17:40:35    978s] OPERPROF:   Starting RefinePlace at level 2, MEM:4562.6M
[12/04 17:40:35    978s] *** Starting refinePlace (0:16:19 mem=4562.6M) ***
[12/04 17:40:35    978s] Total net bbox length = 1.249e+06 (6.246e+05 6.240e+05) (ext = 1.193e+06)
[12/04 17:40:35    978s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:40:35    978s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4562.6M
[12/04 17:40:35    978s] Starting refinePlace ...
[12/04 17:40:35    978s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:40:35    978s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:40:35    978s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:40:35    978s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4562.6MB) @(0:16:19 - 0:16:19).
[12/04 17:40:35    978s] Move report: preRPlace moves 1711 insts, mean move: 1.50 um, max move: 9.36 um 
[12/04 17:40:35    978s] 	Max move on inst (CORE/U2084): (10178.07, 10224.60) --> (10184.74, 10227.28)
[12/04 17:40:35    978s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: OAI222S
[12/04 17:40:35    978s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:40:35    978s] Placement tweakage begins.
[12/04 17:40:35    978s] wire length = 1.261e+06
[12/04 17:40:35    978s] wire length = 1.257e+06
[12/04 17:40:35    978s] Placement tweakage ends.
[12/04 17:40:35    978s] Move report: tweak moves 429 insts, mean move: 4.72 um, max move: 25.42 um 
[12/04 17:40:35    978s] 	Max move on inst (CORE/FE_OCPC764_FE_OFN420_C_rst_n): (10213.26, 10166.80) --> (10187.84, 10166.80)
[12/04 17:40:35    978s] 
[12/04 17:40:35    978s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:40:35    978s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:40:35    978s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4562.6MB) @(0:16:19 - 0:16:19).
[12/04 17:40:35    978s] Move report: Detail placement moves 1711 insts, mean move: 2.57 um, max move: 26.24 um 
[12/04 17:40:35    978s] 	Max move on inst (CORE/FE_OCPC764_FE_OFN420_C_rst_n): (10213.48, 10167.41) --> (10187.84, 10166.80)
[12/04 17:40:35    978s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4562.6MB
[12/04 17:40:35    978s] Statistics of distance of Instance movement in refine placement:
[12/04 17:40:35    978s]   maximum (X+Y) =        26.24 um
[12/04 17:40:35    978s]   inst (CORE/FE_OCPC764_FE_OFN420_C_rst_n) with max move: (10213.5, 10167.4) -> (10187.8, 10166.8)
[12/04 17:40:35    978s]   mean    (X+Y) =         2.57 um
[12/04 17:40:35    978s] Summary Report:
[12/04 17:40:35    978s] Instances move: 1711 (out of 1711 movable)
[12/04 17:40:35    978s] Instances flipped: 0
[12/04 17:40:35    978s] Mean displacement: 2.57 um
[12/04 17:40:35    978s] Max displacement: 26.24 um (Instance: CORE/FE_OCPC764_FE_OFN420_C_rst_n) (10213.5, 10167.4) -> (10187.8, 10166.8)
[12/04 17:40:35    978s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: INV4CK
[12/04 17:40:35    978s] Total instances moved : 1711
[12/04 17:40:35    978s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.089, MEM:4562.6M
[12/04 17:40:35    978s] Total net bbox length = 1.246e+06 (6.217e+05 6.245e+05) (ext = 1.193e+06)
[12/04 17:40:35    978s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4562.6MB
[12/04 17:40:35    978s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4562.6MB) @(0:16:19 - 0:16:19).
[12/04 17:40:35    978s] *** Finished refinePlace (0:16:19 mem=4562.6M) ***
[12/04 17:40:35    978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.10
[12/04 17:40:35    978s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.090, REAL:0.093, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.220, REAL:0.219, MEM:4562.6M
[12/04 17:40:35    978s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4562.6M
[12/04 17:40:35    978s] Starting Early Global Route congestion estimation: mem = 4562.6M
[12/04 17:40:35    978s] (I)       Started Import and model ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Create place DB ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Import place data ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Read instances and placement ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Read nets ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Create route DB ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       == Non-default Options ==
[12/04 17:40:35    978s] (I)       Maximum routing layer                              : 6
[12/04 17:40:35    978s] (I)       Number of threads                                  : 1
[12/04 17:40:35    978s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 17:40:35    978s] (I)       Method to set GCell size                           : row
[12/04 17:40:35    978s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:40:35    978s] (I)       Started Import route data (1T) ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       ============== Pin Summary ==============
[12/04 17:40:35    978s] (I)       +-------+--------+---------+------------+
[12/04 17:40:35    978s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:40:35    978s] (I)       +-------+--------+---------+------------+
[12/04 17:40:35    978s] (I)       |     1 |   6136 |  100.00 |        Pin |
[12/04 17:40:35    978s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:40:35    978s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:40:35    978s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:40:35    978s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:40:35    978s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:40:35    978s] (I)       +-------+--------+---------+------------+
[12/04 17:40:35    978s] (I)       Use row-based GCell size
[12/04 17:40:35    978s] (I)       Use row-based GCell align
[12/04 17:40:35    978s] (I)       GCell unit size   : 5040
[12/04 17:40:35    978s] (I)       GCell multiplier  : 1
[12/04 17:40:35    978s] (I)       GCell row height  : 5040
[12/04 17:40:35    978s] (I)       Actual row height : 5040
[12/04 17:40:35    978s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:40:35    978s] [NR-eGR] Track table information for default rule: 
[12/04 17:40:35    978s] [NR-eGR] metal1 has no routable track
[12/04 17:40:35    978s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:40:35    978s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:40:35    978s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:40:35    978s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:40:35    978s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:40:35    978s] (I)       =================== Default via ====================
[12/04 17:40:35    978s] (I)       +---+------------------+---------------------------+
[12/04 17:40:35    978s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:40:35    978s] (I)       +---+------------------+---------------------------+
[12/04 17:40:35    978s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:40:35    978s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:40:35    978s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:40:35    978s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:40:35    978s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:40:35    978s] (I)       +---+------------------+---------------------------+
[12/04 17:40:35    978s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Read routing blockages ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Read instance blockages ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4562.59 MB )
[12/04 17:40:35    978s] (I)       Started Read PG blockages ( Curr Mem: 4562.59 MB )
[12/04 17:40:35    979s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:40:35    979s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Started Read boundary cut boxes ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:40:35    979s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:40:35    979s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:40:35    979s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:40:35    979s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:40:35    979s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Started Read blackboxes ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:40:35    979s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Started Read prerouted ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:40:35    979s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Started Read unlegalized nets ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Started Read nets ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] [NR-eGR] Read numTotalNets=1813  numIgnoredNets=0
[12/04 17:40:35    979s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Started Set up via pillars ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       early_global_route_priority property id does not exist.
[12/04 17:40:35    979s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Finished Initialize 3D grid graph ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 4712.59 MB )
[12/04 17:40:35    979s] (I)       Model blockages into capacity
[12/04 17:40:35    979s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:40:35    979s] (I)       Started Initialize 3D capacity ( Curr Mem: 4712.59 MB )
[12/04 17:40:36    980s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:40:37    981s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:40:39    982s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:40:40    984s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:40:40    984s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:40:40    984s] (I)       Finished Initialize 3D capacity ( CPU: 5.15 sec, Real: 5.14 sec, Curr Mem: 4859.59 MB )
[12/04 17:40:40    984s] (I)       -- layer congestion ratio --
[12/04 17:40:40    984s] (I)       Layer 1 : 0.100000
[12/04 17:40:40    984s] (I)       Layer 2 : 0.700000
[12/04 17:40:40    984s] (I)       Layer 3 : 0.700000
[12/04 17:40:40    984s] (I)       Layer 4 : 0.700000
[12/04 17:40:40    984s] (I)       Layer 5 : 0.700000
[12/04 17:40:40    984s] (I)       Layer 6 : 0.700000
[12/04 17:40:40    984s] (I)       ----------------------------
[12/04 17:40:41    984s] (I)       Number of ignored nets                =      0
[12/04 17:40:41    984s] (I)       Number of connected nets              =      0
[12/04 17:40:41    984s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:40:41    984s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:40:41    984s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:40:41    984s] (I)       Finished Import route data (1T) ( CPU: 5.68 sec, Real: 5.68 sec, Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] (I)       Finished Create route DB ( CPU: 5.68 sec, Real: 5.68 sec, Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] (I)       Started Read aux data ( Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] (I)       Started Others data preparation ( Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:40:41    984s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] (I)       Started Create route kernel ( Curr Mem: 4859.59 MB )
[12/04 17:40:41    984s] (I)       Ndr track 0 does not exist
[12/04 17:40:41    984s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:40:41    984s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:40:41    984s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:40:41    984s] (I)       Site width          :   620  (dbu)
[12/04 17:40:41    984s] (I)       Row height          :  5040  (dbu)
[12/04 17:40:41    984s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:40:41    984s] (I)       GCell width         :  5040  (dbu)
[12/04 17:40:41    984s] (I)       GCell height        :  5040  (dbu)
[12/04 17:40:41    984s] (I)       Grid                :  4070  4069     6
[12/04 17:40:41    984s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:40:41    984s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:40:41    984s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:40:41    984s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:40:41    984s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:40:41    984s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:40:41    984s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:40:41    984s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:40:41    984s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:40:41    984s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:40:41    984s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:40:41    984s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:40:41    984s] (I)       --------------------------------------------------------
[12/04 17:40:41    984s] 
[12/04 17:40:41    984s] [NR-eGR] ============ Routing rule table ============
[12/04 17:40:41    984s] [NR-eGR] Rule id: 0  Nets: 1726 
[12/04 17:40:41    984s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:40:41    984s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:40:41    984s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:40:41    984s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:40:41    984s] [NR-eGR] ========================================
[12/04 17:40:41    984s] [NR-eGR] 
[12/04 17:40:41    984s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:40:41    984s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:40:41    984s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:40:41    984s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:40:41    984s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:40:41    984s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:40:41    984s] (I)       Finished Create route kernel ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       Finished Import and model ( CPU: 5.95 sec, Real: 5.95 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       Reset routing kernel
[12/04 17:40:41    984s] (I)       Started Global Routing ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       Started Initialization ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       totalPins=5962  totalGlobalPin=5607 (94.05%)
[12/04 17:40:41    984s] (I)       Finished Initialization ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       Started Net group 1 ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       Started Generate topology ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    984s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:40:41    985s] [NR-eGR] Layer group 1: route 12 net(s) in layer range [5, 6]
[12/04 17:40:41    985s] (I)       
[12/04 17:40:41    985s] (I)       ============  Phase 1a Route ============
[12/04 17:40:41    985s] (I)       Started Phase 1a ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Started Pattern routing (1T) ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Pattern routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Usage: 28365 = (4483 H, 23882 V) = (0.00% H, 0.07% V) = (2.259e+04um H, 1.204e+05um V)
[12/04 17:40:41    985s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       
[12/04 17:40:41    985s] (I)       ============  Phase 1b Route ============
[12/04 17:40:41    985s] (I)       Started Phase 1b ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Usage: 28365 = (4483 H, 23882 V) = (0.00% H, 0.07% V) = (2.259e+04um H, 1.204e+05um V)
[12/04 17:40:41    985s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429596e+05um
[12/04 17:40:41    985s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       
[12/04 17:40:41    985s] (I)       ============  Phase 1c Route ============
[12/04 17:40:41    985s] (I)       Started Phase 1c ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Usage: 28365 = (4483 H, 23882 V) = (0.00% H, 0.07% V) = (2.259e+04um H, 1.204e+05um V)
[12/04 17:40:41    985s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       
[12/04 17:40:41    985s] (I)       ============  Phase 1d Route ============
[12/04 17:40:41    985s] (I)       Started Phase 1d ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Usage: 28365 = (4483 H, 23882 V) = (0.00% H, 0.07% V) = (2.259e+04um H, 1.204e+05um V)
[12/04 17:40:41    985s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       
[12/04 17:40:41    985s] (I)       ============  Phase 1e Route ============
[12/04 17:40:41    985s] (I)       Started Phase 1e ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Started Route legalization ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Usage: 28365 = (4483 H, 23882 V) = (0.00% H, 0.07% V) = (2.259e+04um H, 1.204e+05um V)
[12/04 17:40:41    985s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.429596e+05um
[12/04 17:40:41    985s] (I)       Finished Phase 1e ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       
[12/04 17:40:41    985s] (I)       ============  Phase 1l Route ============
[12/04 17:40:41    985s] (I)       Started Phase 1l ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Started Layer assignment (1T) ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Net group 1 ( CPU: 0.40 sec, Real: 0.39 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Started Net group 2 ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Started Generate topology ( Curr Mem: 5522.93 MB )
[12/04 17:40:41    985s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:42    985s] (I)       total 2D Cap : 414465111 = (201281684 H, 213183427 V)
[12/04 17:40:43    986s] [NR-eGR] Layer group 2: route 1714 net(s) in layer range [2, 6]
[12/04 17:40:43    986s] (I)       
[12/04 17:40:43    986s] (I)       ============  Phase 1a Route ============
[12/04 17:40:43    986s] (I)       Started Phase 1a ( Curr Mem: 5522.93 MB )
[12/04 17:40:43    986s] (I)       Started Pattern routing (1T) ( Curr Mem: 5522.93 MB )
[12/04 17:40:43    987s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:43    987s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5522.93 MB )
[12/04 17:40:44    987s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:40:44    987s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 5522.93 MB )
[12/04 17:40:44    987s] (I)       Usage: 248861 = (124061 H, 124800 V) = (0.06% H, 0.06% V) = (6.253e+05um H, 6.290e+05um V)
[12/04 17:40:44    987s] (I)       Started Add via demand to 2D ( Curr Mem: 5522.93 MB )
[12/04 17:40:44    987s] (I)       Finished Add via demand to 2D ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       Finished Phase 1a ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       
[12/04 17:40:44    987s] (I)       ============  Phase 1b Route ============
[12/04 17:40:44    987s] (I)       Started Phase 1b ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       Finished Monotonic routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       Usage: 248861 = (124061 H, 124800 V) = (0.06% H, 0.06% V) = (6.253e+05um H, 6.290e+05um V)
[12/04 17:40:44    987s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254259e+06um
[12/04 17:40:44    987s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:40:44    987s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:40:44    987s] (I)       Finished Phase 1b ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       
[12/04 17:40:44    987s] (I)       ============  Phase 1c Route ============
[12/04 17:40:44    987s] (I)       Started Phase 1c ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       Started Two level routing ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    987s] (I)       Level2 Grid: 814 x 814
[12/04 17:40:44    987s] (I)       Started Two Level Routing ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Finished Two Level Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Finished Two level routing ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Usage: 248861 = (124061 H, 124800 V) = (0.06% H, 0.06% V) = (6.253e+05um H, 6.290e+05um V)
[12/04 17:40:44    988s] (I)       Finished Phase 1c ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       
[12/04 17:40:44    988s] (I)       ============  Phase 1d Route ============
[12/04 17:40:44    988s] (I)       Started Phase 1d ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Started Detoured routing ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Finished Detoured routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Usage: 248861 = (124061 H, 124800 V) = (0.06% H, 0.06% V) = (6.253e+05um H, 6.290e+05um V)
[12/04 17:40:44    988s] (I)       Finished Phase 1d ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       
[12/04 17:40:44    988s] (I)       ============  Phase 1e Route ============
[12/04 17:40:44    988s] (I)       Started Phase 1e ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Started Route legalization ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       Usage: 248861 = (124061 H, 124800 V) = (0.06% H, 0.06% V) = (6.253e+05um H, 6.290e+05um V)
[12/04 17:40:44    988s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.254259e+06um
[12/04 17:40:44    988s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:44    988s] (I)       
[12/04 17:40:44    988s] (I)       ============  Phase 1l Route ============
[12/04 17:40:44    988s] (I)       Started Phase 1l ( Curr Mem: 5649.28 MB )
[12/04 17:40:45    988s] (I)       Started Layer assignment (1T) ( Curr Mem: 5649.28 MB )
[12/04 17:40:45    988s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5649.28 MB )
[12/04 17:40:45    988s] (I)       Finished Layer assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 4358.28 MB )
[12/04 17:40:45    988s] (I)       Finished Phase 1l ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 4358.28 MB )
[12/04 17:40:45    988s] (I)       Finished Net group 2 ( CPU: 3.51 sec, Real: 3.52 sec, Curr Mem: 4358.28 MB )
[12/04 17:40:45    988s] (I)       Started Clean cong LA ( Curr Mem: 4358.28 MB )
[12/04 17:40:45    988s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4358.28 MB )
[12/04 17:40:45    988s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:40:45    988s] (I)       Layer  2:   46215067     38181         2    87595964    46994472    (65.08%) 
[12/04 17:40:45    988s] (I)       Layer  3:   52876093     56278         1    95626386    53384463    (64.17%) 
[12/04 17:40:45    988s] (I)       Layer  4:  133358113     64974         0      950503   133639932    ( 0.71%) 
[12/04 17:40:45    988s] (I)       Layer  5:  148345742     68294         0      563805   148447044    ( 0.38%) 
[12/04 17:40:45    989s] (I)       Layer  6:   33542322     24345         0       95475    33552133    ( 0.28%) 
[12/04 17:40:45    989s] (I)       Total:     414337337    252072         3   184832133   416018044    (30.76%) 
[12/04 17:40:46    989s] (I)       
[12/04 17:40:46    989s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:40:46    989s] [NR-eGR]                        OverCon            
[12/04 17:40:46    989s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:40:46    989s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:40:46    989s] [NR-eGR] ----------------------------------------------
[12/04 17:40:46    989s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR] ----------------------------------------------
[12/04 17:40:46    989s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[12/04 17:40:46    989s] [NR-eGR] 
[12/04 17:40:46    989s] (I)       Finished Global Routing ( CPU: 5.16 sec, Real: 5.16 sec, Curr Mem: 4358.28 MB )
[12/04 17:40:46    989s] (I)       Started Export 3D cong map ( Curr Mem: 4358.28 MB )
[12/04 17:40:46    990s] (I)       total 2D Cap : 414475436 = (201288076 H, 213187360 V)
[12/04 17:40:47    991s] (I)       Started Export 2D cong map ( Curr Mem: 4674.17 MB )
[12/04 17:40:48    991s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:40:48    991s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:40:48    991s] (I)       Finished Export 2D cong map ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4926.88 MB )
[12/04 17:40:48    991s] (I)       Finished Export 3D cong map ( CPU: 1.53 sec, Real: 1.53 sec, Curr Mem: 4926.88 MB )
[12/04 17:40:48    991s] Early Global Route congestion estimation runtime: 12.65 seconds, mem = 4926.9M
[12/04 17:40:48    991s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:12.640, REAL:12.646, MEM:4926.9M
[12/04 17:40:48    991s] OPERPROF: Starting HotSpotCal at level 1, MEM:4926.9M
[12/04 17:40:48    991s] [hotspot] +------------+---------------+---------------+
[12/04 17:40:48    991s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:40:48    991s] [hotspot] +------------+---------------+---------------+
[12/04 17:40:48    991s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:40:48    991s] [hotspot] +------------+---------------+---------------+
[12/04 17:40:48    991s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:40:48    991s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:40:48    991s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.280, REAL:0.274, MEM:4926.9M
[12/04 17:40:48    991s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4926.9M
[12/04 17:40:48    991s] Starting Early Global Route wiring: mem = 4926.9M
[12/04 17:40:48    991s] (I)       ============= Track Assignment ============
[12/04 17:40:48    991s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4926.88 MB )
[12/04 17:40:48    991s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4926.88 MB )
[12/04 17:40:48    991s] (I)       Started Track Assignment (1T) ( Curr Mem: 4926.88 MB )
[12/04 17:40:48    991s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 17:40:48    991s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4926.88 MB )
[12/04 17:40:48    991s] (I)       Run Multi-thread track assignment
[12/04 17:40:51    995s] (I)       Finished Track Assignment (1T) ( CPU: 3.35 sec, Real: 3.35 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Started Export ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] Started Export DB wires ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] Started Export all nets ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] Started Set wire vias ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:40:51    995s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5962
[12/04 17:40:51    995s] [NR-eGR] metal2  (2V) length: 1.816898e+05um, number of vias: 8141
[12/04 17:40:51    995s] [NR-eGR] metal3  (3H) length: 2.820578e+05um, number of vias: 1167
[12/04 17:40:51    995s] [NR-eGR] metal4  (4V) length: 3.267604e+05um, number of vias: 387
[12/04 17:40:51    995s] [NR-eGR] metal5  (5H) length: 3.441192e+05um, number of vias: 55
[12/04 17:40:51    995s] [NR-eGR] metal6  (6V) length: 1.227201e+05um, number of vias: 0
[12/04 17:40:51    995s] [NR-eGR] Total length: 1.257347e+06um, number of vias: 15712
[12/04 17:40:51    995s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:40:51    995s] [NR-eGR] Total eGR-routed clock nets wire length: 1.983567e+04um 
[12/04 17:40:51    995s] [NR-eGR] --------------------------------------------------------------------------
[12/04 17:40:51    995s] (I)       Started Update net boxes ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Started Update timing ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Started Postprocess design ( Curr Mem: 4479.88 MB )
[12/04 17:40:51    995s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4439.88 MB )
[12/04 17:40:51    995s] Early Global Route wiring runtime: 3.50 seconds, mem = 4439.9M
[12/04 17:40:51    995s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.500, REAL:3.504, MEM:4439.9M
[12/04 17:40:51    995s] 0 delay mode for cte disabled.
[12/04 17:40:51    995s] SKP cleared!
[12/04 17:40:51    995s] 
[12/04 17:40:51    995s] *** Finished incrementalPlace (cpu=0:00:32.6, real=0:00:32.0)***
[12/04 17:40:51    995s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4424.9M
[12/04 17:40:51    995s] All LLGs are deleted
[12/04 17:40:51    995s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4424.9M
[12/04 17:40:51    995s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4424.9M
[12/04 17:40:51    995s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.030, REAL:0.027, MEM:4075.9M
[12/04 17:40:51    995s] Start to check current routing status for nets...
[12/04 17:40:51    995s] All nets are already routed correctly.
[12/04 17:40:51    995s] End to check current routing status for nets (mem=4075.9M)
[12/04 17:40:51    995s] 
[12/04 17:40:51    995s] Creating Lib Analyzer ...
[12/04 17:40:51    995s] 
[12/04 17:40:51    995s] Trim Metal Layers:
[12/04 17:40:52    995s] LayerId::1 widthSet size::4
[12/04 17:40:52    995s] LayerId::2 widthSet size::4
[12/04 17:40:52    995s] LayerId::3 widthSet size::4
[12/04 17:40:52    995s] LayerId::4 widthSet size::4
[12/04 17:40:52    995s] LayerId::5 widthSet size::4
[12/04 17:40:52    995s] LayerId::6 widthSet size::2
[12/04 17:40:52    995s] Updating RC grid for preRoute extraction ...
[12/04 17:40:52    995s] eee: pegSigSF::1.070000
[12/04 17:40:52    995s] Initializing multi-corner capacitance tables ... 
[12/04 17:40:52    995s] Initializing multi-corner resistance tables ...
[12/04 17:40:52    996s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:40:52    996s] eee: l::2 avDens::0.076161 usedTrk::695647.550228 availTrk::9133915.231360 sigTrk::695647.550228
[12/04 17:40:52    996s] eee: l::3 avDens::0.068991 usedTrk::684484.567242 availTrk::9921389.581652 sigTrk::684484.567242
[12/04 17:40:52    996s] eee: l::4 avDens::0.019604 usedTrk::9793.223015 availTrk::499557.313794 sigTrk::9793.223015
[12/04 17:40:52    996s] eee: l::5 avDens::0.015028 usedTrk::9067.761309 availTrk::603389.808725 sigTrk::9067.761309
[12/04 17:40:52    996s] eee: l::6 avDens::0.049012 usedTrk::2434.922222 availTrk::49680.055125 sigTrk::2434.922222
[12/04 17:40:53    996s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:40:53    996s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283526 ; uaWl: 0.886278 ; uaWlH: 0.517461 ; aWlH: 0.113709 ; Pmax: 0.908200 ; wcR: 0.528000 ; newSi: 0.091900 ; pMod: 78 ; 
[12/04 17:40:53    996s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:40:53    996s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:40:53    996s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:40:53    996s] 
[12/04 17:40:54    997s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:40:55    999s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:39 mem=4081.9M
[12/04 17:40:55    999s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:39 mem=4081.9M
[12/04 17:40:55    999s] Creating Lib Analyzer, finished. 
[12/04 17:40:55    999s] Extraction called for design 'CHIP' of instances=1835 and nets=1818 using extraction engine 'preRoute' .
[12/04 17:40:55    999s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:40:55    999s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:40:55    999s] PreRoute RC Extraction called for design CHIP.
[12/04 17:40:55    999s] RC Extraction called in multi-corner(1) mode.
[12/04 17:40:55    999s] RCMode: PreRoute
[12/04 17:40:55    999s]       RC Corner Indexes            0   
[12/04 17:40:55    999s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:40:55    999s] Resistance Scaling Factor    : 1.00000 
[12/04 17:40:55    999s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:40:55    999s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:40:55    999s] Shrink Factor                : 1.00000
[12/04 17:40:55    999s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:40:55    999s] Using capacitance table file ...
[12/04 17:40:55    999s] 
[12/04 17:40:55    999s] Trim Metal Layers:
[12/04 17:40:55    999s] LayerId::1 widthSet size::4
[12/04 17:40:55    999s] LayerId::2 widthSet size::4
[12/04 17:40:55    999s] LayerId::3 widthSet size::4
[12/04 17:40:55    999s] LayerId::4 widthSet size::4
[12/04 17:40:55    999s] LayerId::5 widthSet size::4
[12/04 17:40:55    999s] LayerId::6 widthSet size::2
[12/04 17:40:55    999s] Updating RC grid for preRoute extraction ...
[12/04 17:40:55    999s] eee: pegSigSF::1.070000
[12/04 17:40:55    999s] Initializing multi-corner capacitance tables ... 
[12/04 17:40:55    999s] Initializing multi-corner resistance tables ...
[12/04 17:40:56   1000s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:40:56   1000s] eee: l::2 avDens::0.076161 usedTrk::695647.550228 availTrk::9133915.231360 sigTrk::695647.550228
[12/04 17:40:56   1000s] eee: l::3 avDens::0.068991 usedTrk::684484.567242 availTrk::9921389.581652 sigTrk::684484.567242
[12/04 17:40:56   1000s] eee: l::4 avDens::0.019604 usedTrk::9793.223015 availTrk::499557.313794 sigTrk::9793.223015
[12/04 17:40:56   1000s] eee: l::5 avDens::0.015028 usedTrk::9067.761309 availTrk::603389.808725 sigTrk::9067.761309
[12/04 17:40:56   1000s] eee: l::6 avDens::0.049012 usedTrk::2434.922222 availTrk::49680.055125 sigTrk::2434.922222
[12/04 17:40:57   1000s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:40:57   1000s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283526 ; uaWl: 0.886278 ; uaWlH: 0.517461 ; aWlH: 0.113709 ; Pmax: 0.908200 ; wcR: 0.528000 ; newSi: 0.091900 ; pMod: 78 ; 
[12/04 17:40:57   1000s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 4073.891M)
[12/04 17:40:57   1000s] Compute RC Scale Done ...
[12/04 17:40:57   1000s] **optDesign ... cpu = 0:02:33, real = 0:02:33, mem = 2619.9M, totSessionCpu=0:16:41 **
[12/04 17:40:57   1000s] #################################################################################
[12/04 17:40:57   1000s] # Design Stage: PreRoute
[12/04 17:40:57   1000s] # Design Name: CHIP
[12/04 17:40:57   1000s] # Design Mode: 90nm
[12/04 17:40:57   1000s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:40:57   1000s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:40:57   1000s] # Signoff Settings: SI Off 
[12/04 17:40:57   1000s] #################################################################################
[12/04 17:40:57   1001s] Calculate delays in Single mode...
[12/04 17:40:57   1001s] Topological Sorting (REAL = 0:00:00.0, MEM = 4089.4M, InitMEM = 4089.4M)
[12/04 17:40:57   1001s] Start delay calculation (fullDC) (1 T). (MEM=4089.43)
[12/04 17:40:57   1001s] End AAE Lib Interpolated Model. (MEM=4089.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:40:57   1001s] Total number of fetched objects 1829
[12/04 17:40:58   1001s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:40:58   1001s] End delay calculation. (MEM=4105.12 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:40:58   1001s] End delay calculation (fullDC). (MEM=4105.12 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:40:58   1001s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 4105.1M) ***
[12/04 17:40:58   1001s] *** IncrReplace #4 [finish] : cpu/real = 0:00:38.8/0:00:38.8 (1.0), totSession cpu/real = 0:16:41.4/0:28:27.5 (0.6), mem = 4105.1M
[12/04 17:40:58   1001s] 
[12/04 17:40:58   1001s] =============================================================================================
[12/04 17:40:58   1001s]  Step TAT Report for IncrReplace #4                                             20.15-s105_1
[12/04 17:40:58   1001s] =============================================================================================
[12/04 17:40:58   1001s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:40:58   1001s] ---------------------------------------------------------------------------------------------
[12/04 17:40:58   1001s] [ ExtractRC              ]      1   0:00:01.8  (   4.5 % )     0:00:01.8 /  0:00:01.8    1.0
[12/04 17:40:58   1001s] [ FullDelayCalc          ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:40:58   1001s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:58   1001s] [ LibAnalyzerInit        ]      1   0:00:03.8  (   9.7 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 17:40:58   1001s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:40:58   1001s] [ MISC                   ]          0:00:33.0  (  84.9 % )     0:00:33.0 /  0:00:33.0    1.0
[12/04 17:40:58   1001s] ---------------------------------------------------------------------------------------------
[12/04 17:40:58   1001s]  IncrReplace #4 TOTAL               0:00:38.8  ( 100.0 % )     0:00:38.8 /  0:00:38.8    1.0
[12/04 17:40:58   1001s] ---------------------------------------------------------------------------------------------
[12/04 17:40:58   1001s] 
[12/04 17:40:58   1001s] Deleting Lib Analyzer.
[12/04 17:40:58   1001s] Begin: GigaOpt DRV Optimization
[12/04 17:40:58   1001s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[12/04 17:40:58   1001s] *** DrvOpt #9 [begin] : totSession cpu/real = 0:16:41.5/0:28:27.6 (0.6), mem = 4121.1M
[12/04 17:40:58   1001s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:40:58   1001s] Info: 87 io nets excluded
[12/04 17:40:58   1001s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:40:58   1001s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.22
[12/04 17:40:58   1001s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:40:58   1001s] ### Creating PhyDesignMc. totSessionCpu=0:16:42 mem=4121.1M
[12/04 17:40:58   1001s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:40:58   1001s] OPERPROF: Starting DPlace-Init at level 1, MEM:4121.1M
[12/04 17:40:58   1001s] z: 2, totalTracks: 1
[12/04 17:40:58   1001s] z: 4, totalTracks: 1
[12/04 17:40:58   1001s] z: 6, totalTracks: 1
[12/04 17:40:58   1001s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 17:40:58   1001s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4121.1M
[12/04 17:40:58   1001s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4121.1M
[12/04 17:40:58   1001s] Core basic site is core_5040
[12/04 17:40:58   1001s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4121.1M
[12/04 17:40:58   1001s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.110, REAL:0.110, MEM:4121.1M
[12/04 17:40:58   1001s] Fast DP-INIT is on for default
[12/04 17:40:58   1001s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 17:40:58   1001s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.118, MEM:4121.1M
[12/04 17:40:58   1001s] OPERPROF:     Starting CMU at level 3, MEM:4121.1M
[12/04 17:40:58   1001s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4121.1M
[12/04 17:40:58   1001s] 
[12/04 17:40:58   1001s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:40:58   1001s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:4121.1M
[12/04 17:40:58   1001s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4121.1M
[12/04 17:40:58   1001s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4121.1M
[12/04 17:40:58   1001s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4121.1MB).
[12/04 17:40:58   1001s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.122, MEM:4121.1M
[12/04 17:40:58   1001s] TotalInstCnt at PhyDesignMc Initialization: 1,711
[12/04 17:40:58   1001s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:42 mem=4121.1M
[12/04 17:40:58   1001s] ### Creating RouteCongInterface, started
[12/04 17:40:58   1001s] 
[12/04 17:40:58   1001s] Creating Lib Analyzer ...
[12/04 17:40:58   1001s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:40:58   1001s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:40:58   1001s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:40:58   1001s] 
[12/04 17:40:59   1002s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:41:00   1004s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:44 mem=4121.1M
[12/04 17:41:00   1004s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:44 mem=4121.1M
[12/04 17:41:00   1004s] Creating Lib Analyzer, finished. 
[12/04 17:41:02   1005s] 
[12/04 17:41:02   1005s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:41:02   1005s] 
[12/04 17:41:02   1005s] #optDebug: {0, 1.000}
[12/04 17:41:02   1005s] ### Creating RouteCongInterface, finished
[12/04 17:41:02   1005s] {MG  {5 0 21.5 0.401453} }
[12/04 17:41:02   1005s] ### Creating LA Mngr. totSessionCpu=0:16:46 mem=4121.1M
[12/04 17:41:02   1005s] ### Creating LA Mngr, finished. totSessionCpu=0:16:46 mem=4121.1M
[12/04 17:41:02   1005s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4140.2M
[12/04 17:41:02   1005s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4140.2M
[12/04 17:41:02   1005s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:02   1005s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:41:02   1005s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:02   1005s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:41:02   1005s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:02   1005s] Info: violation cost 182.230804 (cap = 4.522230, tran = 177.708572, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:02   1005s] |    74|    82|    -5.99|     8|     8|    -0.93|     0|     0|     0|     0|    -4.90|  -691.31|       0|       0|       0| 83.87%|          |         |
[12/04 17:41:05   1009s] Info: violation cost 170.162704 (cap = 4.133053, tran = 166.029617, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:05   1009s] |    74|    82|    -5.62|     8|     8|    -0.85|     0|     0|     0|     0|    -4.90|  -615.61|       9|      26|       8| 85.67%| 0:00:03.0|  4156.2M|
[12/04 17:41:09   1012s] Info: violation cost 168.071320 (cap = 4.133053, tran = 163.938232, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:09   1012s] |    74|    82|    -5.62|     8|     8|    -0.85|     0|     0|     0|     0|    -4.90|  -614.17|       1|       0|       8| 86.03%| 0:00:04.0|  4156.2M|
[12/04 17:41:12   1016s] Info: violation cost 168.071320 (cap = 4.133053, tran = 163.938232, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:12   1016s] |    74|    82|    -5.62|     8|     8|    -0.85|     0|     0|     0|     0|    -4.90|  -614.17|       0|       0|       0| 86.03%| 0:00:03.0|  4156.2M|
[12/04 17:41:12   1016s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] ###############################################################################
[12/04 17:41:12   1016s] #
[12/04 17:41:12   1016s] #  Large fanout net report:  
[12/04 17:41:12   1016s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:41:12   1016s] #     - current density: 86.03
[12/04 17:41:12   1016s] #
[12/04 17:41:12   1016s] #  List of high fanout nets:
[12/04 17:41:12   1016s] #
[12/04 17:41:12   1016s] ###############################################################################
[12/04 17:41:12   1016s] Bottom Preferred Layer:
[12/04 17:41:12   1016s] +---------------+------------+----------+
[12/04 17:41:12   1016s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:41:12   1016s] +---------------+------------+----------+
[12/04 17:41:12   1016s] | metal5 (z=5)  |         12 | default  |
[12/04 17:41:12   1016s] +---------------+------------+----------+
[12/04 17:41:12   1016s] Via Pillar Rule:
[12/04 17:41:12   1016s]     None
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] =======================================================================
[12/04 17:41:12   1016s]                 Reasons for remaining drv violations
[12/04 17:41:12   1016s] =======================================================================
[12/04 17:41:12   1016s] *info: Total 74 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] MultiBuffering failure reasons
[12/04 17:41:12   1016s] ------------------------------------------------
[12/04 17:41:12   1016s] *info:    74 net(s): Could not be fixed because the gain is not enough.
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] *** Finish DRV Fixing (cpu=0:00:10.5 real=0:00:10.0 mem=4156.2M) ***
[12/04 17:41:12   1016s] 
[12/04 17:41:12   1016s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4156.2M
[12/04 17:41:12   1016s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:       Starting CMU at level 4, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.018, MEM:4145.2M
[12/04 17:41:12   1016s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.019, MEM:4145.2M
[12/04 17:41:12   1016s] TDRefine: refinePlace mode is spiral
[12/04 17:41:12   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.11
[12/04 17:41:12   1016s] OPERPROF: Starting RefinePlace at level 1, MEM:4145.2M
[12/04 17:41:12   1016s] *** Starting refinePlace (0:16:56 mem=4145.2M) ***
[12/04 17:41:12   1016s] Total net bbox length = 1.246e+06 (6.217e+05 6.245e+05) (ext = 1.193e+06)
[12/04 17:41:12   1016s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:41:12   1016s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4145.2M
[12/04 17:41:12   1016s] Starting refinePlace ...
[12/04 17:41:12   1016s] One DDP V2 for no tweak run.
[12/04 17:41:12   1016s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:41:12   1016s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:41:12   1016s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:41:13   1016s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=4145.2MB) @(0:16:56 - 0:16:56).
[12/04 17:41:13   1016s] Move report: preRPlace moves 254 insts, mean move: 5.93 um, max move: 26.90 um 
[12/04 17:41:13   1016s] 	Max move on inst (FE_OFC1102_FE_OFN381_n): (10141.34, 10146.64) --> (10153.12, 10161.76)
[12/04 17:41:13   1016s] 	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: INV8CK
[12/04 17:41:13   1016s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 17:41:13   1016s] 
[12/04 17:41:13   1016s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:41:13   1016s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:41:13   1016s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4145.2MB) @(0:16:56 - 0:16:56).
[12/04 17:41:13   1016s] Move report: Detail placement moves 254 insts, mean move: 5.93 um, max move: 26.90 um 
[12/04 17:41:13   1016s] 	Max move on inst (FE_OFC1102_FE_OFN381_n): (10141.34, 10146.64) --> (10153.12, 10161.76)
[12/04 17:41:13   1016s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 4145.2MB
[12/04 17:41:13   1016s] Statistics of distance of Instance movement in refine placement:
[12/04 17:41:13   1016s]   maximum (X+Y) =        26.90 um
[12/04 17:41:13   1016s]   inst (FE_OFC1102_FE_OFN381_n) with max move: (10141.3, 10146.6) -> (10153.1, 10161.8)
[12/04 17:41:13   1016s]   mean    (X+Y) =         5.93 um
[12/04 17:41:13   1016s] Summary Report:
[12/04 17:41:13   1016s] Instances move: 254 (out of 1747 movable)
[12/04 17:41:13   1016s] Instances flipped: 0
[12/04 17:41:13   1016s] Mean displacement: 5.93 um
[12/04 17:41:13   1016s] Max displacement: 26.90 um (Instance: FE_OFC1102_FE_OFN381_n) (10141.3, 10146.6) -> (10153.1, 10161.8)
[12/04 17:41:13   1016s] 	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: INV8CK
[12/04 17:41:13   1016s] Total instances moved : 254
[12/04 17:41:13   1016s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.043, MEM:4145.2M
[12/04 17:41:13   1016s] Total net bbox length = 1.247e+06 (6.223e+05 6.248e+05) (ext = 1.193e+06)
[12/04 17:41:13   1016s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4145.2MB
[12/04 17:41:13   1016s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=4145.2MB) @(0:16:56 - 0:16:56).
[12/04 17:41:13   1016s] *** Finished refinePlace (0:16:56 mem=4145.2M) ***
[12/04 17:41:13   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.11
[12/04 17:41:13   1016s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.050, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:4145.2M
[12/04 17:41:13   1016s] *** maximum move = 26.90 um ***
[12/04 17:41:13   1016s] *** Finished re-routing un-routed nets (4145.2M) ***
[12/04 17:41:13   1016s] OPERPROF: Starting DPlace-Init at level 1, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:     Starting CMU at level 3, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4145.2M
[12/04 17:41:13   1016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:4145.2M
[12/04 17:41:13   1016s] 
[12/04 17:41:13   1016s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=4145.2M) ***
[12/04 17:41:13   1016s] Total-nets :: 1849, Stn-nets :: 145, ratio :: 7.84208 %
[12/04 17:41:13   1016s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4126.1M
[12/04 17:41:13   1016s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:4082.1M
[12/04 17:41:13   1016s] TotalInstCnt at PhyDesignMc Destruction: 1,747
[12/04 17:41:13   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.22
[12/04 17:41:13   1016s] *** DrvOpt #9 [finish] : cpu/real = 0:00:15.2/0:00:15.2 (1.0), totSession cpu/real = 0:16:56.7/0:28:42.7 (0.6), mem = 4082.1M
[12/04 17:41:13   1016s] 
[12/04 17:41:13   1016s] =============================================================================================
[12/04 17:41:13   1016s]  Step TAT Report for DrvOpt #9                                                  20.15-s105_1
[12/04 17:41:13   1016s] =============================================================================================
[12/04 17:41:13   1016s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:41:13   1016s] ---------------------------------------------------------------------------------------------
[12/04 17:41:13   1016s] [ RefinePlace            ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:13   1016s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:41:13   1016s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  15.2 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 17:41:13   1016s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:13   1016s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:41:13   1016s] [ RouteCongInterfaceInit ]      1   0:00:01.7  (  10.9 % )     0:00:04.0 /  0:00:04.0    1.0
[12/04 17:41:13   1016s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:13   1016s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:10.4 /  0:00:10.4    1.0
[12/04 17:41:13   1016s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:13   1016s] [ OptEval                ]      3   0:00:10.3  (  67.8 % )     0:00:10.3 /  0:00:10.3    1.0
[12/04 17:41:13   1016s] [ OptCommit              ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:41:13   1016s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:13   1016s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 17:41:13   1016s] [ IncrDelayCalc          ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 17:41:13   1016s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:41:13   1016s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:13   1016s] [ MISC                   ]          0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:13   1016s] ---------------------------------------------------------------------------------------------
[12/04 17:41:13   1016s]  DrvOpt #9 TOTAL                    0:00:15.2  ( 100.0 % )     0:00:15.2 /  0:00:15.2    1.0
[12/04 17:41:13   1016s] ---------------------------------------------------------------------------------------------
[12/04 17:41:13   1016s] 
[12/04 17:41:13   1016s] End: GigaOpt DRV Optimization
[12/04 17:41:13   1016s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 17:41:13   1016s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4082.1M
[12/04 17:41:13   1016s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.007, MEM:4082.1M
[12/04 17:41:13   1016s] 
------------------------------------------------------------------
     Summary (cpu=0.25min real=0.25min mem=4082.1M)
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.900  | -0.005  | -4.900  |
|           TNS (ns):|-614.167 | -0.005  |-614.162 |
|    Violating Paths:|   365   |    1    |   364   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.583   |      8 (8)       |
|   max_tran     |     69 (76)      |   -5.000   |     69 (76)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:41:13   1016s] Density: 86.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:49, real = 0:02:49, mem = 2665.6M, totSessionCpu=0:16:57 **
[12/04 17:41:13   1016s] *** Timing NOT met, worst failing slack is -4.900
[12/04 17:41:13   1016s] *** Check timing (0:00:00.0)
[12/04 17:41:13   1016s] Deleting Lib Analyzer.
[12/04 17:41:13   1016s] Begin: GigaOpt Optimization in WNS mode
[12/04 17:41:13   1016s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 17:41:13   1016s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:13   1016s] Info: 87 io nets excluded
[12/04 17:41:13   1016s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:41:13   1016s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:16:56.8/0:28:42.8 (0.6), mem = 4081.1M
[12/04 17:41:13   1016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.23
[12/04 17:41:13   1016s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:41:13   1016s] ### Creating PhyDesignMc. totSessionCpu=0:16:57 mem=4081.1M
[12/04 17:41:13   1016s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:41:13   1016s] OPERPROF: Starting DPlace-Init at level 1, MEM:4081.1M
[12/04 17:41:13   1016s] z: 2, totalTracks: 1
[12/04 17:41:13   1016s] z: 4, totalTracks: 1
[12/04 17:41:13   1016s] z: 6, totalTracks: 1
[12/04 17:41:13   1016s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:41:13   1016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4081.1M
[12/04 17:41:13   1016s] OPERPROF:     Starting CMU at level 3, MEM:4081.1M
[12/04 17:41:13   1016s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4081.1M
[12/04 17:41:13   1016s] 
[12/04 17:41:13   1016s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:41:13   1016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:4081.1M
[12/04 17:41:13   1016s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4081.1M
[12/04 17:41:13   1016s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4081.1M
[12/04 17:41:13   1016s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4081.1MB).
[12/04 17:41:13   1016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:4081.1M
[12/04 17:41:13   1016s] TotalInstCnt at PhyDesignMc Initialization: 1,747
[12/04 17:41:13   1016s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:57 mem=4081.1M
[12/04 17:41:13   1016s] ### Creating RouteCongInterface, started
[12/04 17:41:13   1016s] 
[12/04 17:41:13   1016s] Creating Lib Analyzer ...
[12/04 17:41:13   1016s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:41:13   1016s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:41:13   1016s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:41:13   1016s] 
[12/04 17:41:14   1017s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:41:15   1019s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:59 mem=4081.1M
[12/04 17:41:15   1019s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:59 mem=4081.1M
[12/04 17:41:15   1019s] Creating Lib Analyzer, finished. 
[12/04 17:41:17   1020s] 
[12/04 17:41:17   1020s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:41:17   1020s] 
[12/04 17:41:17   1020s] #optDebug: {0, 1.000}
[12/04 17:41:17   1020s] ### Creating RouteCongInterface, finished
[12/04 17:41:17   1020s] {MG  {5 0 21.5 0.401453} }
[12/04 17:41:17   1020s] ### Creating LA Mngr. totSessionCpu=0:17:01 mem=4081.1M
[12/04 17:41:17   1020s] ### Creating LA Mngr, finished. totSessionCpu=0:17:01 mem=4081.1M
[12/04 17:41:17   1020s] *info: 87 io nets excluded
[12/04 17:41:17   1020s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:17   1020s] *info: 2 clock nets excluded
[12/04 17:41:17   1020s] *info: 3 no-driver nets excluded.
[12/04 17:41:17   1020s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.7
[12/04 17:41:17   1020s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:41:17   1020s] ** GigaOpt Optimizer WNS Slack -4.900 TNS Slack -614.167 Density 86.03
[12/04 17:41:17   1020s] Optimizer WNS Pass 0
[12/04 17:41:17   1020s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-4.900|-614.162|
|reg2reg   |-0.005|  -0.005|
|HEPG      |-0.005|  -0.005|
|All Paths |-4.900|-614.167|
+----------+------+--------+

[12/04 17:41:17   1020s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4100.2M
[12/04 17:41:17   1020s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4100.2M
[12/04 17:41:17   1021s] Active Path Group: reg2reg  
[12/04 17:41:17   1021s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:17   1021s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:41:17   1021s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:17   1021s] |  -0.005|   -4.900|  -0.005| -614.167|   86.03%|   0:00:00.0| 4100.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:41:17   1021s] |   0.030|   -4.900|   0.000| -614.159|   86.25%|   0:00:00.0| 4138.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:41:18   1022s] |   0.043|   -4.900|   0.000| -614.159|   86.56%|   0:00:01.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:41:19   1022s] |   0.047|   -4.900|   0.000| -614.159|   86.75%|   0:00:01.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:41:19   1022s] |   0.061|   -4.900|   0.000| -614.159|   86.94%|   0:00:00.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:41:19   1022s] |   0.061|   -4.900|   0.000| -614.159|   86.94%|   0:00:00.0| 4165.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 17:41:19   1022s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:19   1022s] 
[12/04 17:41:19   1022s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=4165.4M) ***
[12/04 17:41:19   1022s] Active Path Group: default 
[12/04 17:41:19   1022s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:19   1022s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:41:19   1022s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:19   1022s] |  -4.900|   -4.900|-614.159| -614.159|   86.94%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:41:19   1022s] |  -4.725|   -4.725|-611.407| -611.407|   86.88%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[6]                           |
[12/04 17:41:19   1023s] |  -4.684|   -4.684|-608.925| -608.925|   86.88%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[26]                          |
[12/04 17:41:19   1023s] |  -4.530|   -4.530|-608.616| -608.616|   86.84%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:41:20   1023s] |  -4.514|   -4.514|-608.462| -608.462|   86.64%|   0:00:01.0| 4165.4M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:41:20   1023s] |  -4.504|   -4.504|-606.149| -606.149|   86.64%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[26]                          |
[12/04 17:41:20   1023s] |  -4.475|   -4.475|-603.884| -603.884|   86.64%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:20   1023s] |  -4.406|   -4.406|-603.751| -603.751|   86.61%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:20   1023s] |  -4.360|   -4.360|-603.337| -603.337|   86.41%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:41:20   1023s] |  -4.287|   -4.287|-602.955| -602.955|   86.28%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:20   1023s] |  -4.254|   -4.254|-602.846| -602.846|   86.16%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[8]                           |
[12/04 17:41:20   1023s] |  -4.237|   -4.237|-600.696| -600.696|   86.04%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:20   1023s] |  -4.227|   -4.227|-600.654| -600.654|   86.05%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[25]                          |
[12/04 17:41:20   1024s] |  -4.203|   -4.203|-598.473| -598.473|   86.02%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:20   1024s] |  -4.178|   -4.178|-598.327| -598.327|   85.87%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:20   1024s] |  -4.140|   -4.140|-598.191| -598.191|   85.67%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 17:41:20   1024s] |  -4.126|   -4.126|-598.098| -598.098|   85.60%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[9]                           |
[12/04 17:41:20   1024s] |  -4.076|   -4.076|-595.171| -595.171|   85.51%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:41:20   1024s] |  -4.049|   -4.049|-594.659| -594.659|   85.12%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 17:41:20   1024s] |  -3.986|   -3.986|-594.438| -594.438|   84.90%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[69]                          |
[12/04 17:41:20   1024s] |  -3.967|   -3.967|-593.022| -593.022|   84.69%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[70]                          |
[12/04 17:41:20   1024s] |  -3.958|   -3.958|-590.650| -590.650|   84.69%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:20   1024s] |  -3.909|   -3.909|-590.213| -590.213|   84.69%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[5]                           |
[12/04 17:41:20   1024s] |  -3.870|   -3.870|-589.992| -589.992|   84.58%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[10]                          |
[12/04 17:41:20   1024s] |  -3.839|   -3.839|-589.625| -589.625|   84.41%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[4]                           |
[12/04 17:41:20   1024s] |  -3.772|   -3.772|-589.355| -589.355|   84.32%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:41:20   1024s] |  -3.733|   -3.733|-588.229| -588.229|   84.03%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[10]                          |
[12/04 17:41:20   1024s] |  -3.708|   -3.708|-586.331| -586.331|   83.74%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[23]                          |
[12/04 17:41:20   1024s] |  -3.693|   -3.693|-583.808| -583.808|   83.61%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[5]                           |
[12/04 17:41:20   1024s] |  -3.661|   -3.661|-582.083| -582.083|   83.61%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:41:20   1024s] |  -3.626|   -3.626|-576.272| -576.272|   83.42%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[53]                          |
[12/04 17:41:20   1024s] |  -3.599|   -3.599|-576.042| -576.042|   83.31%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:41:20   1024s] |  -3.552|   -3.552|-575.687| -575.687|   83.10%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[3]                           |
[12/04 17:41:20   1024s] |  -3.521|   -3.521|-573.793| -573.793|   82.99%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:21   1024s] |  -3.492|   -3.492|-573.742| -573.742|   83.12%|   0:00:01.0| 4165.4M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:41:22   1026s] |  -3.476|   -3.476|-573.040| -573.040|   82.97%|   0:00:01.0| 4165.4M|av_func_mode_max|  default| tetris[4]                           |
[12/04 17:41:22   1026s] |  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:22   1026s] |  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4165.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:22   1026s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:22   1026s] 
[12/04 17:41:22   1026s] *** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=4165.4M) ***
[12/04 17:41:22   1026s] 
[12/04 17:41:22   1026s] *** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=4165.4M) ***
[12/04 17:41:22   1026s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

[12/04 17:41:22   1026s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -569.995 Density 82.97
[12/04 17:41:22   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.6
[12/04 17:41:22   1026s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4165.4M
[12/04 17:41:22   1026s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.012, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:       Starting CMU at level 4, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.019, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.019, MEM:4146.4M
[12/04 17:41:22   1026s] TDRefine: refinePlace mode is spiral
[12/04 17:41:22   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.12
[12/04 17:41:22   1026s] OPERPROF: Starting RefinePlace at level 1, MEM:4146.4M
[12/04 17:41:22   1026s] *** Starting refinePlace (0:17:06 mem=4146.4M) ***
[12/04 17:41:22   1026s] Total net bbox length = 1.247e+06 (6.221e+05 6.248e+05) (ext = 1.193e+06)
[12/04 17:41:22   1026s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:41:22   1026s] 
[12/04 17:41:22   1026s] Starting Small incrNP...
[12/04 17:41:22   1026s] User Input Parameters:
[12/04 17:41:22   1026s] - Congestion Driven    : Off
[12/04 17:41:22   1026s] - Timing Driven        : Off
[12/04 17:41:22   1026s] - Area-Violation Based : Off
[12/04 17:41:22   1026s] - Start Rollback Level : -5
[12/04 17:41:22   1026s] - Legalized            : On
[12/04 17:41:22   1026s] - Window Based         : Off
[12/04 17:41:22   1026s] - eDen incr mode       : Off
[12/04 17:41:22   1026s] - Small incr mode      : On
[12/04 17:41:22   1026s] 
[12/04 17:41:22   1026s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:4146.4M
[12/04 17:41:22   1026s] default core: bins with density > 0.750 = 64.00 % ( 16 / 25 )
[12/04 17:41:22   1026s] Density distribution unevenness ratio = 3.251%
[12/04 17:41:22   1026s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:4146.4M
[12/04 17:41:22   1026s] cost 0.984568, thresh 1.000000
[12/04 17:41:22   1026s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4146.4M)
[12/04 17:41:22   1026s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:41:22   1026s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4146.4M
[12/04 17:41:22   1026s] Starting refinePlace ...
[12/04 17:41:22   1026s] Rule aware DDP is turned off due to no Spiral.
[12/04 17:41:22   1026s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:41:22   1026s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:41:22   1026s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4146.4MB) @(0:17:06 - 0:17:06).
[12/04 17:41:22   1026s] Move report: preRPlace moves 169 insts, mean move: 1.73 um, max move: 7.52 um 
[12/04 17:41:22   1026s] 	Max move on inst (CORE/FE_RC_64_0): (10182.88, 10287.76) --> (10180.40, 10282.72)
[12/04 17:41:22   1026s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/04 17:41:22   1026s] Move report: Detail placement moves 169 insts, mean move: 1.73 um, max move: 7.52 um 
[12/04 17:41:22   1026s] 	Max move on inst (CORE/FE_RC_64_0): (10182.88, 10287.76) --> (10180.40, 10282.72)
[12/04 17:41:22   1026s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4146.4MB
[12/04 17:41:22   1026s] Statistics of distance of Instance movement in refine placement:
[12/04 17:41:22   1026s]   maximum (X+Y) =         7.52 um
[12/04 17:41:22   1026s]   inst (CORE/FE_RC_64_0) with max move: (10182.9, 10287.8) -> (10180.4, 10282.7)
[12/04 17:41:22   1026s]   mean    (X+Y) =         1.73 um
[12/04 17:41:22   1026s] Summary Report:
[12/04 17:41:22   1026s] Instances move: 169 (out of 1700 movable)
[12/04 17:41:22   1026s] Instances flipped: 0
[12/04 17:41:22   1026s] Mean displacement: 1.73 um
[12/04 17:41:22   1026s] Max displacement: 7.52 um (Instance: CORE/FE_RC_64_0) (10182.9, 10287.8) -> (10180.4, 10282.7)
[12/04 17:41:22   1026s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/04 17:41:22   1026s] Total instances moved : 169
[12/04 17:41:22   1026s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:4146.4M
[12/04 17:41:22   1026s] Total net bbox length = 1.247e+06 (6.223e+05 6.248e+05) (ext = 1.193e+06)
[12/04 17:41:22   1026s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4146.4MB
[12/04 17:41:22   1026s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4146.4MB) @(0:17:06 - 0:17:06).
[12/04 17:41:22   1026s] *** Finished refinePlace (0:17:06 mem=4146.4M) ***
[12/04 17:41:22   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.12
[12/04 17:41:22   1026s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.028, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:4146.4M
[12/04 17:41:22   1026s] *** maximum move = 7.52 um ***
[12/04 17:41:22   1026s] *** Finished re-routing un-routed nets (4146.4M) ***
[12/04 17:41:22   1026s] OPERPROF: Starting DPlace-Init at level 1, MEM:4146.4M
[12/04 17:41:22   1026s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF:     Starting CMU at level 3, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:4146.4M
[12/04 17:41:23   1026s] 
[12/04 17:41:23   1026s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=4146.4M) ***
[12/04 17:41:23   1026s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.6
[12/04 17:41:23   1026s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -569.995 Density 82.97
[12/04 17:41:23   1026s] Optimizer WNS Pass 1
[12/04 17:41:23   1026s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

[12/04 17:41:23   1026s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4146.4M
[12/04 17:41:23   1026s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4146.4M
[12/04 17:41:23   1026s] Active Path Group: default 
[12/04 17:41:23   1026s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:23   1026s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:41:23   1026s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:23   1026s] |  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4146.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:23   1027s] |  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4146.4M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:23   1027s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4146.4M) ***
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=4146.4M) ***
[12/04 17:41:23   1027s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

[12/04 17:41:23   1027s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

[12/04 17:41:23   1027s] Bottom Preferred Layer:
[12/04 17:41:23   1027s] +---------------+------------+----------+
[12/04 17:41:23   1027s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:41:23   1027s] +---------------+------------+----------+
[12/04 17:41:23   1027s] | metal5 (z=5)  |         32 | default  |
[12/04 17:41:23   1027s] +---------------+------------+----------+
[12/04 17:41:23   1027s] Via Pillar Rule:
[12/04 17:41:23   1027s]     None
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=4146.4M) ***
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.7
[12/04 17:41:23   1027s] Total-nets :: 1802, Stn-nets :: 216, ratio :: 11.9867 %
[12/04 17:41:23   1027s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4127.4M
[12/04 17:41:23   1027s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.023, MEM:4085.4M
[12/04 17:41:23   1027s] TotalInstCnt at PhyDesignMc Destruction: 1,700
[12/04 17:41:23   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.23
[12/04 17:41:23   1027s] *** WnsOpt #2 [finish] : cpu/real = 0:00:10.5/0:00:10.5 (1.0), totSession cpu/real = 0:17:07.3/0:28:53.4 (0.6), mem = 4085.4M
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] =============================================================================================
[12/04 17:41:23   1027s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/04 17:41:23   1027s] =============================================================================================
[12/04 17:41:23   1027s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:41:23   1027s] ---------------------------------------------------------------------------------------------
[12/04 17:41:23   1027s] [ RefinePlace            ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:23   1027s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:41:23   1027s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  22.2 % )     0:00:02.3 /  0:00:02.4    1.0
[12/04 17:41:23   1027s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:23   1027s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:41:23   1027s] [ RouteCongInterfaceInit ]      1   0:00:01.4  (  13.4 % )     0:00:03.7 /  0:00:03.7    1.0
[12/04 17:41:23   1027s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:23   1027s] [ TransformInit          ]      1   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:23   1027s] [ OptimizationStep       ]      3   0:00:00.1  (   0.6 % )     0:00:05.9 /  0:00:05.8    1.0
[12/04 17:41:23   1027s] [ OptSingleIteration     ]     45   0:00:00.1  (   0.6 % )     0:00:05.8 /  0:00:05.8    1.0
[12/04 17:41:23   1027s] [ OptGetWeight           ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:41:23   1027s] [ OptEval                ]     45   0:00:05.1  (  48.1 % )     0:00:05.1 /  0:00:05.1    1.0
[12/04 17:41:23   1027s] [ OptCommit              ]     45   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:23   1027s] [ IncrTimingUpdate       ]     50   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.6
[12/04 17:41:23   1027s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:41:23   1027s] [ IncrDelayCalc          ]    150   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:41:23   1027s] [ SetupOptGetWorkingSet  ]    117   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 17:41:23   1027s] [ SetupOptGetActiveNode  ]    117   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:23   1027s] [ SetupOptSlackGraph     ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 17:41:23   1027s] [ MISC                   ]          0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:41:23   1027s] ---------------------------------------------------------------------------------------------
[12/04 17:41:23   1027s]  WnsOpt #2 TOTAL                    0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:10.5    1.0
[12/04 17:41:23   1027s] ---------------------------------------------------------------------------------------------
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] End: GigaOpt Optimization in WNS mode
[12/04 17:41:23   1027s] *** Timing NOT met, worst failing slack is -3.470
[12/04 17:41:23   1027s] *** Check timing (0:00:00.0)
[12/04 17:41:23   1027s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:41:23   1027s] Deleting Lib Analyzer.
[12/04 17:41:23   1027s] Begin: GigaOpt Optimization in TNS mode
[12/04 17:41:23   1027s] **INFO: Flow update: High effort path group timing met.
[12/04 17:41:23   1027s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 17:41:23   1027s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:23   1027s] Info: 87 io nets excluded
[12/04 17:41:23   1027s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:41:23   1027s] *** TnsOpt #6 [begin] : totSession cpu/real = 0:17:07.4/0:28:53.4 (0.6), mem = 4085.4M
[12/04 17:41:23   1027s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.24
[12/04 17:41:23   1027s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:41:23   1027s] ### Creating PhyDesignMc. totSessionCpu=0:17:07 mem=4085.4M
[12/04 17:41:23   1027s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:41:23   1027s] OPERPROF: Starting DPlace-Init at level 1, MEM:4085.4M
[12/04 17:41:23   1027s] z: 2, totalTracks: 1
[12/04 17:41:23   1027s] z: 4, totalTracks: 1
[12/04 17:41:23   1027s] z: 6, totalTracks: 1
[12/04 17:41:23   1027s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:41:23   1027s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4085.4M
[12/04 17:41:23   1027s] OPERPROF:     Starting CMU at level 3, MEM:4085.4M
[12/04 17:41:23   1027s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4085.4M
[12/04 17:41:23   1027s] 
[12/04 17:41:23   1027s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:41:23   1027s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:4085.4M
[12/04 17:41:23   1027s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4085.4M
[12/04 17:41:23   1027s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4085.4M
[12/04 17:41:23   1027s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4085.4MB).
[12/04 17:41:23   1027s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:4085.4M
[12/04 17:41:24   1027s] TotalInstCnt at PhyDesignMc Initialization: 1,700
[12/04 17:41:24   1027s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:07 mem=4085.4M
[12/04 17:41:24   1027s] ### Creating RouteCongInterface, started
[12/04 17:41:24   1027s] 
[12/04 17:41:24   1027s] Creating Lib Analyzer ...
[12/04 17:41:24   1027s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 17:41:24   1027s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 17:41:24   1027s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 17:41:24   1027s] 
[12/04 17:41:24   1028s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:41:26   1029s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:10 mem=4087.4M
[12/04 17:41:26   1029s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:10 mem=4087.4M
[12/04 17:41:26   1029s] Creating Lib Analyzer, finished. 
[12/04 17:41:27   1031s] 
[12/04 17:41:27   1031s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:41:27   1031s] 
[12/04 17:41:27   1031s] #optDebug: {0, 1.000}
[12/04 17:41:27   1031s] ### Creating RouteCongInterface, finished
[12/04 17:41:27   1031s] {MG  {5 0 21.5 0.401453} }
[12/04 17:41:27   1031s] ### Creating LA Mngr. totSessionCpu=0:17:11 mem=4087.4M
[12/04 17:41:27   1031s] ### Creating LA Mngr, finished. totSessionCpu=0:17:11 mem=4087.4M
[12/04 17:41:28   1031s] *info: 87 io nets excluded
[12/04 17:41:28   1031s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:28   1031s] *info: 2 clock nets excluded
[12/04 17:41:28   1031s] *info: 3 no-driver nets excluded.
[12/04 17:41:28   1031s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.8
[12/04 17:41:28   1031s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 17:41:28   1031s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -569.995 Density 82.97
[12/04 17:41:28   1031s] Optimizer TNS Opt
[12/04 17:41:28   1031s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-569.995|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-569.995|
+----------+------+--------+

[12/04 17:41:28   1031s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4106.5M
[12/04 17:41:28   1031s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4106.5M
[12/04 17:41:28   1031s] Active Path Group: default 
[12/04 17:41:28   1031s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:28   1031s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:41:28   1031s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:28   1031s] |  -3.470|   -3.470|-569.995| -569.995|   82.97%|   0:00:00.0| 4106.5M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:29   1032s] |  -3.470|   -3.470|-568.749| -568.749|   82.82%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:29   1033s] |  -3.470|   -3.470|-568.328| -568.328|   82.74%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:41:31   1034s] |  -3.470|   -3.470|-567.251| -567.251|   82.72%|   0:00:02.0| 4144.6M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:31   1034s] |  -3.470|   -3.470|-565.787| -565.787|   82.53%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[51]                          |
[12/04 17:41:31   1034s] |  -3.470|   -3.470|-565.735| -565.735|   82.49%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:41:32   1035s] |  -3.470|   -3.470|-565.098| -565.098|   82.48%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[12]                          |
[12/04 17:41:32   1036s] |  -3.470|   -3.470|-563.807| -563.807|   82.54%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:41:33   1037s] |  -3.470|   -3.470|-546.970| -546.970|   82.53%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[21]                          |
[12/04 17:41:36   1040s] |  -3.470|   -3.470|-545.773| -545.773|   82.31%|   0:00:03.0| 4144.6M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:41:37   1040s] |  -3.470|   -3.470|-545.410| -545.410|   82.31%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[55]                          |
[12/04 17:41:37   1040s] |  -3.470|   -3.470|-544.860| -544.860|   82.31%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:41:37   1040s] |  -3.470|   -3.470|-543.321| -543.321|   82.31%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:41:37   1041s] |  -3.470|   -3.470|-541.892| -541.892|   82.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[13]                          |
[12/04 17:41:37   1041s] |  -3.470|   -3.470|-540.805| -540.805|   82.13%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[54]                          |
[12/04 17:41:38   1041s] |  -3.470|   -3.470|-538.746| -538.746|   81.61%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[56]                          |
[12/04 17:41:38   1041s] |  -3.470|   -3.470|-538.351| -538.351|   81.65%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[48]                          |
[12/04 17:41:38   1041s] |  -3.470|   -3.470|-537.210| -537.210|   81.61%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:41:38   1042s] |  -3.470|   -3.470|-537.106| -537.106|   81.54%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:41:38   1042s] |  -3.470|   -3.470|-536.236| -536.236|   81.31%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[54]                          |
[12/04 17:41:39   1042s] |  -3.470|   -3.470|-533.984| -533.984|   81.16%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[19]                          |
[12/04 17:41:39   1042s] |  -3.470|   -3.470|-533.150| -533.150|   81.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:41:39   1042s] |  -3.470|   -3.470|-532.781| -532.781|   81.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[14]                          |
[12/04 17:41:39   1042s] |  -3.470|   -3.470|-529.482| -529.482|   81.16%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[47]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-528.337| -528.337|   81.05%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-526.154| -526.154|   81.01%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[66]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-525.811| -525.811|   81.06%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[66]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-525.070| -525.070|   81.06%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[18]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-524.389| -524.389|   81.06%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[46]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-523.430| -523.430|   81.09%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-522.067| -522.067|   81.09%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[2]                           |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-516.916| -516.916|   81.05%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[63]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-516.888| -516.888|   81.00%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[63]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-516.840| -516.840|   81.04%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[59]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-516.594| -516.594|   81.04%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[63]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-516.273| -516.273|   80.97%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:41:39   1043s] |  -3.470|   -3.470|-516.186| -516.186|   80.90%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:41:40   1043s] |  -3.470|   -3.470|-515.524| -515.524|   80.89%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[44]                          |
[12/04 17:41:40   1043s] |  -3.470|   -3.470|-514.731| -514.731|   80.89%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:41:40   1043s] |  -3.470|   -3.470|-513.423| -513.423|   80.82%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:41:40   1044s] |  -3.470|   -3.470|-513.102| -513.102|   80.79%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[59]                          |
[12/04 17:41:40   1044s] |  -3.470|   -3.470|-512.822| -512.822|   80.85%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:41:41   1044s] |  -3.470|   -3.470|-512.729| -512.729|   80.84%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 17:41:41   1044s] |  -3.470|   -3.470|-512.496| -512.496|   80.81%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[26]                          |
[12/04 17:41:41   1045s] |  -3.470|   -3.470|-512.139| -512.139|   80.79%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:41:42   1045s] |  -3.470|   -3.470|-512.067| -512.067|   80.88%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:41:42   1045s] |  -3.470|   -3.470|-512.006| -512.006|   80.92%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[7]                           |
[12/04 17:41:42   1046s] |  -3.470|   -3.470|-511.731| -511.731|   80.99%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 17:41:42   1046s] |  -3.470|   -3.470|-511.538| -511.538|   80.98%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
[12/04 17:41:42   1046s] |  -3.470|   -3.470|-511.517| -511.517|   80.98%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__0_/D           |
[12/04 17:41:43   1046s] |  -3.470|   -3.470|-511.219| -511.219|   80.99%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[12]                          |
[12/04 17:41:43   1046s] |  -3.470|   -3.470|-511.075| -511.075|   80.98%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_3__3_/D           |
[12/04 17:41:43   1047s] |  -3.470|   -3.470|-510.710| -510.710|   81.03%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[15]                          |
[12/04 17:41:43   1047s] |  -3.470|   -3.470|-510.410| -510.410|   81.09%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__2_/D           |
[12/04 17:41:43   1047s] |  -3.470|   -3.470|-510.045| -510.045|   81.08%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_f_reg_0__2_/D           |
[12/04 17:41:44   1047s] |  -3.470|   -3.470|-509.931| -509.931|   81.02%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[35]                          |
[12/04 17:41:44   1048s] |  -3.470|   -3.470|-509.807| -509.807|   81.05%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[1]                           |
[12/04 17:41:44   1048s] |  -3.470|   -3.470|-509.776| -509.776|   81.02%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| tetris[1]                           |
[12/04 17:41:45   1048s] |  -3.470|   -3.470|-475.587| -475.587|   81.02%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[38]                          |
[12/04 17:41:46   1049s] |  -3.470|   -3.470|-229.453| -229.453|   81.02%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
[12/04 17:41:46   1050s] |  -3.470|   -3.470|-224.831| -224.831|   80.91%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
[12/04 17:41:47   1050s] |  -3.470|   -3.470|-224.130| -224.130|   80.92%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
[12/04 17:41:47   1050s] |  -3.470|   -3.470|-224.092| -224.092|   80.95%|   0:00:00.0| 4144.6M|av_func_mode_max|  default| CORE/bottom_compare_f_reg_0_/RB     |
[12/04 17:41:48   1051s] |  -3.470|   -3.470|-224.093| -224.093|   81.29%|   0:00:01.0| 4144.6M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:41:48   1051s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:41:48   1051s] 
[12/04 17:41:48   1051s] *** Finish Core Optimize Step (cpu=0:00:19.9 real=0:00:20.0 mem=4144.6M) ***
[12/04 17:41:48   1051s] 
[12/04 17:41:48   1051s] *** Finished Optimize Step Cumulative (cpu=0:00:19.9 real=0:00:20.0 mem=4144.6M) ***
[12/04 17:41:48   1051s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-224.093|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-224.093|
+----------+------+--------+

[12/04 17:41:48   1051s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -224.093 Density 81.29
[12/04 17:41:48   1051s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.7
[12/04 17:41:48   1051s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:       Starting CMU at level 4, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.012, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.016, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.017, MEM:4144.6M
[12/04 17:41:48   1051s] TDRefine: refinePlace mode is spiral
[12/04 17:41:48   1051s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.13
[12/04 17:41:48   1051s] OPERPROF: Starting RefinePlace at level 1, MEM:4144.6M
[12/04 17:41:48   1051s] *** Starting refinePlace (0:17:32 mem=4144.6M) ***
[12/04 17:41:48   1051s] Total net bbox length = 1.247e+06 (6.225e+05 6.246e+05) (ext = 1.193e+06)
[12/04 17:41:48   1051s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:41:48   1051s] 
[12/04 17:41:48   1051s] Starting Small incrNP...
[12/04 17:41:48   1051s] User Input Parameters:
[12/04 17:41:48   1051s] - Congestion Driven    : Off
[12/04 17:41:48   1051s] - Timing Driven        : Off
[12/04 17:41:48   1051s] - Area-Violation Based : Off
[12/04 17:41:48   1051s] - Start Rollback Level : -5
[12/04 17:41:48   1051s] - Legalized            : On
[12/04 17:41:48   1051s] - Window Based         : Off
[12/04 17:41:48   1051s] - eDen incr mode       : Off
[12/04 17:41:48   1051s] - Small incr mode      : On
[12/04 17:41:48   1051s] 
[12/04 17:41:48   1051s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1051s] default core: bins with density > 0.750 = 68.00 % ( 17 / 25 )
[12/04 17:41:48   1051s] Density distribution unevenness ratio = 6.025%
[12/04 17:41:48   1051s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:4144.6M
[12/04 17:41:48   1051s] cost 1.177778, thresh 1.000000
[12/04 17:41:48   1051s] OPERPROF:   Starting spMPad at level 2, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Starting spContextMPad at level 3, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1051s] MP Top (1658): mp=1.050. U=0.813.
[12/04 17:41:48   1051s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1051s] MPU (1658) 0.813 -> 0.854
[12/04 17:41:48   1051s] incrNP th 1.000, 0.100
[12/04 17:41:48   1051s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 17:41:48   1051s] OPERPROF:   Starting IPInitSPData at level 2, MEM:4144.6M
[12/04 17:41:48   1051s] OPERPROF:     Starting spInitNetWt at level 3, MEM:4144.6M
[12/04 17:41:48   1051s] no activity file in design. spp won't run.
[12/04 17:41:48   1051s] [spp] 0
[12/04 17:41:48   1051s] [adp] 0:1:1:3
[12/04 17:41:48   1051s] OPERPROF:     Finished spInitNetWt at level 3, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1051s] SP #FI/SF FL/PI 0/669 851/138
[12/04 17:41:48   1051s] OPERPROF:   Finished IPInitSPData at level 2, CPU:0.000, REAL:0.001, MEM:4144.6M
[12/04 17:41:48   1051s] NP #FI/FS/SF FL/PI: 669/124/669 989/138
[12/04 17:41:48   1051s] no activity file in design. spp won't run.
[12/04 17:41:48   1051s] RPlace IncrNP: Rollback Lev = -3
[12/04 17:41:48   1051s] OPERPROF:   Starting npPlace at level 2, MEM:4144.6M
[12/04 17:41:48   1051s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[12/04 17:41:48   1051s] No instances found in the vector
[12/04 17:41:48   1051s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4144.6M, DRC: 0)
[12/04 17:41:48   1051s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:41:48   1052s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 17:41:48   1052s] No instances found in the vector
[12/04 17:41:48   1052s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4144.6M, DRC: 0)
[12/04 17:41:48   1052s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:41:48   1052s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 17:41:48   1052s] No instances found in the vector
[12/04 17:41:48   1052s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4144.6M, DRC: 0)
[12/04 17:41:48   1052s] 0 (out of 0) MH cells were successfully legalized.
[12/04 17:41:48   1052s] OPERPROF:   Finished npPlace at level 2, CPU:0.390, REAL:0.401, MEM:4144.6M
[12/04 17:41:48   1052s] no activity file in design. spp won't run.
[12/04 17:41:48   1052s] OPERPROF:   Starting IPDeleteSPData at level 2, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:   Finished IPDeleteSPData at level 2, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1052s] 
[12/04 17:41:48   1052s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1052s] default core: bins with density > 0.750 = 64.00 % ( 16 / 25 )
[12/04 17:41:48   1052s] Density distribution unevenness ratio = 2.455%
[12/04 17:41:48   1052s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.001, MEM:4144.6M
[12/04 17:41:48   1052s] RPlace postIncrNP: Density = 1.177778 -> 0.956790.
[12/04 17:41:48   1052s] RPlace postIncrNP Info: Density distribution changes:
[12/04 17:41:48   1052s] [1.10+      ] :	 1 (4.00%) -> 0 (0.00%)
[12/04 17:41:48   1052s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/04 17:41:48   1052s] [1.00 - 1.05] :	 2 (8.00%) -> 0 (0.00%)
[12/04 17:41:48   1052s] [0.95 - 1.00] :	 0 (0.00%) -> 1 (4.00%)
[12/04 17:41:48   1052s] [0.90 - 0.95] :	 2 (8.00%) -> 1 (4.00%)
[12/04 17:41:48   1052s] [0.85 - 0.90] :	 7 (28.00%) -> 9 (36.00%)
[12/04 17:41:48   1052s] [0.80 - 0.85] :	 3 (12.00%) -> 8 (32.00%)
[12/04 17:41:48   1052s] Move report: incrNP moves 968 insts, mean move: 10.37 um, max move: 60.30 um 
[12/04 17:41:48   1052s] 	Max move on inst (CORE/FE_RC_105_0): (10216.36, 10353.28) --> (10266.58, 10343.20)
[12/04 17:41:48   1052s] Finished incrNP (cpu=0:00:00.4, real=0:00:00.0, mem=4144.6M)
[12/04 17:41:48   1052s] End of Small incrNP (cpu=0:00:00.4, real=0:00:00.0)
[12/04 17:41:48   1052s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4144.6M
[12/04 17:41:48   1052s] Starting refinePlace ...
[12/04 17:41:48   1052s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 17:41:48   1052s] ** Cut row section cpu time 0:00:00.0.
[12/04 17:41:48   1052s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:41:48   1052s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4144.6MB) @(0:17:32 - 0:17:32).
[12/04 17:41:48   1052s] Move report: preRPlace moves 359 insts, mean move: 1.91 um, max move: 11.94 um 
[12/04 17:41:48   1052s] 	Max move on inst (FE_OFC1128_FE_OFN1090_FE_OCPN742_FE_OFN736_C_tetris_52): (10154.36, 10141.60) --> (10156.22, 10151.68)
[12/04 17:41:48   1052s] 	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: INV12
[12/04 17:41:48   1052s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:41:48   1052s] Placement tweakage begins.
[12/04 17:41:48   1052s] wire length = 1.260e+06
[12/04 17:41:48   1052s] wire length = 1.258e+06
[12/04 17:41:48   1052s] Placement tweakage ends.
[12/04 17:41:48   1052s] Move report: tweak moves 307 insts, mean move: 4.49 um, max move: 23.56 um 
[12/04 17:41:48   1052s] 	Max move on inst (FE_OCPC1143_FE_OFN946_FE_OFN47_C_tetris_65): (10164.90, 10358.32) --> (10141.34, 10358.32)
[12/04 17:41:48   1052s] 
[12/04 17:41:48   1052s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:41:48   1052s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:41:48   1052s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4144.6MB) @(0:17:32 - 0:17:32).
[12/04 17:41:48   1052s] Move report: Detail placement moves 562 insts, mean move: 3.47 um, max move: 23.56 um 
[12/04 17:41:48   1052s] 	Max move on inst (FE_OCPC1143_FE_OFN946_FE_OFN47_C_tetris_65): (10164.90, 10358.32) --> (10141.34, 10358.32)
[12/04 17:41:48   1052s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4144.6MB
[12/04 17:41:48   1052s] Statistics of distance of Instance movement in refine placement:
[12/04 17:41:48   1052s]   maximum (X+Y) =        60.30 um
[12/04 17:41:48   1052s]   inst (CORE/FE_RC_105_0) with max move: (10216.4, 10353.3) -> (10266.6, 10343.2)
[12/04 17:41:48   1052s]   mean    (X+Y) =         9.88 um
[12/04 17:41:48   1052s] Total instances flipped for legalization: 36
[12/04 17:41:48   1052s] Summary Report:
[12/04 17:41:48   1052s] Instances move: 1087 (out of 1658 movable)
[12/04 17:41:48   1052s] Instances flipped: 36
[12/04 17:41:48   1052s] Mean displacement: 9.88 um
[12/04 17:41:48   1052s] Max displacement: 60.30 um (Instance: CORE/FE_RC_105_0) (10216.4, 10353.3) -> (10266.6, 10343.2)
[12/04 17:41:48   1052s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: INV2CK
[12/04 17:41:48   1052s] Total instances moved : 1087
[12/04 17:41:48   1052s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.074, MEM:4144.6M
[12/04 17:41:48   1052s] Total net bbox length = 1.247e+06 (6.225e+05 6.243e+05) (ext = 1.193e+06)
[12/04 17:41:48   1052s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 4144.6MB
[12/04 17:41:48   1052s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=4144.6MB) @(0:17:32 - 0:17:32).
[12/04 17:41:48   1052s] *** Finished refinePlace (0:17:32 mem=4144.6M) ***
[12/04 17:41:48   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.13
[12/04 17:41:48   1052s] OPERPROF: Finished RefinePlace at level 1, CPU:0.490, REAL:0.493, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:4144.6M
[12/04 17:41:48   1052s] *** maximum move = 60.30 um ***
[12/04 17:41:48   1052s] *** Finished re-routing un-routed nets (4144.6M) ***
[12/04 17:41:48   1052s] OPERPROF: Starting DPlace-Init at level 1, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:     Starting CMU at level 3, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4144.6M
[12/04 17:41:48   1052s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.009, MEM:4144.6M
[12/04 17:41:49   1052s] 
[12/04 17:41:49   1052s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=4144.6M) ***
[12/04 17:41:49   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.7
[12/04 17:41:49   1052s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -224.071 Density 81.29
[12/04 17:41:49   1052s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-224.071|
|reg2reg   | 0.061|   0.000|
|HEPG      | 0.061|   0.000|
|All Paths |-3.470|-224.071|
+----------+------+--------+

[12/04 17:41:49   1052s] Bottom Preferred Layer:
[12/04 17:41:49   1052s] +---------------+------------+----------+
[12/04 17:41:49   1052s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:41:49   1052s] +---------------+------------+----------+
[12/04 17:41:49   1052s] | metal5 (z=5)  |         64 | default  |
[12/04 17:41:49   1052s] +---------------+------------+----------+
[12/04 17:41:49   1052s] Via Pillar Rule:
[12/04 17:41:49   1052s]     None
[12/04 17:41:49   1052s] 
[12/04 17:41:49   1052s] *** Finish pre-CTS Setup Fixing (cpu=0:00:20.8 real=0:00:21.0 mem=4144.6M) ***
[12/04 17:41:49   1052s] 
[12/04 17:41:49   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.8
[12/04 17:41:49   1052s] Total-nets :: 1760, Stn-nets :: 370, ratio :: 21.0227 %
[12/04 17:41:49   1052s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4125.5M
[12/04 17:41:49   1052s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:4077.5M
[12/04 17:41:49   1052s] TotalInstCnt at PhyDesignMc Destruction: 1,658
[12/04 17:41:49   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.24
[12/04 17:41:49   1052s] *** TnsOpt #6 [finish] : cpu/real = 0:00:25.2/0:00:25.1 (1.0), totSession cpu/real = 0:17:32.5/0:29:18.5 (0.6), mem = 4077.5M
[12/04 17:41:49   1052s] 
[12/04 17:41:49   1052s] =============================================================================================
[12/04 17:41:49   1052s]  Step TAT Report for TnsOpt #6                                                  20.15-s105_1
[12/04 17:41:49   1052s] =============================================================================================
[12/04 17:41:49   1052s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:41:49   1052s] ---------------------------------------------------------------------------------------------
[12/04 17:41:49   1052s] [ RefinePlace            ]      1   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 17:41:49   1052s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:41:49   1052s] [ LibAnalyzerInit        ]      1   0:00:02.2  (   8.6 % )     0:00:02.2 /  0:00:02.1    1.0
[12/04 17:41:49   1052s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:49   1052s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:41:49   1052s] [ RouteCongInterfaceInit ]      1   0:00:01.8  (   7.3 % )     0:00:04.0 /  0:00:04.0    1.0
[12/04 17:41:49   1052s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:49   1052s] [ TransformInit          ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:49   1052s] [ OptimizationStep       ]      1   0:00:00.1  (   0.3 % )     0:00:19.9 /  0:00:19.9    1.0
[12/04 17:41:49   1052s] [ OptSingleIteration     ]    118   0:00:00.1  (   0.5 % )     0:00:19.8 /  0:00:19.9    1.0
[12/04 17:41:49   1052s] [ OptGetWeight           ]    118   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 17:41:49   1052s] [ OptEval                ]    118   0:00:18.4  (  73.3 % )     0:00:18.4 /  0:00:18.5    1.0
[12/04 17:41:49   1052s] [ OptCommit              ]    118   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.5    1.1
[12/04 17:41:49   1052s] [ IncrTimingUpdate       ]    100   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 17:41:49   1052s] [ PostCommitDelayUpdate  ]    118   0:00:00.1  (   0.3 % )     0:00:00.4 /  0:00:00.3    0.8
[12/04 17:41:49   1052s] [ IncrDelayCalc          ]    261   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.2    0.8
[12/04 17:41:49   1052s] [ SetupOptGetWorkingSet  ]    301   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 17:41:49   1052s] [ SetupOptGetActiveNode  ]    301   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:41:49   1052s] [ SetupOptSlackGraph     ]    118   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 17:41:49   1052s] [ MISC                   ]          0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.1
[12/04 17:41:49   1052s] ---------------------------------------------------------------------------------------------
[12/04 17:41:49   1052s]  TnsOpt #6 TOTAL                    0:00:25.1  ( 100.0 % )     0:00:25.1 /  0:00:25.2    1.0
[12/04 17:41:49   1052s] ---------------------------------------------------------------------------------------------
[12/04 17:41:49   1052s] 
[12/04 17:41:49   1052s] End: GigaOpt Optimization in TNS mode
[12/04 17:41:49   1052s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 17:41:49   1052s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:49   1052s] Info: 87 io nets excluded
[12/04 17:41:49   1052s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:41:49   1052s] ### Creating LA Mngr. totSessionCpu=0:17:33 mem=4077.5M
[12/04 17:41:49   1052s] ### Creating LA Mngr, finished. totSessionCpu=0:17:33 mem=4077.5M
[12/04 17:41:49   1052s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 17:41:49   1052s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:41:49   1052s] ### Creating PhyDesignMc. totSessionCpu=0:17:33 mem=4096.6M
[12/04 17:41:49   1052s] OPERPROF: Starting DPlace-Init at level 1, MEM:4096.6M
[12/04 17:41:49   1052s] z: 2, totalTracks: 1
[12/04 17:41:49   1052s] z: 4, totalTracks: 1
[12/04 17:41:49   1052s] z: 6, totalTracks: 1
[12/04 17:41:49   1052s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:41:49   1052s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4096.6M
[12/04 17:41:49   1052s] OPERPROF:     Starting CMU at level 3, MEM:4096.6M
[12/04 17:41:49   1052s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4096.6M
[12/04 17:41:49   1052s] 
[12/04 17:41:49   1052s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:41:49   1052s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:4096.6M
[12/04 17:41:49   1052s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4096.6M
[12/04 17:41:49   1052s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4096.6M
[12/04 17:41:49   1052s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4096.6MB).
[12/04 17:41:49   1052s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:4096.6M
[12/04 17:41:49   1052s] TotalInstCnt at PhyDesignMc Initialization: 1,658
[12/04 17:41:49   1052s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:33 mem=4096.6M
[12/04 17:41:49   1052s] Begin: Area Reclaim Optimization
[12/04 17:41:49   1052s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:17:32.7/0:29:18.6 (0.6), mem = 4096.6M
[12/04 17:41:49   1052s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.25
[12/04 17:41:49   1052s] ### Creating RouteCongInterface, started
[12/04 17:41:50   1054s] 
[12/04 17:41:50   1054s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 17:41:50   1054s] 
[12/04 17:41:50   1054s] #optDebug: {0, 1.000}
[12/04 17:41:50   1054s] ### Creating RouteCongInterface, finished
[12/04 17:41:50   1054s] ### Creating LA Mngr. totSessionCpu=0:17:34 mem=4096.6M
[12/04 17:41:50   1054s] ### Creating LA Mngr, finished. totSessionCpu=0:17:34 mem=4096.6M
[12/04 17:41:51   1054s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4096.6M
[12/04 17:41:51   1054s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4096.6M
[12/04 17:41:51   1054s] Reclaim Optimization WNS Slack -3.470  TNS Slack -224.071 Density 81.29
[12/04 17:41:51   1054s] +---------+---------+--------+--------+------------+--------+
[12/04 17:41:51   1054s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 17:41:51   1054s] +---------+---------+--------+--------+------------+--------+
[12/04 17:41:51   1054s] |   81.29%|        -|  -3.470|-224.071|   0:00:00.0| 4096.6M|
[12/04 17:41:51   1054s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:41:51   1054s] |   81.29%|        0|  -3.470|-224.071|   0:00:00.0| 4115.7M|
[12/04 17:41:51   1054s] |   80.95%|        9|  -3.470|-224.020|   0:00:00.0| 4134.8M|
[12/04 17:41:51   1055s] |   79.64%|       81|  -3.470|-224.030|   0:00:00.0| 4134.8M|
[12/04 17:41:52   1055s] |   79.45%|       14|  -3.470|-224.030|   0:00:01.0| 4134.8M|
[12/04 17:41:52   1055s] |   79.40%|        3|  -3.470|-224.030|   0:00:00.0| 4134.8M|
[12/04 17:41:52   1055s] |   79.38%|        2|  -3.470|-224.030|   0:00:00.0| 4134.8M|
[12/04 17:41:52   1055s] |   79.38%|        0|  -3.470|-224.030|   0:00:00.0| 4134.8M|
[12/04 17:41:52   1055s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 17:41:52   1055s] |   79.38%|        0|  -3.470|-224.030|   0:00:00.0| 4134.8M|
[12/04 17:41:52   1055s] +---------+---------+--------+--------+------------+--------+
[12/04 17:41:52   1055s] Reclaim Optimization End WNS Slack -3.470  TNS Slack -224.030 Density 79.38
[12/04 17:41:52   1055s] 
[12/04 17:41:52   1055s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 4 Resize = 89 **
[12/04 17:41:52   1055s] --------------------------------------------------------------
[12/04 17:41:52   1055s] |                                   | Total     | Sequential |
[12/04 17:41:52   1055s] --------------------------------------------------------------
[12/04 17:41:52   1055s] | Num insts resized                 |      78  |       1    |
[12/04 17:41:52   1055s] | Num insts undone                  |      11  |       0    |
[12/04 17:41:52   1055s] | Num insts Downsized               |      78  |       1    |
[12/04 17:41:52   1055s] | Num insts Samesized               |       0  |       0    |
[12/04 17:41:52   1055s] | Num insts Upsized                 |       0  |       0    |
[12/04 17:41:52   1055s] | Num multiple commits+uncommits    |      11  |       -    |
[12/04 17:41:52   1055s] --------------------------------------------------------------
[12/04 17:41:52   1055s] Bottom Preferred Layer:
[12/04 17:41:52   1055s] +---------------+------------+----------+
[12/04 17:41:52   1055s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:41:52   1055s] +---------------+------------+----------+
[12/04 17:41:52   1055s] | metal5 (z=5)  |         64 | default  |
[12/04 17:41:52   1055s] +---------------+------------+----------+
[12/04 17:41:52   1055s] Via Pillar Rule:
[12/04 17:41:52   1055s]     None
[12/04 17:41:52   1055s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[12/04 17:41:52   1055s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:       Starting CMU at level 4, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:4134.8M
[12/04 17:41:52   1055s] TDRefine: refinePlace mode is spiral
[12/04 17:41:52   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.14
[12/04 17:41:52   1055s] OPERPROF: Starting RefinePlace at level 1, MEM:4134.8M
[12/04 17:41:52   1055s] *** Starting refinePlace (0:17:36 mem=4134.8M) ***
[12/04 17:41:52   1055s] Total net bbox length = 1.247e+06 (6.226e+05 6.242e+05) (ext = 1.193e+06)
[12/04 17:41:52   1055s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:41:52   1055s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4134.8M
[12/04 17:41:52   1055s] Starting refinePlace ...
[12/04 17:41:52   1055s] One DDP V2 for no tweak run.
[12/04 17:41:52   1055s] 
[12/04 17:41:52   1055s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:41:52   1055s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 17:41:52   1055s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4134.8MB) @(0:17:36 - 0:17:36).
[12/04 17:41:52   1055s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:41:52   1055s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4134.8MB
[12/04 17:41:52   1055s] Statistics of distance of Instance movement in refine placement:
[12/04 17:41:52   1055s]   maximum (X+Y) =         0.00 um
[12/04 17:41:52   1055s]   mean    (X+Y) =         0.00 um
[12/04 17:41:52   1055s] Summary Report:
[12/04 17:41:52   1055s] Instances move: 0 (out of 1649 movable)
[12/04 17:41:52   1055s] Instances flipped: 0
[12/04 17:41:52   1055s] Mean displacement: 0.00 um
[12/04 17:41:52   1055s] Max displacement: 0.00 um 
[12/04 17:41:52   1055s] Total instances moved : 0
[12/04 17:41:52   1055s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.020, MEM:4134.8M
[12/04 17:41:52   1055s] Total net bbox length = 1.247e+06 (6.226e+05 6.242e+05) (ext = 1.193e+06)
[12/04 17:41:52   1055s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4134.8MB
[12/04 17:41:52   1055s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4134.8MB) @(0:17:36 - 0:17:36).
[12/04 17:41:52   1055s] *** Finished refinePlace (0:17:36 mem=4134.8M) ***
[12/04 17:41:52   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.14
[12/04 17:41:52   1055s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.027, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:4134.8M
[12/04 17:41:52   1055s] *** maximum move = 0.00 um ***
[12/04 17:41:52   1055s] *** Finished re-routing un-routed nets (4134.8M) ***
[12/04 17:41:52   1055s] OPERPROF: Starting DPlace-Init at level 1, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Starting CMU at level 3, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.006, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4134.8M
[12/04 17:41:52   1055s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.009, MEM:4134.8M
[12/04 17:41:52   1055s] 
[12/04 17:41:52   1055s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4134.8M) ***
[12/04 17:41:52   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.25
[12/04 17:41:52   1055s] *** AreaOpt #4 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:17:35.8/0:29:21.8 (0.6), mem = 4134.8M
[12/04 17:41:52   1055s] 
[12/04 17:41:52   1055s] =============================================================================================
[12/04 17:41:52   1055s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[12/04 17:41:52   1055s] =============================================================================================
[12/04 17:41:52   1055s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:41:52   1055s] ---------------------------------------------------------------------------------------------
[12/04 17:41:52   1055s] [ RefinePlace            ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:41:52   1055s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:52   1055s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:52   1055s] [ RouteCongInterfaceInit ]      1   0:00:01.7  (  52.6 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:41:52   1055s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:52   1055s] [ OptSingleIteration     ]      8   0:00:00.0  (   1.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/04 17:41:52   1055s] [ OptGetWeight           ]    149   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:52   1055s] [ OptEval                ]    149   0:00:00.4  (  11.5 % )     0:00:00.4 /  0:00:00.4    1.1
[12/04 17:41:52   1055s] [ OptCommit              ]    149   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.3
[12/04 17:41:52   1055s] [ IncrTimingUpdate       ]     45   0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:41:52   1055s] [ PostCommitDelayUpdate  ]    155   0:00:00.1  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.1
[12/04 17:41:52   1055s] [ IncrDelayCalc          ]    196   0:00:00.3  (  10.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:41:52   1055s] [ MISC                   ]          0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 17:41:52   1055s] ---------------------------------------------------------------------------------------------
[12/04 17:41:52   1055s]  AreaOpt #4 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[12/04 17:41:52   1055s] ---------------------------------------------------------------------------------------------
[12/04 17:41:52   1055s] 
[12/04 17:41:52   1055s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4115.7M
[12/04 17:41:52   1055s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:4067.7M
[12/04 17:41:52   1055s] TotalInstCnt at PhyDesignMc Destruction: 1,649
[12/04 17:41:52   1055s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4067.69M, totSessionCpu=0:17:36).
[12/04 17:41:52   1055s] Begin: GigaOpt postEco DRV Optimization
[12/04 17:41:52   1055s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 17:41:52   1055s] *** DrvOpt #10 [begin] : totSession cpu/real = 0:17:35.8/0:29:21.8 (0.6), mem = 4067.7M
[12/04 17:41:52   1055s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:52   1055s] Info: 87 io nets excluded
[12/04 17:41:52   1055s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:41:52   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.26
[12/04 17:41:52   1055s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:41:52   1055s] ### Creating PhyDesignMc. totSessionCpu=0:17:36 mem=4067.7M
[12/04 17:41:52   1055s] OPERPROF: Starting DPlace-Init at level 1, MEM:4067.7M
[12/04 17:41:52   1055s] z: 2, totalTracks: 1
[12/04 17:41:52   1055s] z: 4, totalTracks: 1
[12/04 17:41:52   1055s] z: 6, totalTracks: 1
[12/04 17:41:52   1055s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:41:52   1055s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4067.7M
[12/04 17:41:52   1055s] OPERPROF:     Starting CMU at level 3, MEM:4067.7M
[12/04 17:41:52   1055s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4067.7M
[12/04 17:41:52   1055s] 
[12/04 17:41:52   1055s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:41:52   1055s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:4067.7M
[12/04 17:41:52   1055s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4067.7M
[12/04 17:41:52   1055s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4067.7M
[12/04 17:41:52   1055s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4067.7MB).
[12/04 17:41:52   1055s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:4067.7M
[12/04 17:41:52   1055s] TotalInstCnt at PhyDesignMc Initialization: 1,649
[12/04 17:41:52   1055s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:36 mem=4067.7M
[12/04 17:41:52   1055s] ### Creating RouteCongInterface, started
[12/04 17:41:54   1057s] 
[12/04 17:41:54   1057s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 17:41:54   1057s] 
[12/04 17:41:54   1057s] #optDebug: {0, 1.000}
[12/04 17:41:54   1057s] ### Creating RouteCongInterface, finished
[12/04 17:41:54   1057s] {MG  {5 0 21.5 0.401453} }
[12/04 17:41:54   1057s] ### Creating LA Mngr. totSessionCpu=0:17:38 mem=4067.7M
[12/04 17:41:54   1057s] ### Creating LA Mngr, finished. totSessionCpu=0:17:38 mem=4067.7M
[12/04 17:41:54   1057s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4086.8M
[12/04 17:41:54   1057s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4086.8M
[12/04 17:41:54   1057s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:54   1057s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 17:41:54   1057s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:54   1057s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 17:41:54   1057s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:54   1057s] Info: violation cost 71.045952 (cap = 3.387219, tran = 67.658730, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:54   1057s] |    61|    69|    -4.31|     8|     8|    -0.65|     0|     0|     0|     0|    -3.47|  -224.03|       0|       0|       0| 79.38%|          |         |
[12/04 17:41:58   1062s] Info: violation cost 70.865799 (cap = 3.369404, tran = 67.496391, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:58   1062s] |    61|    69|    -4.18|     8|     8|    -0.65|     0|     0|     0|     0|    -3.59|  -226.41|       2|       0|      16| 79.93%| 0:00:04.0|  4124.9M|
[12/04 17:41:58   1062s] Info: violation cost 70.865799 (cap = 3.369404, tran = 67.496391, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 17:41:58   1062s] |    61|    69|    -4.18|     8|     8|    -0.65|     0|     0|     0|     0|    -3.59|  -226.41|       0|       0|       0| 79.93%| 0:00:00.0|  4124.9M|
[12/04 17:41:58   1062s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] ###############################################################################
[12/04 17:41:58   1062s] #
[12/04 17:41:58   1062s] #  Large fanout net report:  
[12/04 17:41:58   1062s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 17:41:58   1062s] #     - current density: 79.93
[12/04 17:41:58   1062s] #
[12/04 17:41:58   1062s] #  List of high fanout nets:
[12/04 17:41:58   1062s] #
[12/04 17:41:58   1062s] ###############################################################################
[12/04 17:41:58   1062s] Bottom Preferred Layer:
[12/04 17:41:58   1062s] +---------------+------------+----------+
[12/04 17:41:58   1062s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:41:58   1062s] +---------------+------------+----------+
[12/04 17:41:58   1062s] | metal5 (z=5)  |         66 | default  |
[12/04 17:41:58   1062s] +---------------+------------+----------+
[12/04 17:41:58   1062s] Via Pillar Rule:
[12/04 17:41:58   1062s]     None
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] =======================================================================
[12/04 17:41:58   1062s]                 Reasons for remaining drv violations
[12/04 17:41:58   1062s] =======================================================================
[12/04 17:41:58   1062s] *info: Total 60 net(s) have violations which can't be fixed by DRV optimization.
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] MultiBuffering failure reasons
[12/04 17:41:58   1062s] ------------------------------------------------
[12/04 17:41:58   1062s] *info:    60 net(s): Could not be fixed because the gain is not enough.
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] *** Finish DRV Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=4124.9M) ***
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] Total-nets :: 1753, Stn-nets :: 372, ratio :: 21.2208 %
[12/04 17:41:58   1062s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4105.8M
[12/04 17:41:58   1062s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:4064.8M
[12/04 17:41:58   1062s] TotalInstCnt at PhyDesignMc Destruction: 1,651
[12/04 17:41:58   1062s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.26
[12/04 17:41:58   1062s] *** DrvOpt #10 [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:17:42.1/0:29:28.1 (0.6), mem = 4064.8M
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] =============================================================================================
[12/04 17:41:58   1062s]  Step TAT Report for DrvOpt #10                                                 20.15-s105_1
[12/04 17:41:58   1062s] =============================================================================================
[12/04 17:41:58   1062s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:41:58   1062s] ---------------------------------------------------------------------------------------------
[12/04 17:41:58   1062s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:41:58   1062s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  26.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:41:58   1062s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 17:41:58   1062s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ OptEval                ]      1   0:00:04.3  (  68.2 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 17:41:58   1062s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.9
[12/04 17:41:58   1062s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:41:58   1062s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:41:58   1062s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:41:58   1062s] [ MISC                   ]          0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 17:41:58   1062s] ---------------------------------------------------------------------------------------------
[12/04 17:41:58   1062s]  DrvOpt #10 TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[12/04 17:41:58   1062s] ---------------------------------------------------------------------------------------------
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] End: GigaOpt postEco DRV Optimization
[12/04 17:41:58   1062s] GigaOpt: WNS changes after postEco optimization: -0.347 -> -0.359 (bump = 0.012)
[12/04 17:41:58   1062s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 17:41:58   1062s] Design TNS changes after trial route: -224.030 -> -226.406
[12/04 17:41:58   1062s] Begin: GigaOpt TNS non-legal recovery
[12/04 17:41:58   1062s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 17:41:58   1062s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:41:58   1062s] Info: 87 io nets excluded
[12/04 17:41:58   1062s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:41:58   1062s] *** TnsOpt #7 [begin] : totSession cpu/real = 0:17:42.1/0:29:28.1 (0.6), mem = 4064.8M
[12/04 17:41:58   1062s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.27
[12/04 17:41:58   1062s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:41:58   1062s] ### Creating PhyDesignMc. totSessionCpu=0:17:42 mem=4064.8M
[12/04 17:41:58   1062s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:41:58   1062s] OPERPROF: Starting DPlace-Init at level 1, MEM:4064.8M
[12/04 17:41:58   1062s] z: 2, totalTracks: 1
[12/04 17:41:58   1062s] z: 4, totalTracks: 1
[12/04 17:41:58   1062s] z: 6, totalTracks: 1
[12/04 17:41:58   1062s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:41:58   1062s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4064.8M
[12/04 17:41:58   1062s] OPERPROF:     Starting CMU at level 3, MEM:4064.8M
[12/04 17:41:58   1062s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4064.8M
[12/04 17:41:58   1062s] 
[12/04 17:41:58   1062s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:41:58   1062s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:4064.8M
[12/04 17:41:58   1062s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4064.8M
[12/04 17:41:58   1062s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4064.8M
[12/04 17:41:58   1062s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4064.8MB).
[12/04 17:41:58   1062s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:4064.8M
[12/04 17:41:58   1062s] TotalInstCnt at PhyDesignMc Initialization: 1,651
[12/04 17:41:58   1062s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:42 mem=4064.8M
[12/04 17:41:58   1062s] ### Creating RouteCongInterface, started
[12/04 17:42:00   1063s] 
[12/04 17:42:00   1063s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:42:00   1063s] 
[12/04 17:42:00   1063s] #optDebug: {0, 1.000}
[12/04 17:42:00   1063s] ### Creating RouteCongInterface, finished
[12/04 17:42:00   1063s] {MG  {5 0 21.5 0.401453} }
[12/04 17:42:00   1063s] ### Creating LA Mngr. totSessionCpu=0:17:44 mem=4064.8M
[12/04 17:42:00   1063s] ### Creating LA Mngr, finished. totSessionCpu=0:17:44 mem=4064.8M
[12/04 17:42:00   1064s] *info: 87 io nets excluded
[12/04 17:42:00   1064s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:42:00   1064s] *info: 2 clock nets excluded
[12/04 17:42:00   1064s] *info: 3 no-driver nets excluded.
[12/04 17:42:00   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.9
[12/04 17:42:00   1064s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:42:00   1064s] ** GigaOpt Optimizer WNS Slack -3.589 TNS Slack -226.406 Density 79.93
[12/04 17:42:00   1064s] Optimizer TNS Opt
[12/04 17:42:00   1064s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.589|-226.406|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.589|-226.406|
+----------+------+--------+

[12/04 17:42:00   1064s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4085.9M
[12/04 17:42:00   1064s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4085.9M
[12/04 17:42:00   1064s] Active Path Group: default 
[12/04 17:42:00   1064s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:42:00   1064s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:42:00   1064s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:42:00   1064s] |  -3.589|   -3.589|-226.406| -226.406|   79.93%|   0:00:00.0| 4085.9M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-225.673| -225.673|   79.78%|   0:00:01.0| 4124.1M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-225.551| -225.551|   79.75%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[52]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-225.331| -225.331|   79.70%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[68]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-225.108| -225.108|   79.66%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[29]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-224.768| -224.768|   79.58%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[30]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-224.672| -224.672|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:42:01   1064s] |  -3.470|   -3.470|-224.559| -224.559|   79.53%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[57]                          |
[12/04 17:42:01   1065s] |  -3.470|   -3.470|-224.312| -224.312|   79.53%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[27]                          |
[12/04 17:42:01   1065s] |  -3.470|   -3.470|-224.300| -224.300|   79.53%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[26]                          |
[12/04 17:42:01   1065s] |  -3.470|   -3.470|-224.170| -224.170|   79.61%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 17:42:01   1065s] |  -3.470|   -3.470|-224.154| -224.154|   79.64%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 17:42:01   1065s] |  -3.470|   -3.470|-224.071| -224.071|   79.70%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[17]                          |
[12/04 17:42:02   1065s] |  -3.470|   -3.470|-223.981| -223.981|   79.66%|   0:00:01.0| 4124.1M|av_func_mode_max|  default| tetris[23]                          |
[12/04 17:42:02   1065s] |  -3.470|   -3.470|-223.954| -223.954|   79.66%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[23]                          |
[12/04 17:42:02   1065s] |  -3.470|   -3.470|-223.926| -223.926|   79.68%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[23]                          |
[12/04 17:42:02   1065s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[13]                          |
[12/04 17:42:02   1066s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| score[2]                            |
[12/04 17:42:02   1066s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4124.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:42:02   1066s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=4124.1M) ***
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=4124.1M) ***
[12/04 17:42:02   1066s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

[12/04 17:42:02   1066s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -223.823 Density 79.56
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.92509.8
[12/04 17:42:02   1066s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:       Starting CMU at level 4, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:4124.1M
[12/04 17:42:02   1066s] TDRefine: refinePlace mode is spiral
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.92509.15
[12/04 17:42:02   1066s] OPERPROF: Starting RefinePlace at level 1, MEM:4124.1M
[12/04 17:42:02   1066s] *** Starting refinePlace (0:17:46 mem=4124.1M) ***
[12/04 17:42:02   1066s] Total net bbox length = 1.247e+06 (6.226e+05 6.242e+05) (ext = 1.193e+06)
[12/04 17:42:02   1066s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] Starting Small incrNP...
[12/04 17:42:02   1066s] User Input Parameters:
[12/04 17:42:02   1066s] - Congestion Driven    : Off
[12/04 17:42:02   1066s] - Timing Driven        : Off
[12/04 17:42:02   1066s] - Area-Violation Based : Off
[12/04 17:42:02   1066s] - Start Rollback Level : -5
[12/04 17:42:02   1066s] - Legalized            : On
[12/04 17:42:02   1066s] - Window Based         : Off
[12/04 17:42:02   1066s] - eDen incr mode       : Off
[12/04 17:42:02   1066s] - Small incr mode      : On
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.001, MEM:4124.1M
[12/04 17:42:02   1066s] default core: bins with density > 0.750 = 56.00 % ( 14 / 25 )
[12/04 17:42:02   1066s] Density distribution unevenness ratio = 2.495%
[12/04 17:42:02   1066s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.001, MEM:4124.1M
[12/04 17:42:02   1066s] cost 0.916667, thresh 1.000000
[12/04 17:42:02   1066s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4124.1M)
[12/04 17:42:02   1066s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 17:42:02   1066s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4124.1M
[12/04 17:42:02   1066s] Starting refinePlace ...
[12/04 17:42:02   1066s] One DDP V2 for no tweak run.
[12/04 17:42:02   1066s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 17:42:02   1066s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4124.1MB) @(0:17:46 - 0:17:46).
[12/04 17:42:02   1066s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 17:42:02   1066s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[12/04 17:42:02   1066s] Move report: legalization moves 24 insts, mean move: 5.73 um, max move: 15.12 um spiral
[12/04 17:42:02   1066s] 	Max move on inst (FE_OFC999_C_tetris_22): (10357.72, 10323.04) --> (10357.72, 10307.92)
[12/04 17:42:02   1066s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4127.1MB) @(0:17:46 - 0:17:46).
[12/04 17:42:02   1066s] Move report: Detail placement moves 24 insts, mean move: 5.73 um, max move: 15.12 um 
[12/04 17:42:02   1066s] 	Max move on inst (FE_OFC999_C_tetris_22): (10357.72, 10323.04) --> (10357.72, 10307.92)
[12/04 17:42:02   1066s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4127.1MB
[12/04 17:42:02   1066s] Statistics of distance of Instance movement in refine placement:
[12/04 17:42:02   1066s]   maximum (X+Y) =        15.12 um
[12/04 17:42:02   1066s]   inst (FE_OFC999_C_tetris_22) with max move: (10357.7, 10323) -> (10357.7, 10307.9)
[12/04 17:42:02   1066s]   mean    (X+Y) =         5.73 um
[12/04 17:42:02   1066s] Summary Report:
[12/04 17:42:02   1066s] Instances move: 24 (out of 1649 movable)
[12/04 17:42:02   1066s] Instances flipped: 0
[12/04 17:42:02   1066s] Mean displacement: 5.73 um
[12/04 17:42:02   1066s] Max displacement: 15.12 um (Instance: FE_OFC999_C_tetris_22) (10357.7, 10323) -> (10357.7, 10307.9)
[12/04 17:42:02   1066s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: INV6CK
[12/04 17:42:02   1066s] Total instances moved : 24
[12/04 17:42:02   1066s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.040, REAL:0.032, MEM:4127.1M
[12/04 17:42:02   1066s] Total net bbox length = 1.247e+06 (6.226e+05 6.243e+05) (ext = 1.193e+06)
[12/04 17:42:02   1066s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4127.1MB
[12/04 17:42:02   1066s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4127.1MB) @(0:17:46 - 0:17:46).
[12/04 17:42:02   1066s] *** Finished refinePlace (0:17:46 mem=4127.1M) ***
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.92509.15
[12/04 17:42:02   1066s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.043, MEM:4127.1M
[12/04 17:42:02   1066s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4127.1M
[12/04 17:42:02   1066s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:4124.1M
[12/04 17:42:02   1066s] *** maximum move = 15.12 um ***
[12/04 17:42:02   1066s] *** Finished re-routing un-routed nets (4124.1M) ***
[12/04 17:42:02   1066s] OPERPROF: Starting DPlace-Init at level 1, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Starting CMU at level 3, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4124.1M
[12/04 17:42:02   1066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:4124.1M
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=4124.1M) ***
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.92509.8
[12/04 17:42:02   1066s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -223.823 Density 79.56
[12/04 17:42:02   1066s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

[12/04 17:42:02   1066s] Bottom Preferred Layer:
[12/04 17:42:02   1066s] +---------------+------------+----------+
[12/04 17:42:02   1066s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:42:02   1066s] +---------------+------------+----------+
[12/04 17:42:02   1066s] | metal5 (z=5)  |         65 | default  |
[12/04 17:42:02   1066s] +---------------+------------+----------+
[12/04 17:42:02   1066s] Via Pillar Rule:
[12/04 17:42:02   1066s]     None
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=4124.1M) ***
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.9
[12/04 17:42:02   1066s] Total-nets :: 1751, Stn-nets :: 371, ratio :: 21.1879 %
[12/04 17:42:02   1066s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4105.1M
[12/04 17:42:02   1066s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:4065.1M
[12/04 17:42:02   1066s] TotalInstCnt at PhyDesignMc Destruction: 1,649
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.27
[12/04 17:42:02   1066s] *** TnsOpt #7 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:17:46.4/0:29:32.3 (0.6), mem = 4065.1M
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] =============================================================================================
[12/04 17:42:02   1066s]  Step TAT Report for TnsOpt #7                                                  20.15-s105_1
[12/04 17:42:02   1066s] =============================================================================================
[12/04 17:42:02   1066s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:42:02   1066s] ---------------------------------------------------------------------------------------------
[12/04 17:42:02   1066s] [ RefinePlace            ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:42:02   1066s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 17:42:02   1066s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:02   1066s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:42:02   1066s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  38.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:42:02   1066s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:02   1066s] [ TransformInit          ]      1   0:00:00.3  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:42:02   1066s] [ OptimizationStep       ]      1   0:00:00.0  (   1.0 % )     0:00:01.7 /  0:00:01.8    1.0
[12/04 17:42:02   1066s] [ OptSingleIteration     ]     56   0:00:00.1  (   1.7 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 17:42:02   1066s] [ OptGetWeight           ]     56   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:42:02   1066s] [ OptEval                ]     56   0:00:01.4  (  34.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 17:42:02   1066s] [ OptCommit              ]     56   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 17:42:02   1066s] [ IncrTimingUpdate       ]     49   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.3
[12/04 17:42:02   1066s] [ PostCommitDelayUpdate  ]     56   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[12/04 17:42:02   1066s] [ IncrDelayCalc          ]     56   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:42:02   1066s] [ SetupOptGetWorkingSet  ]    106   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    1.7
[12/04 17:42:02   1066s] [ SetupOptGetActiveNode  ]    106   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:02   1066s] [ SetupOptSlackGraph     ]     56   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 17:42:02   1066s] [ MISC                   ]          0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.1    0.9
[12/04 17:42:02   1066s] ---------------------------------------------------------------------------------------------
[12/04 17:42:02   1066s]  TnsOpt #7 TOTAL                    0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[12/04 17:42:02   1066s] ---------------------------------------------------------------------------------------------
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] End: GigaOpt TNS non-legal recovery
[12/04 17:42:02   1066s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 17:42:02   1066s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:42:02   1066s] Info: 87 io nets excluded
[12/04 17:42:02   1066s] Info: 2 clock nets excluded from IPO operation.
[12/04 17:42:02   1066s] *** TnsOpt #8 [begin] : totSession cpu/real = 0:17:46.4/0:29:32.3 (0.6), mem = 4065.1M
[12/04 17:42:02   1066s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.92509.28
[12/04 17:42:02   1066s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 17:42:02   1066s] ### Creating PhyDesignMc. totSessionCpu=0:17:46 mem=4065.1M
[12/04 17:42:02   1066s] OPERPROF: Starting DPlace-Init at level 1, MEM:4065.1M
[12/04 17:42:02   1066s] z: 2, totalTracks: 1
[12/04 17:42:02   1066s] z: 4, totalTracks: 1
[12/04 17:42:02   1066s] z: 6, totalTracks: 1
[12/04 17:42:02   1066s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 17:42:02   1066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4065.1M
[12/04 17:42:02   1066s] OPERPROF:     Starting CMU at level 3, MEM:4065.1M
[12/04 17:42:02   1066s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:4065.1M
[12/04 17:42:02   1066s] 
[12/04 17:42:02   1066s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 17:42:02   1066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:4065.1M
[12/04 17:42:02   1066s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4065.1M
[12/04 17:42:02   1066s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4065.1M
[12/04 17:42:02   1066s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4065.1MB).
[12/04 17:42:02   1066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:4065.1M
[12/04 17:42:02   1066s] TotalInstCnt at PhyDesignMc Initialization: 1,649
[12/04 17:42:02   1066s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:46 mem=4065.1M
[12/04 17:42:02   1066s] ### Creating RouteCongInterface, started
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] #optDebug: {0, 1.000}
[12/04 17:42:04   1068s] ### Creating RouteCongInterface, finished
[12/04 17:42:04   1068s] {MG  {5 0 21.5 0.401453} }
[12/04 17:42:04   1068s] ### Creating LA Mngr. totSessionCpu=0:17:48 mem=4065.1M
[12/04 17:42:04   1068s] ### Creating LA Mngr, finished. totSessionCpu=0:17:48 mem=4065.1M
[12/04 17:42:04   1068s] *info: 87 io nets excluded
[12/04 17:42:04   1068s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 17:42:04   1068s] *info: 2 clock nets excluded
[12/04 17:42:04   1068s] *info: 3 no-driver nets excluded.
[12/04 17:42:04   1068s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.92509.10
[12/04 17:42:04   1068s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 17:42:04   1068s] ** GigaOpt Optimizer WNS Slack -3.470 TNS Slack -223.823 Density 79.56
[12/04 17:42:04   1068s] Optimizer TNS Opt
[12/04 17:42:04   1068s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

[12/04 17:42:04   1068s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4086.1M
[12/04 17:42:04   1068s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4086.1M
[12/04 17:42:04   1068s] Active Path Group: default 
[12/04 17:42:04   1068s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:42:04   1068s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 17:42:04   1068s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:42:04   1068s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4086.1M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:42:04   1068s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4105.2M|av_func_mode_max|  default| tetris[26]                          |
[12/04 17:42:04   1068s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4105.2M|av_func_mode_max|  default| tetris[46]                          |
[12/04 17:42:04   1068s] |  -3.470|   -3.470|-223.823| -223.823|   79.56%|   0:00:00.0| 4105.2M|av_func_mode_max|  default| tetris[50]                          |
[12/04 17:42:04   1068s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4105.2M) ***
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=4105.2M) ***
[12/04 17:42:04   1068s] OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

[12/04 17:42:04   1068s] OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-3.470|-223.823|
|reg2reg   | 0.002|   0.000|
|HEPG      | 0.002|   0.000|
|All Paths |-3.470|-223.823|
+----------+------+--------+

[12/04 17:42:04   1068s] Bottom Preferred Layer:
[12/04 17:42:04   1068s] +---------------+------------+----------+
[12/04 17:42:04   1068s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 17:42:04   1068s] +---------------+------------+----------+
[12/04 17:42:04   1068s] | metal5 (z=5)  |         65 | default  |
[12/04 17:42:04   1068s] +---------------+------------+----------+
[12/04 17:42:04   1068s] Via Pillar Rule:
[12/04 17:42:04   1068s]     None
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4105.2M) ***
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.92509.10
[12/04 17:42:04   1068s] Total-nets :: 1751, Stn-nets :: 371, ratio :: 21.1879 %
[12/04 17:42:04   1068s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4086.1M
[12/04 17:42:04   1068s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:4065.1M
[12/04 17:42:04   1068s] TotalInstCnt at PhyDesignMc Destruction: 1,649
[12/04 17:42:04   1068s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.92509.28
[12/04 17:42:04   1068s] *** TnsOpt #8 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:17:48.5/0:29:34.5 (0.6), mem = 4065.1M
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] =============================================================================================
[12/04 17:42:04   1068s]  Step TAT Report for TnsOpt #8                                                  20.15-s105_1
[12/04 17:42:04   1068s] =============================================================================================
[12/04 17:42:04   1068s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:42:04   1068s] ---------------------------------------------------------------------------------------------
[12/04 17:42:04   1068s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:42:04   1068s] [ RouteCongInterfaceInit ]      1   0:00:01.6  (  73.8 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:42:04   1068s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ TransformInit          ]      1   0:00:00.3  (  15.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 17:42:04   1068s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:42:04   1068s] [ OptSingleIteration     ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 17:42:04   1068s] [ OptGetWeight           ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ OptEval                ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ OptCommit              ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ IncrTimingUpdate       ]     30   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ SetupOptGetWorkingSet  ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ SetupOptSlackGraph     ]     27   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:04   1068s] [ MISC                   ]          0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 17:42:04   1068s] ---------------------------------------------------------------------------------------------
[12/04 17:42:04   1068s]  TnsOpt #8 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 17:42:04   1068s] ---------------------------------------------------------------------------------------------
[12/04 17:42:04   1068s] 
[12/04 17:42:04   1068s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 17:42:05   1068s] 
[12/04 17:42:05   1068s] Active setup views:
[12/04 17:42:05   1068s]  av_func_mode_max
[12/04 17:42:05   1068s]   Dominating endpoints: 0
[12/04 17:42:05   1068s]   Dominating TNS: -0.000
[12/04 17:42:05   1068s] 
[12/04 17:42:05   1068s] Extraction called for design 'CHIP' of instances=1773 and nets=1756 using extraction engine 'preRoute' .
[12/04 17:42:05   1068s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 17:42:05   1068s] Type 'man IMPEXT-3530' for more detail.
[12/04 17:42:05   1068s] PreRoute RC Extraction called for design CHIP.
[12/04 17:42:05   1068s] RC Extraction called in multi-corner(1) mode.
[12/04 17:42:05   1068s] RCMode: PreRoute
[12/04 17:42:05   1068s]       RC Corner Indexes            0   
[12/04 17:42:05   1068s] Capacitance Scaling Factor   : 1.00000 
[12/04 17:42:05   1068s] Resistance Scaling Factor    : 1.00000 
[12/04 17:42:05   1068s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 17:42:05   1068s] Clock Res. Scaling Factor    : 1.00000 
[12/04 17:42:05   1068s] Shrink Factor                : 1.00000
[12/04 17:42:05   1068s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 17:42:05   1068s] Using capacitance table file ...
[12/04 17:42:05   1068s] RC Grid backup saved.
[12/04 17:42:05   1068s] 
[12/04 17:42:05   1068s] Trim Metal Layers:
[12/04 17:42:05   1068s] LayerId::1 widthSet size::4
[12/04 17:42:05   1068s] LayerId::2 widthSet size::4
[12/04 17:42:05   1068s] LayerId::3 widthSet size::4
[12/04 17:42:05   1068s] LayerId::4 widthSet size::4
[12/04 17:42:05   1068s] LayerId::5 widthSet size::4
[12/04 17:42:05   1068s] LayerId::6 widthSet size::2
[12/04 17:42:05   1068s] Skipped RC grid update for preRoute extraction.
[12/04 17:42:05   1068s] eee: pegSigSF::1.070000
[12/04 17:42:05   1068s] Initializing multi-corner capacitance tables ... 
[12/04 17:42:05   1068s] Initializing multi-corner resistance tables ...
[12/04 17:42:05   1069s] eee: l::1 avDens::0.054866 usedTrk::22496.752181 availTrk::410028.356874 sigTrk::22496.752181
[12/04 17:42:05   1069s] eee: l::2 avDens::0.076161 usedTrk::695647.550228 availTrk::9133915.231360 sigTrk::695647.550228
[12/04 17:42:05   1069s] eee: l::3 avDens::0.068991 usedTrk::684484.567242 availTrk::9921389.581652 sigTrk::684484.567242
[12/04 17:42:05   1069s] eee: l::4 avDens::0.019604 usedTrk::9793.223015 availTrk::499557.313794 sigTrk::9793.223015
[12/04 17:42:05   1069s] eee: l::5 avDens::0.015028 usedTrk::9067.761309 availTrk::603389.808725 sigTrk::9067.761309
[12/04 17:42:05   1069s] eee: l::6 avDens::0.049012 usedTrk::2434.922222 availTrk::49680.055125 sigTrk::2434.922222
[12/04 17:42:06   1070s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 17:42:06   1070s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.283526 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.908200 ; wcR: 0.528000 ; newSi: 0.091900 ; pMod: 78 ; 
[12/04 17:42:06   1070s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 4036.633M)
[12/04 17:42:06   1070s] Skewing Data Summary (End_of_FINAL)
[12/04 17:42:06   1070s] --------------------------------------------------
[12/04 17:42:06   1070s]  Total skewed count:0
[12/04 17:42:06   1070s] --------------------------------------------------
[12/04 17:42:06   1070s] Starting delay calculation for Setup views
[12/04 17:42:06   1070s] #################################################################################
[12/04 17:42:06   1070s] # Design Stage: PreRoute
[12/04 17:42:06   1070s] # Design Name: CHIP
[12/04 17:42:06   1070s] # Design Mode: 90nm
[12/04 17:42:06   1070s] # Analysis Mode: MMMC Non-OCV 
[12/04 17:42:06   1070s] # Parasitics Mode: No SPEF/RCDB 
[12/04 17:42:06   1070s] # Signoff Settings: SI Off 
[12/04 17:42:06   1070s] #################################################################################
[12/04 17:42:06   1070s] Calculate delays in Single mode...
[12/04 17:42:06   1070s] Topological Sorting (REAL = 0:00:00.0, MEM = 4044.2M, InitMEM = 4044.2M)
[12/04 17:42:06   1070s] Start delay calculation (fullDC) (1 T). (MEM=4044.17)
[12/04 17:42:06   1070s] End AAE Lib Interpolated Model. (MEM=4044.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:42:07   1070s] Total number of fetched objects 1767
[12/04 17:42:07   1070s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 17:42:07   1070s] End delay calculation. (MEM=4059.86 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 17:42:07   1070s] End delay calculation (fullDC). (MEM=4059.86 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 17:42:07   1070s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 4059.9M) ***
[12/04 17:42:07   1070s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:17:51 mem=4059.9M)
[12/04 17:42:07   1070s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Import and model ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Create place DB ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Import place data ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read instances and placement ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read nets ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Create route DB ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       == Non-default Options ==
[12/04 17:42:07   1070s] (I)       Build term to term wires                           : false
[12/04 17:42:07   1070s] (I)       Maximum routing layer                              : 6
[12/04 17:42:07   1070s] (I)       Number of threads                                  : 1
[12/04 17:42:07   1070s] (I)       Method to set GCell size                           : row
[12/04 17:42:07   1070s] (I)       Counted 1233742 PG shapes. We will not process PG shapes layer by layer.
[12/04 17:42:07   1070s] (I)       Started Import route data (1T) ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       ============== Pin Summary ==============
[12/04 17:42:07   1070s] (I)       +-------+--------+---------+------------+
[12/04 17:42:07   1070s] (I)       | Layer | # pins | % total |      Group |
[12/04 17:42:07   1070s] (I)       +-------+--------+---------+------------+
[12/04 17:42:07   1070s] (I)       |     1 |   6015 |  100.00 |        Pin |
[12/04 17:42:07   1070s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 17:42:07   1070s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 17:42:07   1070s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 17:42:07   1070s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 17:42:07   1070s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 17:42:07   1070s] (I)       +-------+--------+---------+------------+
[12/04 17:42:07   1070s] (I)       Use row-based GCell size
[12/04 17:42:07   1070s] (I)       Use row-based GCell align
[12/04 17:42:07   1070s] (I)       GCell unit size   : 5040
[12/04 17:42:07   1070s] (I)       GCell multiplier  : 1
[12/04 17:42:07   1070s] (I)       GCell row height  : 5040
[12/04 17:42:07   1070s] (I)       Actual row height : 5040
[12/04 17:42:07   1070s] (I)       GCell align ref   : 10140720 10141600
[12/04 17:42:07   1070s] [NR-eGR] Track table information for default rule: 
[12/04 17:42:07   1070s] [NR-eGR] metal1 has no routable track
[12/04 17:42:07   1070s] [NR-eGR] metal2 has single uniform track structure
[12/04 17:42:07   1070s] [NR-eGR] metal3 has single uniform track structure
[12/04 17:42:07   1070s] [NR-eGR] metal4 has single uniform track structure
[12/04 17:42:07   1070s] [NR-eGR] metal5 has single uniform track structure
[12/04 17:42:07   1070s] [NR-eGR] metal6 has single uniform track structure
[12/04 17:42:07   1070s] (I)       =================== Default via ====================
[12/04 17:42:07   1070s] (I)       +---+------------------+---------------------------+
[12/04 17:42:07   1070s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 17:42:07   1070s] (I)       +---+------------------+---------------------------+
[12/04 17:42:07   1070s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 17:42:07   1070s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 17:42:07   1070s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 17:42:07   1070s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 17:42:07   1070s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 17:42:07   1070s] (I)       +---+------------------+---------------------------+
[12/04 17:42:07   1070s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read routing blockages ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read instance blockages ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read PG blockages ( Curr Mem: 4059.86 MB )
[12/04 17:42:07   1070s] [NR-eGR] Read 2416210 PG shapes
[12/04 17:42:07   1070s] (I)       Finished Read PG blockages ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read boundary cut boxes ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] [NR-eGR] #Routing Blockages  : 0
[12/04 17:42:07   1070s] [NR-eGR] #Instance Blockages : 6120
[12/04 17:42:07   1070s] [NR-eGR] #PG Blockages       : 2416210
[12/04 17:42:07   1070s] [NR-eGR] #Halo Blockages     : 0
[12/04 17:42:07   1070s] [NR-eGR] #Boundary Blockages : 0
[12/04 17:42:07   1070s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read blackboxes ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 17:42:07   1070s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read prerouted ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 17:42:07   1070s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read unlegalized nets ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Started Read nets ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] [NR-eGR] Read numTotalNets=1751  numIgnoredNets=0
[12/04 17:42:07   1070s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Started Set up via pillars ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1070s] (I)       early_global_route_priority property id does not exist.
[12/04 17:42:07   1070s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4189.86 MB )
[12/04 17:42:07   1071s] (I)       Finished Initialize 3D grid graph ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 4189.86 MB )
[12/04 17:42:07   1071s] (I)       Model blockages into capacity
[12/04 17:42:07   1071s] (I)       Read Num Blocks=2422330  Num Prerouted Wires=0  Num CS=0
[12/04 17:42:07   1071s] (I)       Started Initialize 3D capacity ( Curr Mem: 4189.86 MB )
[12/04 17:42:08   1072s] (I)       Layer 1 (V) : #blockages 1228633 : #preroutes 0
[12/04 17:42:09   1073s] (I)       Layer 2 (H) : #blockages 1185860 : #preroutes 0
[12/04 17:42:11   1074s] (I)       Layer 3 (V) : #blockages 5869 : #preroutes 0
[12/04 17:42:12   1075s] (I)       Layer 4 (H) : #blockages 1356 : #preroutes 0
[12/04 17:42:12   1076s] (I)       Layer 5 (V) : #blockages 612 : #preroutes 0
[12/04 17:42:12   1076s] (I)       Finished Initialize 3D capacity ( CPU: 5.14 sec, Real: 5.14 sec, Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       -- layer congestion ratio --
[12/04 17:42:12   1076s] (I)       Layer 1 : 0.100000
[12/04 17:42:12   1076s] (I)       Layer 2 : 0.700000
[12/04 17:42:12   1076s] (I)       Layer 3 : 0.700000
[12/04 17:42:12   1076s] (I)       Layer 4 : 0.700000
[12/04 17:42:12   1076s] (I)       Layer 5 : 0.700000
[12/04 17:42:12   1076s] (I)       Layer 6 : 0.700000
[12/04 17:42:12   1076s] (I)       ----------------------------
[12/04 17:42:12   1076s] (I)       Number of ignored nets                =      0
[12/04 17:42:12   1076s] (I)       Number of connected nets              =      0
[12/04 17:42:12   1076s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 17:42:12   1076s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 17:42:12   1076s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 17:42:12   1076s] (I)       Finished Import route data (1T) ( CPU: 5.61 sec, Real: 5.62 sec, Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       Finished Create route DB ( CPU: 5.62 sec, Real: 5.62 sec, Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       Started Read aux data ( Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       Started Others data preparation ( Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 17:42:12   1076s] (I)       Finished Others data preparation ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       Started Create route kernel ( Curr Mem: 4529.86 MB )
[12/04 17:42:12   1076s] (I)       Ndr track 0 does not exist
[12/04 17:42:13   1076s] (I)       ---------------------Grid Graph Info--------------------
[12/04 17:42:13   1076s] (I)       Routing area        : (0, 0) - (20511460, 20503960)
[12/04 17:42:13   1076s] (I)       Core area           : (10140720, 10141600) - (10370740, 10363360)
[12/04 17:42:13   1076s] (I)       Site width          :   620  (dbu)
[12/04 17:42:13   1076s] (I)       Row height          :  5040  (dbu)
[12/04 17:42:13   1076s] (I)       GCell row height    :  5040  (dbu)
[12/04 17:42:13   1076s] (I)       GCell width         :  5040  (dbu)
[12/04 17:42:13   1076s] (I)       GCell height        :  5040  (dbu)
[12/04 17:42:13   1076s] (I)       Grid                :  4070  4069     6
[12/04 17:42:13   1076s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 17:42:13   1076s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 17:42:13   1076s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 17:42:13   1076s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 17:42:13   1076s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 17:42:13   1076s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 17:42:13   1076s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 17:42:13   1076s] (I)       First track coord   :     0   310   280   310   280  2790
[12/04 17:42:13   1076s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 17:42:13   1076s] (I)       Total num of tracks :     0 33083 36614 33083 36614  8270
[12/04 17:42:13   1076s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 17:42:13   1076s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 17:42:13   1076s] (I)       --------------------------------------------------------
[12/04 17:42:13   1076s] 
[12/04 17:42:13   1076s] [NR-eGR] ============ Routing rule table ============
[12/04 17:42:13   1076s] [NR-eGR] Rule id: 0  Nets: 1664 
[12/04 17:42:13   1076s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 17:42:13   1076s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 17:42:13   1076s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:42:13   1076s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 17:42:13   1076s] [NR-eGR] ========================================
[12/04 17:42:13   1076s] [NR-eGR] 
[12/04 17:42:13   1076s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 17:42:13   1076s] (I)       blocked tracks on layer2 : = 88389578 / 134614727 (65.66%)
[12/04 17:42:13   1076s] (I)       blocked tracks on layer3 : = 96144252 / 149018980 (64.52%)
[12/04 17:42:13   1076s] (I)       blocked tracks on layer4 : = 1241153 / 134614727 (0.92%)
[12/04 17:42:13   1076s] (I)       blocked tracks on layer5 : = 655927 / 149018980 (0.44%)
[12/04 17:42:13   1076s] (I)       blocked tracks on layer6 : = 104403 / 33650630 (0.31%)
[12/04 17:42:13   1076s] (I)       Finished Create route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Finished Import and model ( CPU: 5.92 sec, Real: 5.92 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Reset routing kernel
[12/04 17:42:13   1076s] (I)       Started Global Routing ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Started Initialization ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       totalPins=5841  totalGlobalPin=5535 (94.76%)
[12/04 17:42:13   1076s] (I)       Finished Initialization ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Started Net group 1 ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Started Generate topology ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       total 2D Cap : 181925381 = (148376529 H, 33548852 V)
[12/04 17:42:13   1076s] [NR-eGR] Layer group 1: route 65 net(s) in layer range [5, 6]
[12/04 17:42:13   1076s] (I)       
[12/04 17:42:13   1076s] (I)       ============  Phase 1a Route ============
[12/04 17:42:13   1076s] (I)       Started Phase 1a ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1076s] (I)       Started Pattern routing (1T) ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1077s] (I)       Finished Pattern routing (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1077s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1077s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:42:13   1077s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1077s] (I)       Usage: 179211 = (91308 H, 87903 V) = (0.06% H, 0.26% V) = (4.602e+05um H, 4.430e+05um V)
[12/04 17:42:13   1077s] (I)       Finished Phase 1a ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 5445.90 MB )
[12/04 17:42:13   1077s] (I)       
[12/04 17:42:13   1077s] (I)       ============  Phase 1b Route ============
[12/04 17:42:13   1077s] (I)       Started Phase 1b ( Curr Mem: 5445.90 MB )
[12/04 17:42:13   1077s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5445.90 MB )
[12/04 17:42:14   1077s] (I)       Finished Monotonic routing (1T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:14   1077s] (I)       Usage: 179211 = (91308 H, 87903 V) = (0.06% H, 0.26% V) = (4.602e+05um H, 4.430e+05um V)
[12/04 17:42:14   1077s] (I)       Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.032234e+05um
[12/04 17:42:14   1077s] (I)       Finished Phase 1b ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:14   1077s] (I)       
[12/04 17:42:14   1077s] (I)       ============  Phase 1c Route ============
[12/04 17:42:14   1077s] (I)       Started Phase 1c ( Curr Mem: 5698.60 MB )
[12/04 17:42:14   1077s] (I)       Started Two level routing ( Curr Mem: 5698.60 MB )
[12/04 17:42:14   1077s] (I)       Level2 Grid: 814 x 814
[12/04 17:42:14   1077s] (I)       Started Two Level Routing ( Curr Mem: 5698.60 MB )
[12/04 17:42:14   1078s] (I)       Finished Two Level Routing ( CPU: 0.49 sec, Real: 0.49 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:14   1078s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Finished Two level routing ( CPU: 1.09 sec, Real: 1.09 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Usage: 179213 = (91310 H, 87903 V) = (0.06% H, 0.26% V) = (4.602e+05um H, 4.430e+05um V)
[12/04 17:42:15   1078s] (I)       Finished Phase 1c ( CPU: 1.09 sec, Real: 1.09 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       
[12/04 17:42:15   1078s] (I)       ============  Phase 1d Route ============
[12/04 17:42:15   1078s] (I)       Started Phase 1d ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Started Detoured routing ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Finished Detoured routing ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Usage: 179211 = (91308 H, 87903 V) = (0.06% H, 0.26% V) = (4.602e+05um H, 4.430e+05um V)
[12/04 17:42:15   1078s] (I)       Finished Phase 1d ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       
[12/04 17:42:15   1078s] (I)       ============  Phase 1e Route ============
[12/04 17:42:15   1078s] (I)       Started Phase 1e ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Started Route legalization ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Usage: 179211 = (91308 H, 87903 V) = (0.06% H, 0.26% V) = (4.602e+05um H, 4.430e+05um V)
[12/04 17:42:15   1078s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.032234e+05um
[12/04 17:42:15   1078s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       
[12/04 17:42:15   1078s] (I)       ============  Phase 1l Route ============
[12/04 17:42:15   1078s] (I)       Started Phase 1l ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Started Layer assignment (1T) ( Curr Mem: 5698.60 MB )
[12/04 17:42:15   1078s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5698.60 MB )
[12/04 17:42:15   1079s] (I)       Finished Layer assignment (1T) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5706.61 MB )
[12/04 17:42:15   1079s] (I)       Finished Phase 1l ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 5706.61 MB )
[12/04 17:42:15   1079s] (I)       Finished Net group 1 ( CPU: 2.32 sec, Real: 2.31 sec, Curr Mem: 5706.61 MB )
[12/04 17:42:15   1079s] (I)       Started Net group 2 ( Curr Mem: 5706.61 MB )
[12/04 17:42:15   1079s] (I)       Started Generate topology ( Curr Mem: 5706.61 MB )
[12/04 17:42:15   1079s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5706.61 MB )
[12/04 17:42:15   1079s] (I)       total 2D Cap : 414465137 = (201281684 H, 213183453 V)
[12/04 17:42:17   1080s] [NR-eGR] Layer group 2: route 1599 net(s) in layer range [2, 6]
[12/04 17:42:17   1080s] (I)       
[12/04 17:42:17   1080s] (I)       ============  Phase 1a Route ============
[12/04 17:42:17   1080s] (I)       Started Phase 1a ( Curr Mem: 5706.61 MB )
[12/04 17:42:17   1080s] (I)       Started Pattern routing (1T) ( Curr Mem: 5706.61 MB )
[12/04 17:42:17   1080s] (I)       Finished Pattern routing (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5706.61 MB )
[12/04 17:42:17   1080s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5706.61 MB )
[12/04 17:42:17   1081s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 17:42:17   1081s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 5706.61 MB )
[12/04 17:42:17   1081s] (I)       Usage: 249034 = (124251 H, 124783 V) = (0.06% H, 0.06% V) = (6.262e+05um H, 6.289e+05um V)
[12/04 17:42:17   1081s] (I)       Started Add via demand to 2D ( Curr Mem: 5706.61 MB )
[12/04 17:42:17   1081s] (I)       Finished Add via demand to 2D ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       Finished Phase 1a ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       
[12/04 17:42:17   1081s] (I)       ============  Phase 1b Route ============
[12/04 17:42:17   1081s] (I)       Started Phase 1b ( Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       Started Monotonic routing (1T) ( Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       Finished Monotonic routing (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       Usage: 249034 = (124251 H, 124783 V) = (0.06% H, 0.06% V) = (6.262e+05um H, 6.289e+05um V)
[12/04 17:42:17   1081s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.255131e+06um
[12/04 17:42:17   1081s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 17:42:17   1081s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 17:42:17   1081s] (I)       Finished Phase 1b ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       
[12/04 17:42:17   1081s] (I)       ============  Phase 1c Route ============
[12/04 17:42:17   1081s] (I)       Started Phase 1c ( Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       Started Two level routing ( Curr Mem: 5959.31 MB )
[12/04 17:42:17   1081s] (I)       Level2 Grid: 814 x 814
[12/04 17:42:18   1081s] (I)       Started Two Level Routing ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Finished Two Level Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Finished Two level routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Usage: 249034 = (124251 H, 124783 V) = (0.06% H, 0.06% V) = (6.262e+05um H, 6.289e+05um V)
[12/04 17:42:18   1081s] (I)       Finished Phase 1c ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       
[12/04 17:42:18   1081s] (I)       ============  Phase 1d Route ============
[12/04 17:42:18   1081s] (I)       Started Phase 1d ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Started Detoured routing ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Finished Detoured routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Usage: 249034 = (124251 H, 124783 V) = (0.06% H, 0.06% V) = (6.262e+05um H, 6.289e+05um V)
[12/04 17:42:18   1081s] (I)       Finished Phase 1d ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       
[12/04 17:42:18   1081s] (I)       ============  Phase 1e Route ============
[12/04 17:42:18   1081s] (I)       Started Phase 1e ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Started Route legalization ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       Usage: 249034 = (124251 H, 124783 V) = (0.06% H, 0.06% V) = (6.262e+05um H, 6.289e+05um V)
[12/04 17:42:18   1081s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.255131e+06um
[12/04 17:42:18   1081s] (I)       Finished Phase 1e ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1081s] (I)       
[12/04 17:42:18   1081s] (I)       ============  Phase 1l Route ============
[12/04 17:42:18   1081s] (I)       Started Phase 1l ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1082s] (I)       Started Layer assignment (1T) ( Curr Mem: 5959.31 MB )
[12/04 17:42:18   1082s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 5959.31 MB )
[12/04 17:42:18   1082s] (I)       Finished Layer assignment (1T) ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 4314.31 MB )
[12/04 17:42:18   1082s] (I)       Finished Phase 1l ( CPU: 0.42 sec, Real: 0.43 sec, Curr Mem: 4314.31 MB )
[12/04 17:42:18   1082s] (I)       Finished Net group 2 ( CPU: 3.29 sec, Real: 3.31 sec, Curr Mem: 4314.31 MB )
[12/04 17:42:18   1082s] (I)       Started Clean cong LA ( Curr Mem: 4314.31 MB )
[12/04 17:42:18   1082s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4314.31 MB )
[12/04 17:42:18   1082s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 17:42:18   1082s] (I)       Layer  2:   46215067     22916         3    87595964    46994472    (65.08%) 
[12/04 17:42:18   1082s] (I)       Layer  3:   52876077     26744         2    95626530    53384319    (64.17%) 
[12/04 17:42:19   1082s] (I)       Layer  4:  133358113     16428         0      950503   133639932    ( 0.71%) 
[12/04 17:42:19   1082s] (I)       Layer  5:  148345742     98112         0      563805   148447044    ( 0.38%) 
[12/04 17:42:19   1082s] (I)       Layer  6:   33542322     88209         0       95475    33552133    ( 0.28%) 
[12/04 17:42:19   1082s] (I)       Total:     414337321    252409         5   184832277   416017900    (30.76%) 
[12/04 17:42:19   1083s] (I)       
[12/04 17:42:19   1083s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 17:42:19   1083s] [NR-eGR]                        OverCon            
[12/04 17:42:19   1083s] [NR-eGR]                         #Gcell     %Gcell
[12/04 17:42:19   1083s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 17:42:19   1083s] [NR-eGR] ----------------------------------------------
[12/04 17:42:19   1083s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 17:42:19   1083s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 17:42:19   1083s] [NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[12/04 17:42:19   1083s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 17:42:19   1083s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 17:42:20   1083s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 17:42:20   1083s] [NR-eGR] ----------------------------------------------
[12/04 17:42:20   1083s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[12/04 17:42:20   1083s] [NR-eGR] 
[12/04 17:42:20   1083s] (I)       Finished Global Routing ( CPU: 6.89 sec, Real: 6.90 sec, Curr Mem: 4314.31 MB )
[12/04 17:42:20   1083s] (I)       Started Export 3D cong map ( Curr Mem: 4314.31 MB )
[12/04 17:42:20   1083s] (I)       total 2D Cap : 414475420 = (201288060 H, 213187360 V)
[12/04 17:42:21   1084s] (I)       Started Export 2D cong map ( Curr Mem: 4630.20 MB )
[12/04 17:42:21   1085s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 17:42:21   1085s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 17:42:21   1085s] (I)       Finished Export 2D cong map ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4882.90 MB )
[12/04 17:42:21   1085s] (I)       Finished Export 3D cong map ( CPU: 1.63 sec, Real: 1.64 sec, Curr Mem: 4882.90 MB )
[12/04 17:42:21   1085s] [NR-eGR] Finished Early Global Route kernel ( CPU: 14.45 sec, Real: 14.46 sec, Curr Mem: 4882.90 MB )
[12/04 17:42:21   1085s] OPERPROF: Starting HotSpotCal at level 1, MEM:4882.9M
[12/04 17:42:21   1085s] [hotspot] +------------+---------------+---------------+
[12/04 17:42:21   1085s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 17:42:21   1085s] [hotspot] +------------+---------------+---------------+
[12/04 17:42:21   1085s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 17:42:21   1085s] [hotspot] +------------+---------------+---------------+
[12/04 17:42:21   1085s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 17:42:21   1085s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 17:42:21   1085s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.270, REAL:0.278, MEM:4882.9M
[12/04 17:42:21   1085s] Reported timing to dir ./timingReports
[12/04 17:42:22   1085s] **optDesign ... cpu = 0:03:57, real = 0:03:57, mem = 2695.2M, totSessionCpu=0:18:05 **
[12/04 17:42:22   1085s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4085.9M
[12/04 17:42:22   1085s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:4085.9M
[12/04 17:42:23   1085s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.470  |  0.003  | -3.470  |
|           TNS (ns):|-223.816 |  0.000  |-223.816 |
|    Violating Paths:|   107   |    0    |   107   |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.384   |      8 (8)       |
|   max_tran     |     35 (42)      |   -3.693   |     35 (42)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 17:42:23   1085s] Density: 79.558%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:58, real = 0:03:59, mem = 2695.9M, totSessionCpu=0:18:06 **
[12/04 17:42:23   1085s] 
[12/04 17:42:23   1085s] TimeStamp Deleting Cell Server Begin ...
[12/04 17:42:23   1085s] Deleting Lib Analyzer.
[12/04 17:42:23   1085s] 
[12/04 17:42:23   1085s] TimeStamp Deleting Cell Server End ...
[12/04 17:42:23   1085s] *** Finished optDesign ***
[12/04 17:42:23   1085s] 
[12/04 17:42:23   1085s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:25 real=  0:04:26)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.4 real=0:00:04.4)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:09.5 real=0:00:09.5)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.9 real=0:00:07.9)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:18 real=  0:01:18)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:30.0 real=0:00:29.9)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.5 real=0:00:10.5)
[12/04 17:42:23   1085s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:12.7 real=0:00:12.7)
[12/04 17:42:23   1085s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 17:42:23   1085s] Info: pop threads available for lower-level modules during optimization.
[12/04 17:42:23   1085s] clean pInstBBox. size 0
[12/04 17:42:23   1085s] All LLGs are deleted
[12/04 17:42:23   1085s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4101.2M
[12/04 17:42:23   1085s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4101.2M
[12/04 17:42:23   1085s] #optDebug: fT-D <X 1 0 0 0>
[12/04 17:42:23   1085s] VSMManager cleared!
[12/04 17:42:23   1085s] **place_opt_design ... cpu = 0:03:58, real = 0:03:59, mem = 3895.2M **
[12/04 17:42:23   1085s] *** Finished GigaPlace ***
[12/04 17:42:23   1085s] 
[12/04 17:42:23   1085s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:42:23   1085s] Severity  ID               Count  Summary                                  
[12/04 17:42:23   1085s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[12/04 17:42:23   1085s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 17:42:23   1085s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[12/04 17:42:23   1085s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[12/04 17:42:23   1085s] WARNING   IMPPSP-2001          3  There are %d pins inside GCell located a...
[12/04 17:42:23   1085s] *** Message Summary: 10 warning(s), 0 error(s)
[12/04 17:42:23   1085s] 
[12/04 17:42:23   1085s] *** place_opt_design #2 [finish] : cpu/real = 0:03:57.9/0:03:58.8 (1.0), totSession cpu/real = 0:18:05.8/0:29:53.0 (0.6), mem = 3895.2M
[12/04 17:42:23   1085s] 
[12/04 17:42:23   1085s] =============================================================================================
[12/04 17:42:23   1085s]  Final TAT Report for place_opt_design #2                                       20.15-s105_1
[12/04 17:42:23   1085s] =============================================================================================
[12/04 17:42:23   1085s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 17:42:23   1085s] ---------------------------------------------------------------------------------------------
[12/04 17:42:23   1085s] [ InitOpt                ]      1   0:00:06.2  (   2.6 % )     0:00:30.1 /  0:00:30.2    1.0
[12/04 17:42:23   1085s] [ WnsOpt                 ]      1   0:00:10.3  (   4.3 % )     0:00:10.5 /  0:00:10.5    1.0
[12/04 17:42:23   1085s] [ TnsOpt                 ]      4   0:00:35.4  (  14.8 % )     0:00:36.3 /  0:00:36.3    1.0
[12/04 17:42:23   1085s] [ GlobalOpt              ]      1   0:00:09.5  (   4.0 % )     0:00:09.5 /  0:00:09.5    1.0
[12/04 17:42:23   1085s] [ DrvOpt                 ]      5   0:00:41.8  (  17.5 % )     0:00:42.1 /  0:00:42.2    1.0
[12/04 17:42:23   1085s] [ SimplifyNetlist        ]      1   0:00:04.4  (   1.9 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 17:42:23   1085s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[12/04 17:42:23   1085s] [ AreaOpt                ]      2   0:00:07.4  (   3.1 % )     0:00:07.6 /  0:00:07.6    1.0
[12/04 17:42:23   1085s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 17:42:23   1085s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:23   1085s] [ IncrReplace            ]      2   0:01:14.4  (  31.2 % )     0:01:18.6 /  0:01:18.6    1.0
[12/04 17:42:23   1085s] [ RefinePlace            ]      6   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 17:42:23   1085s] [ EarlyGlobalRoute       ]      2   0:00:36.1  (  15.1 % )     0:00:36.1 /  0:00:36.2    1.0
[12/04 17:42:23   1085s] [ ExtractRC              ]      4   0:00:06.8  (   2.9 % )     0:00:06.8 /  0:00:06.8    1.0
[12/04 17:42:23   1085s] [ TimingUpdate           ]      5   0:00:00.1  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 17:42:23   1085s] [ FullDelayCalc          ]      4   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.5    1.0
[12/04 17:42:23   1085s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.1 % )     0:00:02.0 /  0:00:00.9    0.4
[12/04 17:42:23   1085s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 17:42:23   1085s] [ DrvReport              ]      3   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:00.1    0.1
[12/04 17:42:23   1085s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 17:42:23   1085s] [ SlackTraversorInit     ]     15   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:42:23   1085s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:23   1085s] [ PlacerInterfaceInit    ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 17:42:23   1085s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 17:42:23   1085s] [ ReportFanoutViolation  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 17:42:23   1085s] [ MISC                   ]          0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/04 17:42:23   1085s] ---------------------------------------------------------------------------------------------
[12/04 17:42:23   1085s]  place_opt_design #2 TOTAL          0:03:58.8  ( 100.0 % )     0:03:58.8 /  0:03:57.9    1.0
[12/04 17:42:23   1085s] ---------------------------------------------------------------------------------------------
[12/04 17:42:23   1085s] 
[12/04 17:43:04   1088s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 17:43:04 2024
  Total CPU time:     0:18:14
  Total real time:    0:30:37
  Peak memory (main): 4901.24MB

[12/04 17:43:04   1088s] 
[12/04 17:43:04   1088s] *** Memory Usage v#1 (Current mem = 3906.090M, initial mem = 284.375M) ***
[12/04 17:43:04   1088s] 
[12/04 17:43:04   1088s] *** Summary of all messages that are not suppressed in this session:
[12/04 17:43:04   1088s] Severity  ID               Count  Summary                                  
[12/04 17:43:04   1088s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/04 17:43:04   1088s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 17:43:04   1088s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 17:43:04   1088s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/04 17:43:04   1088s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[12/04 17:43:04   1088s] WARNING   IMPFP-3961          32  The techSite '%s' has no related standar...
[12/04 17:43:04   1088s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 17:43:04   1088s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/04 17:43:04   1088s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[12/04 17:43:04   1088s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/04 17:43:04   1088s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 17:43:04   1088s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 17:43:04   1088s] WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
[12/04 17:43:04   1088s] WARNING   IMPPP-354         1007  The power planner did not generate the %...
[12/04 17:43:04   1088s] WARNING   IMPPP-385            4  The set width(%s) specified by -width an...
[12/04 17:43:04   1088s] WARNING   IMPPP-136            4  The currently specified %s spacing %f %s...
[12/04 17:43:04   1088s] WARNING   IMPSR-1478           2  Large amount of pre-routed wires. Long r...
[12/04 17:43:04   1088s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/04 17:43:04   1088s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 17:43:04   1088s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[12/04 17:43:04   1088s] WARNING   IMPOPT-7098          2  WARNING: %s is an undriven net with %d f...
[12/04 17:43:04   1088s] WARNING   IMPOPT-6118          2  The following cells have a dont_touch pr...
[12/04 17:43:04   1088s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[12/04 17:43:04   1088s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[12/04 17:43:04   1088s] WARNING   IMPPSP-2001          7  There are %d pins inside GCell located a...
[12/04 17:43:04   1088s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/04 17:43:04   1088s] *** Message Summary: 2271 warning(s), 0 error(s)
[12/04 17:43:04   1088s] 
[12/04 17:43:04   1088s] --- Ending "Innovus" (totcpu=0:18:08, real=0:30:36, mem=3906.1M) ---
