.include "macros.inc"

.section .text

.org 0x800A309C

.global TRKTerminateSerialHandler
TRKTerminateSerialHandler:
/* 800A309C 0009FFFC  38 60 00 00 */	li r3, 0
/* 800A30A0 000A0000  4E 80 00 20 */	blr 

.global TRKInitializeSerialHandler
TRKInitializeSerialHandler:
/* 800A30A4 000A0004  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A30A8 000A0008  38 A0 FF FF */	li r5, -1
/* 800A30AC 000A000C  38 83 AF AC */	addi r4, r3, gTRKFramingState@l
/* 800A30B0 000A0010  38 00 00 00 */	li r0, 0
/* 800A30B4 000A0014  90 A4 00 00 */	stw r5, 0(r4)
/* 800A30B8 000A0018  38 60 00 00 */	li r3, 0
/* 800A30BC 000A001C  98 04 00 08 */	stb r0, 8(r4)
/* 800A30C0 000A0020  90 04 00 0C */	stw r0, 0xc(r4)
/* 800A30C4 000A0024  4E 80 00 20 */	blr 

.global TRKProcessInput
TRKProcessInput:
/* 800A30C8 000A0028  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A30CC 000A002C  7C 08 02 A6 */	mflr r0
/* 800A30D0 000A0030  38 80 00 02 */	li r4, 2
/* 800A30D4 000A0034  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A30D8 000A0038  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A30DC 000A003C  7C 7F 1B 78 */	mr r31, r3
/* 800A30E0 000A0040  38 61 00 08 */	addi r3, r1, 8
/* 800A30E4 000A0044  4B FF F0 2D */	bl TRKConstructEvent
/* 800A30E8 000A0048  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A30EC 000A004C  38 00 FF FF */	li r0, -1
/* 800A30F0 000A0050  38 83 AF AC */	addi r4, r3, gTRKFramingState@l
/* 800A30F4 000A0054  93 E1 00 10 */	stw r31, 0x10(r1)
/* 800A30F8 000A0058  38 61 00 08 */	addi r3, r1, 8
/* 800A30FC 000A005C  90 04 00 00 */	stw r0, 0(r4)
/* 800A3100 000A0060  4B FF F0 29 */	bl TRKPostEvent
/* 800A3104 000A0064  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A3108 000A0068  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A310C 000A006C  7C 08 03 A6 */	mtlr r0
/* 800A3110 000A0070  38 21 00 20 */	addi r1, r1, 0x20
/* 800A3114 000A0074  4E 80 00 20 */	blr 

.global TRKGetInput
TRKGetInput:
/* 800A3118 000A0078  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A311C 000A007C  7C 08 02 A6 */	mflr r0
/* 800A3120 000A0080  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A3124 000A0084  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A3128 000A0088  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800A312C 000A008C  48 00 00 85 */	bl TRKTestForPacket
/* 800A3130 000A0090  7C 7E 1B 78 */	mr r30, r3
/* 800A3134 000A0094  2C 1E FF FF */	cmpwi r30, -1
/* 800A3138 000A0098  41 82 00 60 */	beq lbl_800A3198
/* 800A313C 000A009C  4B FF FD F9 */	bl TRKGetBuffer
/* 800A3140 000A00A0  38 80 00 00 */	li r4, 0
/* 800A3144 000A00A4  7C 7F 1B 78 */	mr r31, r3
/* 800A3148 000A00A8  4B FF FD 19 */	bl TRKSetBufferPosition
/* 800A314C 000A00AC  7F E3 FB 78 */	mr r3, r31
/* 800A3150 000A00B0  38 81 00 08 */	addi r4, r1, 8
/* 800A3154 000A00B4  4B FF F9 0D */	bl TRKReadBuffer1_ui8
/* 800A3158 000A00B8  88 01 00 08 */	lbz r0, 8(r1)
/* 800A315C 000A00BC  28 00 00 80 */	cmplwi r0, 0x80
/* 800A3160 000A00C0  40 80 00 30 */	bge lbl_800A3190
/* 800A3164 000A00C4  38 61 00 0C */	addi r3, r1, 0xc
/* 800A3168 000A00C8  38 80 00 02 */	li r4, 2
/* 800A316C 000A00CC  4B FF EF A5 */	bl TRKConstructEvent
/* 800A3170 000A00D0  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A3174 000A00D4  38 00 FF FF */	li r0, -1
/* 800A3178 000A00D8  38 83 AF AC */	addi r4, r3, gTRKFramingState@l
/* 800A317C 000A00DC  93 C1 00 14 */	stw r30, 0x14(r1)
/* 800A3180 000A00E0  38 61 00 0C */	addi r3, r1, 0xc
/* 800A3184 000A00E4  90 04 00 00 */	stw r0, 0(r4)
/* 800A3188 000A00E8  4B FF EF A1 */	bl TRKPostEvent
/* 800A318C 000A00EC  48 00 00 0C */	b lbl_800A3198
lbl_800A3190:
/* 800A3190 000A00F0  7F C3 F3 78 */	mr r3, r30
/* 800A3194 000A00F4  4B FF FD 3D */	bl TRKReleaseBuffer
lbl_800A3198:
/* 800A3198 000A00F8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A319C 000A00FC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A31A0 000A0100  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800A31A4 000A0104  7C 08 03 A6 */	mtlr r0
/* 800A31A8 000A0108  38 21 00 20 */	addi r1, r1, 0x20
/* 800A31AC 000A010C  4E 80 00 20 */	blr 

.global TRKTestForPacket
TRKTestForPacket:
/* 800A31B0 000A0110  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800A31B4 000A0114  7C 08 02 A6 */	mflr r0
/* 800A31B8 000A0118  90 01 00 24 */	stw r0, 0x24(r1)
/* 800A31BC 000A011C  38 61 00 08 */	addi r3, r1, 8
/* 800A31C0 000A0120  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 800A31C4 000A0124  93 C1 00 18 */	stw r30, 0x18(r1)
/* 800A31C8 000A0128  93 A1 00 14 */	stw r29, 0x14(r1)
/* 800A31CC 000A012C  3B A0 00 00 */	li r29, 0
/* 800A31D0 000A0130  48 00 55 8D */	bl TRKReadUARTPoll
/* 800A31D4 000A0134  3C 80 80 21 */	lis r4, gTRKFramingState@ha
/* 800A31D8 000A0138  3B E4 AF AC */	addi r31, r4, gTRKFramingState@l
/* 800A31DC 000A013C  3B DF 00 04 */	addi r30, r31, 4
/* 800A31E0 000A0140  48 00 02 58 */	b lbl_800A3438
lbl_800A31E4:
/* 800A31E4 000A0144  88 1F 00 08 */	lbz r0, 8(r31)
/* 800A31E8 000A0148  28 00 00 02 */	cmplwi r0, 2
/* 800A31EC 000A014C  41 82 00 0C */	beq lbl_800A31F8
/* 800A31F0 000A0150  38 00 00 00 */	li r0, 0
/* 800A31F4 000A0154  90 1F 00 0C */	stw r0, 0xc(r31)
lbl_800A31F8:
/* 800A31F8 000A0158  88 1F 00 08 */	lbz r0, 8(r31)
/* 800A31FC 000A015C  2C 00 00 02 */	cmpwi r0, 2
/* 800A3200 000A0160  41 82 00 6C */	beq lbl_800A326C
/* 800A3204 000A0164  40 80 00 14 */	bge lbl_800A3218
/* 800A3208 000A0168  2C 00 00 00 */	cmpwi r0, 0
/* 800A320C 000A016C  41 82 00 18 */	beq lbl_800A3224
/* 800A3210 000A0170  40 80 00 48 */	bge lbl_800A3258
/* 800A3214 000A0174  48 00 02 1C */	b lbl_800A3430
lbl_800A3218:
/* 800A3218 000A0178  2C 00 00 04 */	cmpwi r0, 4
/* 800A321C 000A017C  40 80 02 14 */	bge lbl_800A3430
/* 800A3220 000A0180  48 00 01 D4 */	b lbl_800A33F4
lbl_800A3224:
/* 800A3224 000A0184  88 01 00 08 */	lbz r0, 8(r1)
/* 800A3228 000A0188  2C 00 00 7E */	cmpwi r0, 0x7e
/* 800A322C 000A018C  40 82 02 04 */	bne lbl_800A3430
/* 800A3230 000A0190  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A3234 000A0194  7F C4 F3 78 */	mr r4, r30
/* 800A3238 000A0198  38 63 AF AC */	addi r3, r3, gTRKFramingState@l
/* 800A323C 000A019C  4B FF FD 25 */	bl TRKGetFreeBuffer
/* 800A3240 000A01A0  38 80 00 00 */	li r4, 0
/* 800A3244 000A01A4  38 00 00 01 */	li r0, 1
/* 800A3248 000A01A8  98 9F 00 10 */	stb r4, 0x10(r31)
/* 800A324C 000A01AC  7C 7D 1B 78 */	mr r29, r3
/* 800A3250 000A01B0  98 1F 00 08 */	stb r0, 8(r31)
/* 800A3254 000A01B4  48 00 01 DC */	b lbl_800A3430
lbl_800A3258:
/* 800A3258 000A01B8  88 01 00 08 */	lbz r0, 8(r1)
/* 800A325C 000A01BC  2C 00 00 7E */	cmpwi r0, 0x7e
/* 800A3260 000A01C0  41 82 01 D0 */	beq lbl_800A3430
/* 800A3264 000A01C4  38 00 00 02 */	li r0, 2
/* 800A3268 000A01C8  98 1F 00 08 */	stb r0, 8(r31)
lbl_800A326C:
/* 800A326C 000A01CC  88 81 00 08 */	lbz r4, 8(r1)
/* 800A3270 000A01D0  7C 83 07 74 */	extsb r3, r4
/* 800A3274 000A01D4  2C 03 00 7E */	cmpwi r3, 0x7e
/* 800A3278 000A01D8  40 82 00 F4 */	bne lbl_800A336C
/* 800A327C 000A01DC  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 800A3280 000A01E0  2C 00 00 00 */	cmpwi r0, 0
/* 800A3284 000A01E4  41 82 00 48 */	beq lbl_800A32CC
/* 800A3288 000A01E8  80 7E 00 00 */	lwz r3, 0(r30)
/* 800A328C 000A01EC  38 80 00 FF */	li r4, 0xff
/* 800A3290 000A01F0  38 A0 00 04 */	li r5, 4
/* 800A3294 000A01F4  48 00 2A 89 */	bl TRKStandardACK
/* 800A3298 000A01F8  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A329C 000A01FC  38 63 AF AC */	addi r3, r3, gTRKFramingState@l
/* 800A32A0 000A0200  80 63 00 00 */	lwz r3, 0(r3)
/* 800A32A4 000A0204  2C 03 FF FF */	cmpwi r3, -1
/* 800A32A8 000A0208  41 82 00 14 */	beq lbl_800A32BC
/* 800A32AC 000A020C  4B FF FC 25 */	bl TRKReleaseBuffer
/* 800A32B0 000A0210  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A32B4 000A0214  38 00 FF FF */	li r0, -1
/* 800A32B8 000A0218  90 03 AF AC */	stw r0, gTRKFramingState@l(r3)
lbl_800A32BC:
/* 800A32BC 000A021C  38 00 00 00 */	li r0, 0
/* 800A32C0 000A0220  90 1E 00 00 */	stw r0, 0(r30)
/* 800A32C4 000A0224  98 1F 00 08 */	stb r0, 8(r31)
/* 800A32C8 000A0228  48 00 01 68 */	b lbl_800A3430
lbl_800A32CC:
/* 800A32CC 000A022C  80 7E 00 00 */	lwz r3, 0(r30)
/* 800A32D0 000A0230  80 03 00 08 */	lwz r0, 8(r3)
/* 800A32D4 000A0234  28 00 00 02 */	cmplwi r0, 2
/* 800A32D8 000A0238  40 80 00 44 */	bge lbl_800A331C
/* 800A32DC 000A023C  38 80 00 FF */	li r4, 0xff
/* 800A32E0 000A0240  38 A0 00 02 */	li r5, 2
/* 800A32E4 000A0244  48 00 2A 39 */	bl TRKStandardACK
/* 800A32E8 000A0248  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A32EC 000A024C  38 63 AF AC */	addi r3, r3, gTRKFramingState@l
/* 800A32F0 000A0250  80 63 00 00 */	lwz r3, 0(r3)
/* 800A32F4 000A0254  2C 03 FF FF */	cmpwi r3, -1
/* 800A32F8 000A0258  41 82 00 14 */	beq lbl_800A330C
/* 800A32FC 000A025C  4B FF FB D5 */	bl TRKReleaseBuffer
/* 800A3300 000A0260  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A3304 000A0264  38 00 FF FF */	li r0, -1
/* 800A3308 000A0268  90 03 AF AC */	stw r0, gTRKFramingState@l(r3)
lbl_800A330C:
/* 800A330C 000A026C  38 A0 00 00 */	li r5, 0
/* 800A3310 000A0270  90 BE 00 00 */	stw r5, 0(r30)
/* 800A3314 000A0274  98 BF 00 08 */	stb r5, 8(r31)
/* 800A3318 000A0278  48 00 00 1C */	b lbl_800A3334
lbl_800A331C:
/* 800A331C 000A027C  38 00 00 00 */	li r0, 0
/* 800A3320 000A0280  38 A0 00 01 */	li r5, 1
/* 800A3324 000A0284  90 03 00 0C */	stw r0, 0xc(r3)
/* 800A3328 000A0288  80 83 00 08 */	lwz r4, 8(r3)
/* 800A332C 000A028C  38 04 FF FF */	addi r0, r4, -1
/* 800A3330 000A0290  90 03 00 08 */	stw r0, 8(r3)
lbl_800A3334:
/* 800A3334 000A0294  2C 05 00 00 */	cmpwi r5, 0
/* 800A3338 000A0298  41 82 00 28 */	beq lbl_800A3360
/* 800A333C 000A029C  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A3340 000A02A0  38 00 00 00 */	li r0, 0
/* 800A3344 000A02A4  38 A3 AF AC */	addi r5, r3, gTRKFramingState@l
/* 800A3348 000A02A8  38 80 FF FF */	li r4, -1
/* 800A334C 000A02AC  80 65 00 00 */	lwz r3, 0(r5)
/* 800A3350 000A02B0  90 1E 00 00 */	stw r0, 0(r30)
/* 800A3354 000A02B4  90 85 00 00 */	stw r4, 0(r5)
/* 800A3358 000A02B8  98 1F 00 08 */	stb r0, 8(r31)
/* 800A335C 000A02BC  48 00 00 F0 */	b lbl_800A344C
lbl_800A3360:
/* 800A3360 000A02C0  38 00 00 00 */	li r0, 0
/* 800A3364 000A02C4  98 1F 00 08 */	stb r0, 8(r31)
/* 800A3368 000A02C8  48 00 00 C8 */	b lbl_800A3430
lbl_800A336C:
/* 800A336C 000A02CC  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 800A3370 000A02D0  2C 00 00 00 */	cmpwi r0, 0
/* 800A3374 000A02D4  41 82 00 18 */	beq lbl_800A338C
/* 800A3378 000A02D8  68 83 00 20 */	xori r3, r4, 0x20
/* 800A337C 000A02DC  38 00 00 00 */	li r0, 0
/* 800A3380 000A02E0  98 61 00 08 */	stb r3, 8(r1)
/* 800A3384 000A02E4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800A3388 000A02E8  48 00 00 18 */	b lbl_800A33A0
lbl_800A338C:
/* 800A338C 000A02EC  2C 03 00 7D */	cmpwi r3, 0x7d
/* 800A3390 000A02F0  40 82 00 10 */	bne lbl_800A33A0
/* 800A3394 000A02F4  38 00 00 01 */	li r0, 1
/* 800A3398 000A02F8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 800A339C 000A02FC  48 00 00 94 */	b lbl_800A3430
lbl_800A33A0:
/* 800A33A0 000A0300  80 DE 00 00 */	lwz r6, 0(r30)
/* 800A33A4 000A0304  88 A1 00 08 */	lbz r5, 8(r1)
/* 800A33A8 000A0308  80 86 00 0C */	lwz r4, 0xc(r6)
/* 800A33AC 000A030C  28 04 08 80 */	cmplwi r4, 0x880
/* 800A33B0 000A0310  41 80 00 0C */	blt lbl_800A33BC
/* 800A33B4 000A0314  38 80 03 01 */	li r4, 0x301
/* 800A33B8 000A0318  48 00 00 24 */	b lbl_800A33DC
lbl_800A33BC:
/* 800A33BC 000A031C  38 64 00 01 */	addi r3, r4, 1
/* 800A33C0 000A0320  38 04 00 10 */	addi r0, r4, 0x10
/* 800A33C4 000A0324  90 66 00 0C */	stw r3, 0xc(r6)
/* 800A33C8 000A0328  38 80 00 00 */	li r4, 0
/* 800A33CC 000A032C  7C A6 01 AE */	stbx r5, r6, r0
/* 800A33D0 000A0330  80 66 00 08 */	lwz r3, 8(r6)
/* 800A33D4 000A0334  38 03 00 01 */	addi r0, r3, 1
/* 800A33D8 000A0338  90 06 00 08 */	stw r0, 8(r6)
lbl_800A33DC:
/* 800A33DC 000A033C  88 7F 00 10 */	lbz r3, 0x10(r31)
/* 800A33E0 000A0340  7C 9D 23 78 */	mr r29, r4
/* 800A33E4 000A0344  88 01 00 08 */	lbz r0, 8(r1)
/* 800A33E8 000A0348  7C 03 02 14 */	add r0, r3, r0
/* 800A33EC 000A034C  98 1F 00 10 */	stb r0, 0x10(r31)
/* 800A33F0 000A0350  48 00 00 40 */	b lbl_800A3430
lbl_800A33F4:
/* 800A33F4 000A0354  88 01 00 08 */	lbz r0, 8(r1)
/* 800A33F8 000A0358  2C 00 00 7E */	cmpwi r0, 0x7e
/* 800A33FC 000A035C  40 82 00 34 */	bne lbl_800A3430
/* 800A3400 000A0360  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A3404 000A0364  38 63 AF AC */	addi r3, r3, gTRKFramingState@l
/* 800A3408 000A0368  80 63 00 00 */	lwz r3, 0(r3)
/* 800A340C 000A036C  2C 03 FF FF */	cmpwi r3, -1
/* 800A3410 000A0370  41 82 00 14 */	beq lbl_800A3424
/* 800A3414 000A0374  4B FF FA BD */	bl TRKReleaseBuffer
/* 800A3418 000A0378  3C 60 80 21 */	lis r3, gTRKFramingState@ha
/* 800A341C 000A037C  38 00 FF FF */	li r0, -1
/* 800A3420 000A0380  90 03 AF AC */	stw r0, gTRKFramingState@l(r3)
lbl_800A3424:
/* 800A3424 000A0384  38 00 00 00 */	li r0, 0
/* 800A3428 000A0388  90 1E 00 00 */	stw r0, 0(r30)
/* 800A342C 000A038C  98 1F 00 08 */	stb r0, 8(r31)
lbl_800A3430:
/* 800A3430 000A0390  38 61 00 08 */	addi r3, r1, 8
/* 800A3434 000A0394  48 00 53 29 */	bl TRKReadUARTPoll
lbl_800A3438:
/* 800A3438 000A0398  2C 03 00 00 */	cmpwi r3, 0
/* 800A343C 000A039C  40 82 00 0C */	bne lbl_800A3448
/* 800A3440 000A03A0  2C 1D 00 00 */	cmpwi r29, 0
/* 800A3444 000A03A4  41 82 FD A0 */	beq lbl_800A31E4
lbl_800A3448:
/* 800A3448 000A03A8  38 60 FF FF */	li r3, -1
lbl_800A344C:
/* 800A344C 000A03AC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800A3450 000A03B0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 800A3454 000A03B4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 800A3458 000A03B8  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 800A345C 000A03BC  7C 08 03 A6 */	mtlr r0
/* 800A3460 000A03C0  38 21 00 20 */	addi r1, r1, 0x20
/* 800A3464 000A03C4  4E 80 00 20 */	blr 
