// Seed: 1527718718
module module_0 (
    output wand id_0,
    input wire id_1,
    output wand id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8,
    output tri id_9
);
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    output supply0 id_8,
    output supply1 id_9
);
  assign id_9 = 1'b0;
  module_0(
      id_8, id_6, id_8, id_1, id_5, id_8, id_7, id_1, id_2, id_9
  );
  assign id_8 = id_1 == 1;
endmodule
