{
  "module_name": "psoc_emmc_pll_regs.h",
  "hash_id": "501886a6c57583a122e66d36484d3f35496a4528eca66696199bc84aa2e3bb83",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/psoc_emmc_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PSOC_EMMC_PLL_REGS_H_\n#define ASIC_REG_PSOC_EMMC_PLL_REGS_H_\n\n \n\n#define mmPSOC_EMMC_PLL_NR                                           0xC70100\n\n#define mmPSOC_EMMC_PLL_NF                                           0xC70104\n\n#define mmPSOC_EMMC_PLL_OD                                           0xC70108\n\n#define mmPSOC_EMMC_PLL_NB                                           0xC7010C\n\n#define mmPSOC_EMMC_PLL_CFG                                          0xC70110\n\n#define mmPSOC_EMMC_PLL_LOSE_MASK                                    0xC70120\n\n#define mmPSOC_EMMC_PLL_LOCK_INTR                                    0xC70128\n\n#define mmPSOC_EMMC_PLL_LOCK_BYPASS                                  0xC7012C\n\n#define mmPSOC_EMMC_PLL_DATA_CHNG                                    0xC70130\n\n#define mmPSOC_EMMC_PLL_RST                                          0xC70134\n\n#define mmPSOC_EMMC_PLL_SLIP_WD_CNTR                                 0xC70150\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_0                                 0xC70200\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_1                                 0xC70204\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_2                                 0xC70208\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_3                                 0xC7020C\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_0                             0xC70220\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_1                             0xC70224\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_2                             0xC70228\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_3                             0xC7022C\n\n#define mmPSOC_EMMC_PLL_DIV_SEL_0                                    0xC70280\n\n#define mmPSOC_EMMC_PLL_DIV_SEL_1                                    0xC70284\n\n#define mmPSOC_EMMC_PLL_DIV_SEL_2                                    0xC70288\n\n#define mmPSOC_EMMC_PLL_DIV_SEL_3                                    0xC7028C\n\n#define mmPSOC_EMMC_PLL_DIV_EN_0                                     0xC702A0\n\n#define mmPSOC_EMMC_PLL_DIV_EN_1                                     0xC702A4\n\n#define mmPSOC_EMMC_PLL_DIV_EN_2                                     0xC702A8\n\n#define mmPSOC_EMMC_PLL_DIV_EN_3                                     0xC702AC\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_0                            0xC702C0\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_1                            0xC702C4\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_2                            0xC702C8\n\n#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_3                            0xC702CC\n\n#define mmPSOC_EMMC_PLL_CLK_GATER                                    0xC70300\n\n#define mmPSOC_EMMC_PLL_CLK_RLX_0                                    0xC70310\n\n#define mmPSOC_EMMC_PLL_CLK_RLX_1                                    0xC70314\n\n#define mmPSOC_EMMC_PLL_CLK_RLX_2                                    0xC70318\n\n#define mmPSOC_EMMC_PLL_CLK_RLX_3                                    0xC7031C\n\n#define mmPSOC_EMMC_PLL_REF_CNTR_PERIOD                              0xC70400\n\n#define mmPSOC_EMMC_PLL_REF_LOW_THRESHOLD                            0xC70410\n\n#define mmPSOC_EMMC_PLL_REF_HIGH_THRESHOLD                           0xC70420\n\n#define mmPSOC_EMMC_PLL_PLL_NOT_STABLE                               0xC70430\n\n#define mmPSOC_EMMC_PLL_FREQ_CALC_EN                                 0xC70440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}