## Gwangsun Shin (youngyang00)

### Current Position
- **SoC Design Engineer, Mobilint**  
  (2025–Present)

<hr>

### Interests
- SoC RTL design and microarchitecture  
- RTL design for AI/vision accelerators  
- AXI4-based system design and integration  
- UVM-based verification  
- Hardware-efficient neural network optimization  

<hr>

### Education
- **Seoul National University of Science and Technology**  
  B.S. in Electrical & Information Engineering (2019–2026)

<hr>

### Awards
- **Gold Prize, 2025 Korea Undergraduate Semiconductor Design Contest (ISE)**  
  Awarded for the project "FSRCNN-based Super Resolution Accelerator"

- **Silver Prize (2nd Place), 2024 IDEC Creative Circuit Design Challenge** (Nov 8, 2024)  
  Awarded for the project "Reusable PE Array CNN Accelerator"

<hr>

### Skills
- **HDL**: Verilog, SystemVerilog  
- **Verification**: UVM  
- **Tools**: Xilinx Vivado/Vitis, Synopsys VCS  
- **Languages**: C/C++, Python  

<hr>

### Contact
- **Email**: sjh0002000@gmail.com  
- **GitHub**: https://github.com/youngyang00
