// Seed: 1615310213
module module_0 ();
  wire id_1, id_2;
  wire id_3;
endmodule
module module_1 (
    input logic id_0
);
  initial begin : LABEL_0
    id_2 <= id_2;
    begin : LABEL_0
      begin : LABEL_0
        id_3 <= 1'b0;
      end
    end
    $display(id_0, id_2, id_0, id_0, id_0, id_0);
    id_2 <= id_0;
  end
  always @(1) $display;
  assign id_4 = id_4;
  tri0 id_5 = -1'b0 ? 1 : id_5;
  tri0 id_6, id_7 = (-1 & id_6), id_8;
  wire id_9;
  assign id_8 = id_5;
  module_0 modCall_1 ();
  assign id_6 = -1;
endmodule
