design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/openframe/caravel_openframe_project/openlane/digital_locked_loop,digital_locked_loop,23_06_04_04_48,flow completed,0h1m13s0ms,0h0m54s0ms,96000.0,0.0075,48000.0,63.2,-1,546.85,330,0,0,0,0,0,0,0,0,0,0,-1,-1,8047,2476,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,4987788.0,0.0,28.28,22.63,1.56,0.0,0.0,577,722,118,251,0,0,0,612,5,3,17,11,297,19,12,27,56,70,11,332,75,25,281,360,1073,5554.0768,-1,-1,-1,0.000264,0.000379,2.36e-09,-1,-1,-1,3.64,10.0,100.0,10.0,1,50,40,40,0,1,0.68,1,sky130_fd_sc_hd,7,AREA 0
