// Seed: 2844216402
module module_0 (
    input wand id_0
);
  logic [7:0] id_2;
  module_2();
  assign id_2[1] = {1, 1};
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    input wand id_2,
    input tri id_3,
    output supply0 id_4,
    output wor id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9
);
  wand id_11 = 1;
  module_0(
      id_2
  );
endmodule
module module_2;
  assign id_1[1] = 1'b0;
endmodule
