// Seed: 3531150776
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4
);
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri1 id_2,
    input logic id_3,
    input supply1 id_4,
    input uwire id_5,
    output wor id_6,
    input supply1 id_7
);
  id_9(
      id_5, 1, 1, 1'b0, id_6
  );
  tri0 id_10;
  logic id_11, id_12, id_13;
  always begin : LABEL_0
    id_12 <= {1, 1'b0, 1'b0};
  end
  assign id_10 = 1'b0;
  wire id_14;
  assign id_13 = id_3;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
