[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 240
LIB: work
FILE f<11>:${SURELOG_DIR}/tests/PortByName/dut.sv
n<> u<239> t<Top_level_rule> c<1> l<1:1> el<22:1>
  n<> u<1> t<Null_rule> p<239> s<238> l<1:1> el<1:0>
  n<> u<238> t<Source_text> p<239> c<123> l<1:1> el<20:10>
    n<> u<123> t<Description> p<238> c<122> s<237> l<1:1> el<11:10>
      n<> u<122> t<Module_declaration> p<123> c<6> l<1:1> el<11:10>
        n<> u<6> t<Module_nonansi_header> p<122> c<2> s<35> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
          n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
            n<> u<4> t<Port> p<5> l<1:12> el<1:12>
        n<> u<35> t<Module_item> p<122> c<34> s<64> l<2:3> el<2:30>
          n<> u<34> t<Non_port_module_item> p<35> c<33> l<2:3> el<2:30>
            n<> u<33> t<Module_or_generate_item> p<34> c<32> l<2:3> el<2:30>
              n<> u<32> t<Module_common_item> p<33> c<31> l<2:3> el<2:30>
                n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<2:3> el<2:30>
                  n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<2:3> el<2:30>
                    n<> u<29> t<Data_declaration> p<30> c<28> l<2:3> el<2:30>
                      n<> u<28> t<Variable_declaration> p<29> c<18> l<2:3> el<2:30>
                        n<> u<18> t<Data_type> p<28> c<7> s<27> l<2:3> el<2:15>
                          n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:3> el<2:8>
                          n<> u<17> t<Packed_dimension> p<18> c<16> l<2:9> el<2:15>
                            n<> u<16> t<Constant_range> p<17> c<11> l<2:10> el<2:14>
                              n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:10> el<2:12>
                                n<> u<10> t<Constant_primary> p<11> c<9> l<2:10> el<2:12>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<2:10> el<2:12>
                                    n<33> u<8> t<IntConst> p<9> l<2:10> el<2:12>
                              n<> u<15> t<Constant_expression> p<16> c<14> l<2:13> el<2:14>
                                n<> u<14> t<Constant_primary> p<15> c<13> l<2:13> el<2:14>
                                  n<> u<13> t<Primary_literal> p<14> c<12> l<2:13> el<2:14>
                                    n<0> u<12> t<IntConst> p<13> l<2:13> el<2:14>
                        n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<2:16> el<2:29>
                          n<> u<26> t<Variable_decl_assignment> p<27> c<19> l<2:16> el<2:29>
                            n<top_second> u<19> t<StringConst> p<26> s<25> l<2:16> el<2:26>
                            n<> u<25> t<Variable_dimension> p<26> c<24> l<2:26> el<2:29>
                              n<> u<24> t<Unpacked_dimension> p<25> c<23> l<2:26> el<2:29>
                                n<> u<23> t<Constant_expression> p<24> c<22> l<2:27> el<2:28>
                                  n<> u<22> t<Constant_primary> p<23> c<21> l<2:27> el<2:28>
                                    n<> u<21> t<Primary_literal> p<22> c<20> l<2:27> el<2:28>
                                      n<2> u<20> t<IntConst> p<21> l<2:27> el<2:28>
        n<> u<64> t<Module_item> p<122> c<63> s<87> l<3:3> el<3:29>
          n<> u<63> t<Non_port_module_item> p<64> c<62> l<3:3> el<3:29>
            n<> u<62> t<Module_or_generate_item> p<63> c<61> l<3:3> el<3:29>
              n<> u<61> t<Module_common_item> p<62> c<60> l<3:3> el<3:29>
                n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<3:3> el<3:29>
                  n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<3:3> el<3:29>
                    n<> u<58> t<Data_declaration> p<59> c<57> l<3:3> el<3:29>
                      n<> u<57> t<Variable_declaration> p<58> c<47> l<3:3> el<3:29>
                        n<> u<47> t<Data_type> p<57> c<36> s<56> l<3:3> el<3:15>
                          n<> u<36> t<IntVec_TypeLogic> p<47> s<46> l<3:3> el<3:8>
                          n<> u<46> t<Packed_dimension> p<47> c<45> l<3:9> el<3:15>
                            n<> u<45> t<Constant_range> p<46> c<40> l<3:10> el<3:14>
                              n<> u<40> t<Constant_expression> p<45> c<39> s<44> l<3:10> el<3:12>
                                n<> u<39> t<Constant_primary> p<40> c<38> l<3:10> el<3:12>
                                  n<> u<38> t<Primary_literal> p<39> c<37> l<3:10> el<3:12>
                                    n<33> u<37> t<IntConst> p<38> l<3:10> el<3:12>
                              n<> u<44> t<Constant_expression> p<45> c<43> l<3:13> el<3:14>
                                n<> u<43> t<Constant_primary> p<44> c<42> l<3:13> el<3:14>
                                  n<> u<42> t<Primary_literal> p<43> c<41> l<3:13> el<3:14>
                                    n<0> u<41> t<IntConst> p<42> l<3:13> el<3:14>
                        n<> u<56> t<List_of_variable_decl_assignments> p<57> c<55> l<3:16> el<3:28>
                          n<> u<55> t<Variable_decl_assignment> p<56> c<48> l<3:16> el<3:28>
                            n<top_third> u<48> t<StringConst> p<55> s<54> l<3:16> el<3:25>
                            n<> u<54> t<Variable_dimension> p<55> c<53> l<3:25> el<3:28>
                              n<> u<53> t<Unpacked_dimension> p<54> c<52> l<3:25> el<3:28>
                                n<> u<52> t<Constant_expression> p<53> c<51> l<3:26> el<3:27>
                                  n<> u<51> t<Constant_primary> p<52> c<50> l<3:26> el<3:27>
                                    n<> u<50> t<Primary_literal> p<51> c<49> l<3:26> el<3:27>
                                      n<2> u<49> t<IntConst> p<50> l<3:26> el<3:27>
        n<> u<87> t<Module_item> p<122> c<86> s<120> l<4:3> el<4:26>
          n<> u<86> t<Non_port_module_item> p<87> c<85> l<4:3> el<4:26>
            n<> u<85> t<Module_or_generate_item> p<86> c<84> l<4:3> el<4:26>
              n<> u<84> t<Module_common_item> p<85> c<83> l<4:3> el<4:26>
                n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<4:3> el<4:26>
                  n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<4:3> el<4:26>
                    n<> u<81> t<Data_declaration> p<82> c<80> l<4:3> el<4:26>
                      n<> u<80> t<Variable_declaration> p<81> c<76> l<4:3> el<4:26>
                        n<> u<76> t<Data_type> p<80> c<65> s<79> l<4:3> el<4:14>
                          n<> u<65> t<IntVec_TypeLogic> p<76> s<75> l<4:3> el<4:8>
                          n<> u<75> t<Packed_dimension> p<76> c<74> l<4:9> el<4:14>
                            n<> u<74> t<Constant_range> p<75> c<69> l<4:10> el<4:13>
                              n<> u<69> t<Constant_expression> p<74> c<68> s<73> l<4:10> el<4:11>
                                n<> u<68> t<Constant_primary> p<69> c<67> l<4:10> el<4:11>
                                  n<> u<67> t<Primary_literal> p<68> c<66> l<4:10> el<4:11>
                                    n<1> u<66> t<IntConst> p<67> l<4:10> el<4:11>
                              n<> u<73> t<Constant_expression> p<74> c<72> l<4:12> el<4:13>
                                n<> u<72> t<Constant_primary> p<73> c<71> l<4:12> el<4:13>
                                  n<> u<71> t<Primary_literal> p<72> c<70> l<4:12> el<4:13>
                                    n<0> u<70> t<IntConst> p<71> l<4:12> el<4:13>
                        n<> u<79> t<List_of_variable_decl_assignments> p<80> c<78> l<4:16> el<4:25>
                          n<> u<78> t<Variable_decl_assignment> p<79> c<77> l<4:16> el<4:25>
                            n<top_first> u<77> t<StringConst> p<78> l<4:16> el<4:25>
        n<> u<120> t<Module_item> p<122> c<119> s<121> l<5:3> el<9:5>
          n<> u<119> t<Non_port_module_item> p<120> c<118> l<5:3> el<9:5>
            n<> u<118> t<Module_or_generate_item> p<119> c<117> l<5:3> el<9:5>
              n<> u<117> t<Module_instantiation> p<118> c<88> l<5:3> el<9:5>
                n<ibex_id_stage> u<88> t<StringConst> p<117> s<116> l<5:3> el<5:16>
                n<> u<116> t<Hierarchical_instance> p<117> c<90> l<5:17> el<9:4>
                  n<> u<90> t<Name_of_instance> p<116> c<89> s<115> l<5:17> el<5:27>
                    n<id_stage_i> u<89> t<StringConst> p<90> l<5:17> el<5:27>
                  n<> u<115> t<List_of_port_connections> p<116> c<98> l<6:7> el<8:51>
                    n<> u<98> t<Named_port_connection> p<115> c<91> s<106> l<6:7> el<6:51>
                      n<third> u<91> t<StringConst> p<98> s<96> l<6:8> el<6:13>
                      n<> u<96> t<OPEN_PARENS> p<98> s<95> l<6:27> el<6:28>
                      n<> u<95> t<Expression> p<98> c<94> s<97> l<6:29> el<6:38>
                        n<> u<94> t<Primary> p<95> c<93> l<6:29> el<6:38>
                          n<> u<93> t<Primary_literal> p<94> c<92> l<6:29> el<6:38>
                            n<top_third> u<92> t<StringConst> p<93> l<6:29> el<6:38>
                      n<> u<97> t<CLOSE_PARENS> p<98> l<6:50> el<6:51>
                    n<> u<106> t<Named_port_connection> p<115> c<99> s<114> l<7:7> el<7:51>
                      n<first> u<99> t<StringConst> p<106> s<104> l<7:8> el<7:13>
                      n<> u<104> t<OPEN_PARENS> p<106> s<103> l<7:27> el<7:28>
                      n<> u<103> t<Expression> p<106> c<102> s<105> l<7:29> el<7:38>
                        n<> u<102> t<Primary> p<103> c<101> l<7:29> el<7:38>
                          n<> u<101> t<Primary_literal> p<102> c<100> l<7:29> el<7:38>
                            n<top_first> u<100> t<StringConst> p<101> l<7:29> el<7:38>
                      n<> u<105> t<CLOSE_PARENS> p<106> l<7:50> el<7:51>
                    n<> u<114> t<Named_port_connection> p<115> c<107> l<8:7> el<8:51>
                      n<second> u<107> t<StringConst> p<114> s<112> l<8:8> el<8:14>
                      n<> u<112> t<OPEN_PARENS> p<114> s<111> l<8:27> el<8:28>
                      n<> u<111> t<Expression> p<114> c<110> s<113> l<8:29> el<8:39>
                        n<> u<110> t<Primary> p<111> c<109> l<8:29> el<8:39>
                          n<> u<109> t<Primary_literal> p<110> c<108> l<8:29> el<8:39>
                            n<top_second> u<108> t<StringConst> p<109> l<8:29> el<8:39>
                      n<> u<113> t<CLOSE_PARENS> p<114> l<8:50> el<8:51>
        n<> u<121> t<ENDMODULE> p<122> l<11:1> el<11:10>
    n<> u<237> t<Description> p<238> c<236> l<12:1> el<20:10>
      n<> u<236> t<Module_declaration> p<237> c<191> l<12:1> el<20:10>
        n<> u<191> t<Module_ansi_header> p<236> c<124> s<219> l<12:1> el<16:3>
          n<module> u<124> t<Module_keyword> p<191> s<125> l<12:1> el<12:7>
          n<ibex_id_stage> u<125> t<StringConst> p<191> s<190> l<12:8> el<12:21>
          n<> u<190> t<List_of_port_declarations> p<191> c<143> l<12:22> el<16:2>
            n<> u<143> t<Ansi_port_declaration> p<190> c<141> s<166> l<13:5> el<13:44>
              n<> u<141> t<Net_port_header> p<143> c<126> s<142> l<13:5> el<13:23>
                n<> u<126> t<PortDir_Inp> p<141> s<140> l<13:5> el<13:10>
                n<> u<140> t<Net_port_type> p<141> c<139> l<13:12> el<13:23>
                  n<> u<139> t<Data_type_or_implicit> p<140> c<138> l<13:12> el<13:23>
                    n<> u<138> t<Data_type> p<139> c<127> l<13:12> el<13:23>
                      n<> u<127> t<IntVec_TypeLogic> p<138> s<137> l<13:12> el<13:17>
                      n<> u<137> t<Packed_dimension> p<138> c<136> l<13:18> el<13:23>
                        n<> u<136> t<Constant_range> p<137> c<131> l<13:19> el<13:22>
                          n<> u<131> t<Constant_expression> p<136> c<130> s<135> l<13:19> el<13:20>
                            n<> u<130> t<Constant_primary> p<131> c<129> l<13:19> el<13:20>
                              n<> u<129> t<Primary_literal> p<130> c<128> l<13:19> el<13:20>
                                n<1> u<128> t<IntConst> p<129> l<13:19> el<13:20>
                          n<> u<135> t<Constant_expression> p<136> c<134> l<13:21> el<13:22>
                            n<> u<134> t<Constant_primary> p<135> c<133> l<13:21> el<13:22>
                              n<> u<133> t<Primary_literal> p<134> c<132> l<13:21> el<13:22>
                                n<0> u<132> t<IntConst> p<133> l<13:21> el<13:22>
              n<first> u<142> t<StringConst> p<143> l<13:39> el<13:44>
            n<> u<166> t<Ansi_port_declaration> p<190> c<159> s<189> l<14:5> el<14:48>
              n<> u<159> t<Net_port_header> p<166> c<144> s<160> l<14:5> el<14:24>
                n<> u<144> t<PortDir_Inp> p<159> s<158> l<14:5> el<14:10>
                n<> u<158> t<Net_port_type> p<159> c<157> l<14:12> el<14:24>
                  n<> u<157> t<Data_type_or_implicit> p<158> c<156> l<14:12> el<14:24>
                    n<> u<156> t<Data_type> p<157> c<145> l<14:12> el<14:24>
                      n<> u<145> t<IntVec_TypeLogic> p<156> s<155> l<14:12> el<14:17>
                      n<> u<155> t<Packed_dimension> p<156> c<154> l<14:18> el<14:24>
                        n<> u<154> t<Constant_range> p<155> c<149> l<14:19> el<14:23>
                          n<> u<149> t<Constant_expression> p<154> c<148> s<153> l<14:19> el<14:21>
                            n<> u<148> t<Constant_primary> p<149> c<147> l<14:19> el<14:21>
                              n<> u<147> t<Primary_literal> p<148> c<146> l<14:19> el<14:21>
                                n<33> u<146> t<IntConst> p<147> l<14:19> el<14:21>
                          n<> u<153> t<Constant_expression> p<154> c<152> l<14:22> el<14:23>
                            n<> u<152> t<Constant_primary> p<153> c<151> l<14:22> el<14:23>
                              n<> u<151> t<Primary_literal> p<152> c<150> l<14:22> el<14:23>
                                n<0> u<150> t<IntConst> p<151> l<14:22> el<14:23>
              n<second> u<160> t<StringConst> p<166> s<165> l<14:39> el<14:45>
              n<> u<165> t<Unpacked_dimension> p<166> c<164> l<14:45> el<14:48>
                n<> u<164> t<Constant_expression> p<165> c<163> l<14:46> el<14:47>
                  n<> u<163> t<Constant_primary> p<164> c<162> l<14:46> el<14:47>
                    n<> u<162> t<Primary_literal> p<163> c<161> l<14:46> el<14:47>
                      n<2> u<161> t<IntConst> p<162> l<14:46> el<14:47>
            n<> u<189> t<Ansi_port_declaration> p<190> c<182> l<15:5> el<15:47>
              n<> u<182> t<Net_port_header> p<189> c<167> s<183> l<15:5> el<15:24>
                n<> u<167> t<PortDir_Out> p<182> s<181> l<15:5> el<15:11>
                n<> u<181> t<Net_port_type> p<182> c<180> l<15:12> el<15:24>
                  n<> u<180> t<Data_type_or_implicit> p<181> c<179> l<15:12> el<15:24>
                    n<> u<179> t<Data_type> p<180> c<168> l<15:12> el<15:24>
                      n<> u<168> t<IntVec_TypeLogic> p<179> s<178> l<15:12> el<15:17>
                      n<> u<178> t<Packed_dimension> p<179> c<177> l<15:18> el<15:24>
                        n<> u<177> t<Constant_range> p<178> c<172> l<15:19> el<15:23>
                          n<> u<172> t<Constant_expression> p<177> c<171> s<176> l<15:19> el<15:21>
                            n<> u<171> t<Constant_primary> p<172> c<170> l<15:19> el<15:21>
                              n<> u<170> t<Primary_literal> p<171> c<169> l<15:19> el<15:21>
                                n<33> u<169> t<IntConst> p<170> l<15:19> el<15:21>
                          n<> u<176> t<Constant_expression> p<177> c<175> l<15:22> el<15:23>
                            n<> u<175> t<Constant_primary> p<176> c<174> l<15:22> el<15:23>
                              n<> u<174> t<Primary_literal> p<175> c<173> l<15:22> el<15:23>
                                n<0> u<173> t<IntConst> p<174> l<15:22> el<15:23>
              n<third> u<183> t<StringConst> p<189> s<188> l<15:39> el<15:44>
              n<> u<188> t<Unpacked_dimension> p<189> c<187> l<15:44> el<15:47>
                n<> u<187> t<Constant_expression> p<188> c<186> l<15:45> el<15:46>
                  n<> u<186> t<Constant_primary> p<187> c<185> l<15:45> el<15:46>
                    n<> u<185> t<Primary_literal> p<186> c<184> l<15:45> el<15:46>
                      n<2> u<184> t<IntConst> p<185> l<15:45> el<15:46>
        n<> u<219> t<Non_port_module_item> p<236> c<218> s<234> l<17:3> el<17:26>
          n<> u<218> t<Module_or_generate_item> p<219> c<217> l<17:3> el<17:26>
            n<> u<217> t<Module_common_item> p<218> c<216> l<17:3> el<17:26>
              n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<17:3> el<17:26>
                n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<17:3> el<17:26>
                  n<> u<214> t<Data_declaration> p<215> c<213> l<17:3> el<17:26>
                    n<> u<213> t<Variable_declaration> p<214> c<203> l<17:3> el<17:26>
                      n<> u<203> t<Data_type> p<213> c<192> s<212> l<17:3> el<17:15>
                        n<> u<192> t<IntVec_TypeLogic> p<203> s<202> l<17:3> el<17:8>
                        n<> u<202> t<Packed_dimension> p<203> c<201> l<17:9> el<17:15>
                          n<> u<201> t<Constant_range> p<202> c<196> l<17:10> el<17:14>
                            n<> u<196> t<Constant_expression> p<201> c<195> s<200> l<17:10> el<17:12>
                              n<> u<195> t<Constant_primary> p<196> c<194> l<17:10> el<17:12>
                                n<> u<194> t<Primary_literal> p<195> c<193> l<17:10> el<17:12>
                                  n<33> u<193> t<IntConst> p<194> l<17:10> el<17:12>
                            n<> u<200> t<Constant_expression> p<201> c<199> l<17:13> el<17:14>
                              n<> u<199> t<Constant_primary> p<200> c<198> l<17:13> el<17:14>
                                n<> u<198> t<Primary_literal> p<199> c<197> l<17:13> el<17:14>
                                  n<0> u<197> t<IntConst> p<198> l<17:13> el<17:14>
                      n<> u<212> t<List_of_variable_decl_assignments> p<213> c<211> l<17:16> el<17:25>
                        n<> u<211> t<Variable_decl_assignment> p<212> c<204> l<17:16> el<17:25>
                          n<fourth> u<204> t<StringConst> p<211> s<210> l<17:16> el<17:22>
                          n<> u<210> t<Variable_dimension> p<211> c<209> l<17:22> el<17:25>
                            n<> u<209> t<Unpacked_dimension> p<210> c<208> l<17:22> el<17:25>
                              n<> u<208> t<Constant_expression> p<209> c<207> l<17:23> el<17:24>
                                n<> u<207> t<Constant_primary> p<208> c<206> l<17:23> el<17:24>
                                  n<> u<206> t<Primary_literal> p<207> c<205> l<17:23> el<17:24>
                                    n<2> u<205> t<IntConst> p<206> l<17:23> el<17:24>
        n<> u<234> t<Non_port_module_item> p<236> c<233> s<235> l<18:3> el<18:25>
          n<> u<233> t<Module_or_generate_item> p<234> c<232> l<18:3> el<18:25>
            n<> u<232> t<Module_common_item> p<233> c<231> l<18:3> el<18:25>
              n<> u<231> t<Continuous_assign> p<232> c<230> l<18:3> el<18:25>
                n<> u<230> t<List_of_net_assignments> p<231> c<229> l<18:10> el<18:24>
                  n<> u<229> t<Net_assignment> p<230> c<224> l<18:10> el<18:24>
                    n<> u<224> t<Net_lvalue> p<229> c<221> s<228> l<18:10> el<18:15>
                      n<> u<221> t<Ps_or_hierarchical_identifier> p<224> c<220> s<223> l<18:10> el<18:15>
                        n<third> u<220> t<StringConst> p<221> l<18:10> el<18:15>
                      n<> u<223> t<Constant_select> p<224> c<222> l<18:16> el<18:16>
                        n<> u<222> t<Constant_bit_select> p<223> l<18:16> el<18:16>
                    n<> u<228> t<Expression> p<229> c<227> l<18:18> el<18:24>
                      n<> u<227> t<Primary> p<228> c<226> l<18:18> el<18:24>
                        n<> u<226> t<Primary_literal> p<227> c<225> l<18:18> el<18:24>
                          n<fourth> u<225> t<StringConst> p<226> l<18:18> el<18:24>
        n<> u<235> t<ENDMODULE> p<236> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortByName/dut.sv:12:1: No timescale set for "ibex_id_stage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortByName/dut.sv:12:1: Compile module "work@ibex_id_stage".
[INF:CP0303] ${SURELOG_DIR}/tests/PortByName/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          2
Constant                                              20
ContAssign                                             1
Design                                                 1
LogicNet                                               7
LogicTypespec                                          7
Module                                                 2
Operation                                              2
Port                                                   6
Range                                                  9
RefModule                                              1
RefObj                                                 8
RefTypespec                                            9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortByName/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@ibex_id_stage
  |vpiDefName:work@ibex_id_stage
  |vpiNet:
  \_LogicNet: (work@ibex_id_stage.first), line:13:39, endln:13:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiFullName:work@ibex_id_stage.first
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@ibex_id_stage.second), line:14:39, endln:14:45
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiFullName:work@ibex_id_stage.second
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiFullName:work@ibex_id_stage.third
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_id_stage.fourth)
      |vpiParent:
      \_LogicNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_LogicTypespec: , line:17:3, endln:17:25
    |vpiName:fourth
    |vpiFullName:work@ibex_id_stage.fourth
    |vpiNetType:36
  |vpiPort:
  \_Port: (first), line:13:39, endln:13:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:first
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ibex_id_stage.first.first), line:13:39, endln:13:44
      |vpiParent:
      \_Port: (first), line:13:39, endln:13:44
      |vpiName:first
      |vpiFullName:work@ibex_id_stage.first.first
      |vpiActual:
      \_LogicNet: (work@ibex_id_stage.first), line:13:39, endln:13:44
    |vpiTypedef:
    \_RefTypespec: (work@ibex_id_stage.first)
      |vpiParent:
      \_Port: (first), line:13:39, endln:13:44
      |vpiFullName:work@ibex_id_stage.first
      |vpiActual:
      \_LogicTypespec: , line:13:12, endln:13:23
  |vpiPort:
  \_Port: (second), line:14:39, endln:14:45
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:second
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ibex_id_stage.second.second), line:14:39, endln:14:45
      |vpiParent:
      \_Port: (second), line:14:39, endln:14:45
      |vpiName:second
      |vpiFullName:work@ibex_id_stage.second.second
      |vpiActual:
      \_LogicNet: (work@ibex_id_stage.second), line:14:39, endln:14:45
    |vpiTypedef:
    \_RefTypespec: (work@ibex_id_stage.second)
      |vpiParent:
      \_Port: (second), line:14:39, endln:14:45
      |vpiFullName:work@ibex_id_stage.second
      |vpiActual:
      \_ArrayTypespec: , line:14:12, endln:14:47
  |vpiPort:
  \_Port: (third), line:15:39, endln:15:44
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiName:third
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@ibex_id_stage.third.third), line:15:39, endln:15:44
      |vpiParent:
      \_Port: (third), line:15:39, endln:15:44
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third.third
      |vpiActual:
      \_LogicNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
    |vpiTypedef:
    \_RefTypespec: (work@ibex_id_stage.third)
      |vpiParent:
      \_Port: (third), line:15:39, endln:15:44
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_ArrayTypespec: , line:15:12, endln:15:46
  |vpiContAssign:
  \_ContAssign: , line:18:10, endln:18:24
    |vpiParent:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiRhs:
    \_RefObj: (work@ibex_id_stage.fourth), line:18:18, endln:18:24
      |vpiParent:
      \_ContAssign: , line:18:10, endln:18:24
      |vpiName:fourth
      |vpiFullName:work@ibex_id_stage.fourth
      |vpiActual:
      \_LogicNet: (work@ibex_id_stage.fourth), line:17:16, endln:17:22
    |vpiLhs:
    \_RefObj: (work@ibex_id_stage.third), line:18:10, endln:18:15
      |vpiParent:
      \_ContAssign: , line:18:10, endln:18:24
      |vpiName:third
      |vpiFullName:work@ibex_id_stage.third
      |vpiActual:
      \_LogicNet: (work@ibex_id_stage.third), line:15:39, endln:15:44
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.top_second), line:2:16, endln:2:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.top_second)
      |vpiParent:
      \_LogicNet: (work@top.top_second), line:2:16, endln:2:26
      |vpiFullName:work@top.top_second
      |vpiActual:
      \_LogicTypespec: , line:2:3, endln:2:29
    |vpiName:top_second
    |vpiFullName:work@top.top_second
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@top.top_third), line:3:16, endln:3:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.top_third)
      |vpiParent:
      \_LogicNet: (work@top.top_third), line:3:16, endln:3:25
      |vpiFullName:work@top.top_third
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:28
    |vpiName:top_third
    |vpiFullName:work@top.top_third
    |vpiNetType:36
  |vpiNet:
  \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.top_first)
      |vpiParent:
      \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
      |vpiFullName:work@top.top_first
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:14
    |vpiName:top_first
    |vpiFullName:work@top.top_first
    |vpiNetType:36
  |vpiRefModule:
  \_RefModule: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:1:1, endln:11:10
    |vpiName:id_stage_i
    |vpiDefName:work@ibex_id_stage
    |vpiActual:
    \_Module: work@ibex_id_stage (work@ibex_id_stage), file:${SURELOG_DIR}/tests/PortByName/dut.sv, line:12:1, endln:20:10
    |vpiPort:
    \_Port: (third), line:6:7, endln:6:51
      |vpiParent:
      \_RefModule: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
      |vpiName:third
      |vpiHighConn:
      \_RefObj: (work@top.id_stage_i.third.top_third), line:6:29, endln:6:38
        |vpiParent:
        \_Port: (third), line:6:7, endln:6:51
        |vpiName:top_third
        |vpiFullName:work@top.id_stage_i.third.top_third
        |vpiActual:
        \_LogicNet: (work@top.top_third), line:3:16, endln:3:25
    |vpiPort:
    \_Port: (first), line:7:7, endln:7:51
      |vpiParent:
      \_RefModule: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
      |vpiName:first
      |vpiHighConn:
      \_RefObj: (work@top.id_stage_i.first.top_first), line:7:29, endln:7:38
        |vpiParent:
        \_Port: (first), line:7:7, endln:7:51
        |vpiName:top_first
        |vpiFullName:work@top.id_stage_i.first.top_first
        |vpiActual:
        \_LogicNet: (work@top.top_first), line:4:16, endln:4:25
    |vpiPort:
    \_Port: (second), line:8:7, endln:8:51
      |vpiParent:
      \_RefModule: work@ibex_id_stage (id_stage_i), line:5:17, endln:5:27
      |vpiName:second
      |vpiHighConn:
      \_RefObj: (work@top.id_stage_i.second.top_second), line:8:29, endln:8:39
        |vpiParent:
        \_Port: (second), line:8:7, endln:8:51
        |vpiName:top_second
        |vpiFullName:work@top.id_stage_i.second.top_second
        |vpiActual:
        \_LogicNet: (work@top.top_second), line:2:16, endln:2:26
\_weaklyReferenced:
\_LogicTypespec: , line:13:12, endln:13:23
  |vpiRange:
  \_Range: , line:13:18, endln:13:23
    |vpiParent:
    \_LogicTypespec: , line:13:12, endln:13:23
    |vpiLeftRange:
    \_Constant: , line:13:19, endln:13:20
      |vpiParent:
      \_Range: , line:13:18, endln:13:23
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:13:21, endln:13:22
      |vpiParent:
      \_Range: , line:13:18, endln:13:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_ArrayTypespec: , line:14:12, endln:14:47
  |vpiParent:
  \_Port: (second), line:14:39, endln:14:45
  |vpiArrayType:1
  |vpiRange:
  \_Range: , line:14:46, endln:14:47
    |vpiParent:
    \_ArrayTypespec: , line:14:12, endln:14:47
    |vpiLeftRange:
    \_Constant: 
      |vpiParent:
      \_Range: , line:14:46, endln:14:47
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_Operation: , line:14:46, endln:14:47
      |vpiParent:
      \_Range: , line:14:46, endln:14:47
      |vpiOpType:11
      |vpiOperand:
      \_Constant: , line:14:46, endln:14:47
        |vpiParent:
        \_Operation: , line:14:46, endln:14:47
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_Constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_RefTypespec: (work@ibex_id_stage.second)
    |vpiParent:
    \_ArrayTypespec: , line:14:12, endln:14:47
    |vpiFullName:work@ibex_id_stage.second
    |vpiActual:
    \_LogicTypespec: , line:14:12, endln:14:24
\_LogicTypespec: , line:14:12, endln:14:24
  |vpiRange:
  \_Range: , line:14:18, endln:14:24
    |vpiParent:
    \_LogicTypespec: , line:14:12, endln:14:24
    |vpiLeftRange:
    \_Constant: , line:14:19, endln:14:21
      |vpiParent:
      \_Range: , line:14:18, endln:14:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:14:22, endln:14:23
      |vpiParent:
      \_Range: , line:14:18, endln:14:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_ArrayTypespec: , line:15:12, endln:15:46
  |vpiParent:
  \_Port: (third), line:15:39, endln:15:44
  |vpiArrayType:1
  |vpiRange:
  \_Range: , line:15:45, endln:15:46
    |vpiParent:
    \_ArrayTypespec: , line:15:12, endln:15:46
    |vpiLeftRange:
    \_Constant: 
      |vpiParent:
      \_Range: , line:15:45, endln:15:46
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_Operation: , line:15:45, endln:15:46
      |vpiParent:
      \_Range: , line:15:45, endln:15:46
      |vpiOpType:11
      |vpiOperand:
      \_Constant: , line:15:45, endln:15:46
        |vpiParent:
        \_Operation: , line:15:45, endln:15:46
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_Constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_RefTypespec: (work@ibex_id_stage.third)
    |vpiParent:
    \_ArrayTypespec: , line:15:12, endln:15:46
    |vpiFullName:work@ibex_id_stage.third
    |vpiActual:
    \_LogicTypespec: , line:15:12, endln:15:24
\_LogicTypespec: , line:15:12, endln:15:24
  |vpiRange:
  \_Range: , line:15:18, endln:15:24
    |vpiParent:
    \_LogicTypespec: , line:15:12, endln:15:24
    |vpiLeftRange:
    \_Constant: , line:15:19, endln:15:21
      |vpiParent:
      \_Range: , line:15:18, endln:15:24
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:15:22, endln:15:23
      |vpiParent:
      \_Range: , line:15:18, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:17:3, endln:17:25
  |vpiRange:
  \_Range: , line:17:9, endln:17:15
    |vpiParent:
    \_LogicTypespec: , line:17:3, endln:17:25
    |vpiLeftRange:
    \_Constant: , line:17:10, endln:17:12
      |vpiParent:
      \_Range: , line:17:9, endln:17:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:17:13, endln:17:14
      |vpiParent:
      \_Range: , line:17:9, endln:17:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:2:3, endln:2:29
  |vpiRange:
  \_Range: , line:2:9, endln:2:15
    |vpiParent:
    \_LogicTypespec: , line:2:3, endln:2:29
    |vpiLeftRange:
    \_Constant: , line:2:10, endln:2:12
      |vpiParent:
      \_Range: , line:2:9, endln:2:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:13, endln:2:14
      |vpiParent:
      \_Range: , line:2:9, endln:2:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:3:3, endln:3:28
  |vpiRange:
  \_Range: , line:3:9, endln:3:15
    |vpiParent:
    \_LogicTypespec: , line:3:3, endln:3:28
    |vpiLeftRange:
    \_Constant: , line:3:10, endln:3:12
      |vpiParent:
      \_Range: , line:3:9, endln:3:15
      |vpiDecompile:33
      |vpiSize:64
      |UINT:33
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:3:13, endln:3:14
      |vpiParent:
      \_Range: , line:3:9, endln:3:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:4:3, endln:4:14
  |vpiRange:
  \_Range: , line:4:9, endln:4:14
    |vpiParent:
    \_LogicTypespec: , line:4:3, endln:4:14
    |vpiLeftRange:
    \_Constant: , line:4:10, endln:4:11
      |vpiParent:
      \_Range: , line:4:9, endln:4:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:4:12, endln:4:13
      |vpiParent:
      \_Range: , line:4:9, endln:4:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
