strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f06ff39dc90>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['wclk', 'wrst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['g_wptr_next', 'b_wptr_next', 'wrst_n']"];
	"17:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0700e08150>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	 [cond="[]",
		lineno=None];
	"29:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f06fef07490>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fef07710>",
		fillcolor=firebrick,
		label="29:NS
full <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fef07710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "29:NS"	 [cond="['wrst_n']",
		label="(!wrst_n)",
		lineno=29];
	"30:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fef07a50>",
		fillcolor=firebrick,
		label="30:NS
full <= wfull;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fef07a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:IF" -> "30:NS"	 [cond="['wrst_n']",
		label="!((!wrst_n))",
		lineno=29];
	"18:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f06ff0954d0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	 [cond="[]",
		lineno=None];
	"Leaf_28:AL"	 [def_var="['full']",
		label="Leaf_28:AL"];
	"14:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f06ff066990>",
		def_var="['b_wptr_next']",
		fillcolor=deepskyblue,
		label="14:AS
b_wptr_next = b_wptr + (w_en & !full);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['b_wptr', 'w_en', 'full']"];
	"Leaf_28:AL" -> "14:AS";
	"18:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f06ff084650>",
		fillcolor=turquoise,
		label="18:BL
b_wptr <= 0;
g_wptr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06ff0849d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f06ff0950d0>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	 [def_var="['g_wptr', 'b_wptr']",
		label="Leaf_17:AL"];
	"18:BL" -> "Leaf_17:AL"	 [cond="[]",
		lineno=None];
	"14:AS" -> "17:AL";
	"15:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f06ff050690>",
		def_var="['g_wptr_next']",
		fillcolor=deepskyblue,
		label="15:AS
g_wptr_next = (b_wptr_next >> 1) ^ b_wptr_next;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['b_wptr_next', 'b_wptr_next']"];
	"14:AS" -> "15:AS";
	"29:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
	"15:AS" -> "17:AL";
	"33:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f06fef07410>",
		def_var="['wfull']",
		fillcolor=deepskyblue,
		label="33:AS
wfull = g_wptr_next == { ~g_rptr_sync[PTR_WIDTH:PTR_WIDTH-1], g_rptr_sync[PTR_WIDTH-2:0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['g_wptr_next', 'g_rptr_sync', 'g_rptr_sync', 'PTR_WIDTH']"];
	"15:AS" -> "33:AS";
	"30:NS" -> "Leaf_28:AL"	 [cond="[]",
		lineno=None];
	"18:IF" -> "18:BL"	 [cond="['wrst_n']",
		label="(!wrst_n)",
		lineno=18];
	"22:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f06fef07850>",
		fillcolor=turquoise,
		label="22:BL
b_wptr <= b_wptr_next;
g_wptr <= g_wptr_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f06fef07650>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f06fef079d0>]",
		style=filled,
		typ=Block];
	"18:IF" -> "22:BL"	 [cond="['wrst_n']",
		label="!((!wrst_n))",
		lineno=18];
	"28:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f06fef07450>",
		clk_sens=True,
		fillcolor=gold,
		label="28:AL",
		sens="['wclk', 'wrst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['wfull', 'wrst_n']"];
	"33:AS" -> "28:AL";
	"22:BL" -> "Leaf_17:AL"	 [cond="[]",
		lineno=None];
	"28:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f06fef07250>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:AL" -> "28:BL"	 [cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "14:AS";
	"28:BL" -> "29:IF"	 [cond="[]",
		lineno=None];
}
