
*** Running vivado
    with args -log ios.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ios.tcl



****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ios.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top ios -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1352.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ios' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.srcs/sources_1/imports/lab5/uart_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'uart_led' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_led.v:25]
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (1#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 125000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (2#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (3#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'led_ctl' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/led_ctl.v:27]
INFO: [Synth 8-6155] done synthesizing module 'led_ctl' (5#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/led_ctl.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart_led' (6#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5_source/uart_led.v:25]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [d:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-8112-DESKTOP-R7BDQNG/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (7#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-8112-DESKTOP-R7BDQNG/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/synth/system.v:83]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_processing_system7_0_0' has 24 connections declared, but only 23 given [d:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/synth/system.v:83]
INFO: [Synth 8-6155] done synthesizing module 'system' (8#1) [d:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (9#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ios' (10#1) [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.srcs/sources_1/imports/lab5/uart_top.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1352.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1352.941 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1352.941 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1352.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'U1/system_i/processing_system7_0'
Finished Parsing XDC File [d:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0/system_processing_system7_0_0_in_context.xdc] for cell 'U1/system_i/processing_system7_0'
Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.srcs/constrs_1/new/uart_led_pynq.xdc]
Finished Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.srcs/constrs_1/new/uart_led_pynq.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.srcs/constrs_1/new/uart_led_pynq.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ios_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ios_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1426.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U1/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U1/system_i/processing_system7_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |system_processing_system7_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |system_processing_system7_0 |     1|
|2     |BUFG                        |     1|
|3     |LUT1                        |     2|
|4     |LUT2                        |     3|
|5     |LUT3                        |    12|
|6     |LUT4                        |     9|
|7     |LUT5                        |     5|
|8     |LUT6                        |    19|
|9     |FDRE                        |    56|
|10    |FDSE                        |     3|
|11    |IBUF                        |     3|
|12    |OBUF                        |     8|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1426.324 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1426.324 ; gain = 73.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1435.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 934772de
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1443.387 ; gain = 90.445
INFO: [Common 17-1381] The checkpoint 'D:/Documents/GitHub/ECE4810J_FA2021/Lab5/lab5/lab5.runs/synth_1/ios.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ios_utilization_synth.rpt -pb ios_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  5 16:56:36 2021...
