{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 18:22:55 2020 " "Info: Processing started: Tue Aug 25 18:22:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp02Task01 -c Exp02Task01 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exp02Task01 -c Exp02Task01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exp02Task01.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Exp02Task01.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exp02Task01 " "Info: Found entity 1: Exp02Task01" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exp02Task01 " "Info: Elaborating entity \"Exp02Task01\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i Exp02Task01.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Exp02Task01.v(13): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i Exp02Task01.v(19) " "Warning (10235): Verilog HDL Always Construct warning at Exp02Task01.v(19): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i Exp02Task01.v(25) " "Warning (10235): Verilog HDL Always Construct warning at Exp02Task01.v(25): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i Exp02Task01.v(31) " "Warning (10235): Verilog HDL Always Construct warning at Exp02Task01.v(31): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y Exp02Task01.v(5) " "Warning (10240): Verilog HDL Always Construct warning at Exp02Task01.v(5): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] Exp02Task01.v(38) " "Info (10041): Inferred latch for \"y\[0\]\" at Exp02Task01.v(38)" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] Exp02Task01.v(38) " "Info (10041): Inferred latch for \"y\[1\]\" at Exp02Task01.v(38)" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] Exp02Task01.v(38) " "Info (10041): Inferred latch for \"y\[2\]\" at Exp02Task01.v(38)" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] Exp02Task01.v(38) " "Info (10041): Inferred latch for \"y\[3\]\" at Exp02Task01.v(38)" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[1\]\$latch " "Warning: Latch y\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA s\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal s\[1\]" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR s\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal s\[1\]" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "y\[3\]\$latch " "Warning: Latch y\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR s\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal s\[1\]" {  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "Exp02Task01.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 02/Exp02Task01/Exp02Task01.v" 38 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Info: Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 25 18:22:55 2020 " "Info: Processing ended: Tue Aug 25 18:22:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
