DSCH 3.5
VERSION 21-Oct-18 10:54:14 AM
BB(-94,-119,164,1240)
SYM  #button
BB(-94,271,-85,279)
TITLE -90 275  #A5
MODEL 59
PROP                                                                                                                                    
REC(-93,272,6,6,r)
VIS 1
PIN(-85,275,0.000,0.000)A5
LIG(-86,275,-85,275)
LIG(-94,279,-94,271)
LIG(-86,279,-94,279)
LIG(-86,271,-86,279)
LIG(-94,271,-86,271)
LIG(-93,278,-93,272)
LIG(-87,278,-93,278)
LIG(-87,272,-87,278)
LIG(-93,272,-87,272)
FSYM
SYM  #light
BB(148,575,154,589)
TITLE 150 589  #light9
MODEL 49
PROP                                                                                                                                    
REC(149,576,4,4,r)
VIS 1
PIN(150,590,0.000,0.000)out9
LIG(153,581,153,576)
LIG(153,576,152,575)
LIG(149,576,149,581)
LIG(152,586,152,583)
LIG(151,586,154,586)
LIG(151,588,153,586)
LIG(152,588,154,586)
LIG(148,583,154,583)
LIG(150,583,150,590)
LIG(148,581,148,583)
LIG(154,581,148,581)
LIG(154,583,154,581)
LIG(150,575,149,576)
LIG(152,575,150,575)
FSYM
SYM  #light
BB(158,470,164,484)
TITLE 160 484  #light8
MODEL 49
PROP                                                                                                                                    
REC(159,471,4,4,r)
VIS 1
PIN(160,485,0.000,0.000)out8
LIG(163,476,163,471)
LIG(163,471,162,470)
LIG(159,471,159,476)
LIG(162,481,162,478)
LIG(161,481,164,481)
LIG(161,483,163,481)
LIG(162,483,164,481)
LIG(158,478,164,478)
LIG(160,478,160,485)
LIG(158,476,158,478)
LIG(164,476,158,476)
LIG(164,478,164,476)
LIG(160,470,159,471)
LIG(162,470,160,470)
FSYM
SYM  #light
BB(153,370,159,384)
TITLE 155 384  #light7
MODEL 49
PROP                                                                                                                                    
REC(154,371,4,4,r)
VIS 1
PIN(155,385,0.000,0.000)out7
LIG(158,376,158,371)
LIG(158,371,157,370)
LIG(154,371,154,376)
LIG(157,381,157,378)
LIG(156,381,159,381)
LIG(156,383,158,381)
LIG(157,383,159,381)
LIG(153,378,159,378)
LIG(155,378,155,385)
LIG(153,376,153,378)
LIG(159,376,153,376)
LIG(159,378,159,376)
LIG(155,370,154,371)
LIG(157,370,155,370)
FSYM
SYM  #light
BB(158,260,164,274)
TITLE 160 274  #light6
MODEL 49
PROP                                                                                                                                    
REC(159,261,4,4,r)
VIS 1
PIN(160,275,0.000,0.000)out6
LIG(163,266,163,261)
LIG(163,261,162,260)
LIG(159,261,159,266)
LIG(162,271,162,268)
LIG(161,271,164,271)
LIG(161,273,163,271)
LIG(162,273,164,271)
LIG(158,268,164,268)
LIG(160,268,160,275)
LIG(158,266,158,268)
LIG(164,266,158,266)
LIG(164,268,164,266)
LIG(160,260,159,261)
LIG(162,260,160,260)
FSYM
SYM  #light
BB(158,160,164,174)
TITLE 160 174  #light4
MODEL 49
PROP                                                                                                                                    
REC(159,161,4,4,r)
VIS 1
PIN(160,175,0.000,0.000)out4
LIG(163,166,163,161)
LIG(163,161,162,160)
LIG(159,161,159,166)
LIG(162,171,162,168)
LIG(161,171,164,171)
LIG(161,173,163,171)
LIG(162,173,164,171)
LIG(158,168,164,168)
LIG(160,168,160,175)
LIG(158,166,158,168)
LIG(164,166,158,166)
LIG(164,168,164,166)
LIG(160,160,159,161)
LIG(162,160,160,160)
FSYM
SYM  #light
BB(158,75,164,89)
TITLE 160 89  #light3
MODEL 49
PROP                                                                                                                                    
REC(159,76,4,4,r)
VIS 1
PIN(160,90,0.000,0.000)out3
LIG(163,81,163,76)
LIG(163,76,162,75)
LIG(159,76,159,81)
LIG(162,86,162,83)
LIG(161,86,164,86)
LIG(161,88,163,86)
LIG(162,88,164,86)
LIG(158,83,164,83)
LIG(160,83,160,90)
LIG(158,81,158,83)
LIG(164,81,158,81)
LIG(164,83,164,81)
LIG(160,75,159,76)
LIG(162,75,160,75)
FSYM
SYM  #light
BB(158,-5,164,9)
TITLE 160 9  #light2
MODEL 49
PROP                                                                                                                                    
REC(159,-4,4,4,r)
VIS 1
PIN(160,10,0.000,0.000)out2
LIG(163,1,163,-4)
LIG(163,-4,162,-5)
LIG(159,-4,159,1)
LIG(162,6,162,3)
LIG(161,6,164,6)
LIG(161,8,163,6)
LIG(162,8,164,6)
LIG(158,3,164,3)
LIG(160,3,160,10)
LIG(158,1,158,3)
LIG(164,1,158,1)
LIG(164,3,164,1)
LIG(160,-5,159,-4)
LIG(162,-5,160,-5)
FSYM
SYM  #light
BB(158,-80,164,-66)
TITLE 160 -66  #light1
MODEL 49
PROP                                                                                                                                    
REC(159,-79,4,4,r)
VIS 1
PIN(160,-65,0.000,0.000)out1
LIG(163,-74,163,-79)
LIG(163,-79,162,-80)
LIG(159,-79,159,-74)
LIG(162,-69,162,-72)
LIG(161,-69,164,-69)
LIG(161,-67,163,-69)
LIG(162,-67,164,-69)
LIG(158,-72,164,-72)
LIG(160,-72,160,-65)
LIG(158,-74,158,-72)
LIG(164,-74,158,-74)
LIG(164,-72,164,-74)
LIG(160,-80,159,-79)
LIG(162,-80,160,-80)
FSYM
SYM  #button
BB(-94,381,-85,389)
TITLE -90 385  #A6
MODEL 59
PROP                                                                                                                                    
REC(-93,382,6,6,r)
VIS 1
PIN(-85,385,0.000,0.000)A6
LIG(-86,385,-85,385)
LIG(-94,389,-94,381)
LIG(-86,389,-94,389)
LIG(-86,381,-86,389)
LIG(-94,381,-86,381)
LIG(-93,388,-93,382)
LIG(-87,388,-93,388)
LIG(-87,382,-87,388)
LIG(-93,382,-87,382)
FSYM
SYM  #button
BB(-94,501,-85,509)
TITLE -90 505  #B7
MODEL 59
PROP                                                                                                                                    
REC(-93,502,6,6,r)
VIS 1
PIN(-85,505,0.000,0.000)B7
LIG(-86,505,-85,505)
LIG(-94,509,-94,501)
LIG(-86,509,-94,509)
LIG(-86,501,-86,509)
LIG(-94,501,-86,501)
LIG(-93,508,-93,502)
LIG(-87,508,-93,508)
LIG(-87,502,-87,508)
LIG(-93,502,-87,502)
FSYM
SYM  #button
BB(-94,481,-85,489)
TITLE -90 485  #A7
MODEL 59
PROP                                                                                                                                    
REC(-93,482,6,6,r)
VIS 1
PIN(-85,485,0.000,0.000)A7
LIG(-86,485,-85,485)
LIG(-94,489,-94,481)
LIG(-86,489,-94,489)
LIG(-86,481,-86,489)
LIG(-94,481,-86,481)
LIG(-93,488,-93,482)
LIG(-87,488,-93,488)
LIG(-87,482,-87,488)
LIG(-93,482,-87,482)
FSYM
SYM  #button
BB(-94,606,-85,614)
TITLE -90 610  #B8
MODEL 59
PROP                                                                                                                                    
REC(-93,607,6,6,r)
VIS 1
PIN(-85,610,0.000,0.000)B8
LIG(-86,610,-85,610)
LIG(-94,614,-94,606)
LIG(-86,614,-94,614)
LIG(-86,606,-86,614)
LIG(-94,606,-86,606)
LIG(-93,613,-93,607)
LIG(-87,613,-93,613)
LIG(-87,607,-87,613)
LIG(-93,607,-87,607)
FSYM
SYM  #button
BB(-94,586,-85,594)
TITLE -90 590  #A8
MODEL 59
PROP                                                                                                                                    
REC(-93,587,6,6,r)
VIS 1
PIN(-85,590,0.000,0.000)A8
LIG(-86,590,-85,590)
LIG(-94,594,-94,586)
LIG(-86,594,-94,594)
LIG(-86,586,-86,594)
LIG(-94,586,-86,586)
LIG(-93,593,-93,587)
LIG(-87,593,-93,593)
LIG(-87,587,-87,593)
LIG(-93,587,-87,587)
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(20,165,100,215)
TITLE 30 158  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(25,170,70,40,r)
VIS 5
PIN(20,175,0.000,0.000)A
PIN(20,195,0.000,0.000)B
PIN(35,165,0.000,0.000)SUB
PIN(45,165,0.000,0.000)CIN
PIN(75,165,0.000,0.000)C2
PIN(85,165,0.000,0.000)C3
PIN(65,165,0.000,0.000)C1
PIN(65,215,0.000,0.000)SET
PIN(100,175,0.010,0.004)OUT
PIN(35,215,0.010,0.006)COUT
LIG(20,175,25,175)
LIG(20,195,25,195)
LIG(35,165,35,170)
LIG(45,165,45,170)
LIG(75,165,75,170)
LIG(85,165,85,170)
LIG(65,165,65,170)
LIG(65,210,65,215)
LIG(95,175,100,175)
LIG(35,210,35,215)
LIG(25,170,25,210)
LIG(25,170,95,170)
LIG(95,170,95,210)
LIG(95,210,25,210)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(25,375,105,425)
TITLE 35 368  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(30,380,70,40,r)
VIS 5
PIN(25,385,0.000,0.000)A
PIN(25,405,0.000,0.000)B
PIN(40,375,0.000,0.000)SUB
PIN(50,375,0.000,0.000)CIN
PIN(80,375,0.000,0.000)C2
PIN(90,375,0.000,0.000)C3
PIN(70,375,0.000,0.000)C1
PIN(70,425,0.000,0.000)SET
PIN(105,385,0.010,0.004)OUT
PIN(40,425,0.010,0.006)COUT
LIG(25,385,30,385)
LIG(25,405,30,405)
LIG(40,375,40,380)
LIG(50,375,50,380)
LIG(80,375,80,380)
LIG(90,375,90,380)
LIG(70,375,70,380)
LIG(70,420,70,425)
LIG(100,385,105,385)
LIG(40,420,40,425)
LIG(30,380,30,420)
LIG(30,380,100,380)
LIG(100,380,100,420)
LIG(100,420,30,420)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(25,265,105,315)
TITLE 35 258  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(30,270,70,40,r)
VIS 5
PIN(25,275,0.000,0.000)A
PIN(25,295,0.000,0.000)B
PIN(40,265,0.000,0.000)SUB
PIN(50,265,0.000,0.000)CIN
PIN(80,265,0.000,0.000)C2
PIN(90,265,0.000,0.000)C3
PIN(70,265,0.000,0.000)C1
PIN(70,315,0.000,0.000)SET
PIN(105,275,0.010,0.004)OUT
PIN(40,315,0.010,0.006)COUT
LIG(25,275,30,275)
LIG(25,295,30,295)
LIG(40,265,40,270)
LIG(50,265,50,270)
LIG(80,265,80,270)
LIG(90,265,90,270)
LIG(70,265,70,270)
LIG(70,310,70,315)
LIG(100,275,105,275)
LIG(40,310,40,315)
LIG(30,270,30,310)
LIG(30,270,100,270)
LIG(100,270,100,310)
LIG(100,310,30,310)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,580,110,630)
TITLE 40 573  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(35,585,70,40,r)
VIS 5
PIN(30,590,0.000,0.000)A
PIN(30,610,0.000,0.000)B
PIN(45,580,0.000,0.000)SUB
PIN(55,580,0.000,0.000)CIN
PIN(85,580,0.000,0.000)C2
PIN(95,580,0.000,0.000)C3
PIN(75,580,0.000,0.000)C1
PIN(75,630,0.000,0.000)SET
PIN(110,590,0.010,0.004)OUT
PIN(45,630,0.010,0.006)COUT
LIG(30,590,35,590)
LIG(30,610,35,610)
LIG(45,580,45,585)
LIG(55,580,55,585)
LIG(85,580,85,585)
LIG(95,580,95,585)
LIG(75,580,75,585)
LIG(75,625,75,630)
LIG(105,590,110,590)
LIG(45,625,45,630)
LIG(35,585,35,625)
LIG(35,585,105,585)
LIG(105,585,105,625)
LIG(105,625,35,625)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,475,110,525)
TITLE 40 468  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(35,480,70,40,r)
VIS 5
PIN(30,485,0.000,0.000)A
PIN(30,505,0.000,0.000)B
PIN(45,475,0.000,0.000)SUB
PIN(55,475,0.000,0.000)CIN
PIN(85,475,0.000,0.000)C2
PIN(95,475,0.000,0.000)C3
PIN(75,475,0.000,0.000)C1
PIN(75,525,0.000,0.000)SET
PIN(110,485,0.010,0.004)OUT
PIN(45,525,0.010,0.006)COUT
LIG(30,485,35,485)
LIG(30,505,35,505)
LIG(45,475,45,480)
LIG(55,475,55,480)
LIG(85,475,85,480)
LIG(95,475,95,480)
LIG(75,475,75,480)
LIG(75,520,75,525)
LIG(105,485,110,485)
LIG(45,520,45,525)
LIG(35,480,35,520)
LIG(35,480,105,480)
LIG(105,480,105,520)
LIG(105,520,35,520)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #button
BB(6,-114,14,-105)
TITLE 10 -110  #SUB
MODEL 59
PROP                                                                                                                                    
REC(7,-113,6,6,r)
VIS 1
PIN(10,-105,0.000,0.000)SUB
LIG(10,-106,10,-105)
LIG(6,-114,14,-114)
LIG(6,-106,6,-114)
LIG(14,-106,6,-106)
LIG(14,-114,14,-106)
LIG(7,-113,13,-113)
LIG(7,-107,7,-113)
LIG(13,-107,7,-107)
LIG(13,-113,13,-107)
FSYM
SYM  #button
BB(-94,106,-85,114)
TITLE -90 110  #B3
MODEL 59
PROP                                                                                                                                    
REC(-93,107,6,6,r)
VIS 1
PIN(-85,110,0.000,0.000)B3
LIG(-86,110,-85,110)
LIG(-94,114,-94,106)
LIG(-86,114,-94,114)
LIG(-86,106,-86,114)
LIG(-94,106,-86,106)
LIG(-93,113,-93,107)
LIG(-87,113,-93,113)
LIG(-87,107,-87,113)
LIG(-93,107,-87,107)
FSYM
SYM  #button
BB(86,-99,94,-90)
TITLE 90 -95  #C3
MODEL 59
PROP                                                                                                                                    
REC(87,-98,6,6,r)
VIS 1
PIN(90,-90,0.000,0.000)C3
LIG(90,-91,90,-90)
LIG(86,-99,94,-99)
LIG(86,-91,86,-99)
LIG(94,-91,86,-91)
LIG(94,-99,94,-91)
LIG(87,-98,93,-98)
LIG(87,-92,87,-98)
LIG(93,-92,87,-92)
LIG(93,-98,93,-92)
FSYM
SYM  #button
BB(-94,191,-85,199)
TITLE -90 195  #B4
MODEL 59
PROP                                                                                                                                    
REC(-93,192,6,6,r)
VIS 1
PIN(-85,195,0.000,0.000)B4
LIG(-86,195,-85,195)
LIG(-94,199,-94,191)
LIG(-86,199,-94,199)
LIG(-86,191,-86,199)
LIG(-94,191,-86,191)
LIG(-93,198,-93,192)
LIG(-87,198,-93,198)
LIG(-87,192,-87,198)
LIG(-93,192,-87,192)
FSYM
SYM  #button
BB(-94,171,-85,179)
TITLE -90 175  #A4
MODEL 59
PROP                                                                                                                                    
REC(-93,172,6,6,r)
VIS 1
PIN(-85,175,0.000,0.000)A4
LIG(-86,175,-85,175)
LIG(-94,179,-94,171)
LIG(-86,179,-94,179)
LIG(-86,171,-86,179)
LIG(-94,171,-86,171)
LIG(-93,178,-93,172)
LIG(-87,178,-93,178)
LIG(-87,172,-87,178)
LIG(-93,172,-87,172)
FSYM
SYM  #button
BB(-94,26,-85,34)
TITLE -90 30  #B2
MODEL 59
PROP                                                                                                                                    
REC(-93,27,6,6,r)
VIS 1
PIN(-85,30,0.000,0.000)B2
LIG(-86,30,-85,30)
LIG(-94,34,-94,26)
LIG(-86,34,-94,34)
LIG(-86,26,-86,34)
LIG(-94,26,-86,26)
LIG(-93,33,-93,27)
LIG(-87,33,-93,33)
LIG(-87,27,-87,33)
LIG(-93,27,-87,27)
FSYM
SYM  #button
BB(-94,86,-85,94)
TITLE -90 90  #A3
MODEL 59
PROP                                                                                                                                    
REC(-93,87,6,6,r)
VIS 1
PIN(-85,90,0.000,0.000)A3
LIG(-86,90,-85,90)
LIG(-94,94,-94,86)
LIG(-86,94,-94,94)
LIG(-86,86,-86,94)
LIG(-94,86,-86,86)
LIG(-93,93,-93,87)
LIG(-87,93,-93,93)
LIG(-87,87,-87,93)
LIG(-93,87,-87,87)
FSYM
SYM  #button
BB(76,-104,84,-95)
TITLE 80 -100  #C2
MODEL 59
PROP                                                                                                                                    
REC(77,-103,6,6,r)
VIS 1
PIN(80,-95,0.000,0.000)C2
LIG(80,-96,80,-95)
LIG(76,-104,84,-104)
LIG(76,-96,76,-104)
LIG(84,-96,76,-96)
LIG(84,-104,84,-96)
LIG(77,-103,83,-103)
LIG(77,-97,77,-103)
LIG(83,-97,77,-97)
LIG(83,-103,83,-97)
FSYM
SYM  #button
BB(-94,6,-85,14)
TITLE -90 10  #A2
MODEL 59
PROP                                                                                                                                    
REC(-93,7,6,6,r)
VIS 1
PIN(-85,10,0.000,0.000)A2
LIG(-86,10,-85,10)
LIG(-94,14,-94,6)
LIG(-86,14,-94,14)
LIG(-86,6,-86,14)
LIG(-94,6,-86,6)
LIG(-93,13,-93,7)
LIG(-87,13,-93,13)
LIG(-87,7,-87,13)
LIG(-93,7,-87,7)
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(25,-75,105,-25)
TITLE 35 -82  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(30,-70,70,40,r)
VIS 5
PIN(25,-65,0.000,0.000)A
PIN(25,-45,0.000,0.000)B
PIN(40,-75,0.000,0.000)SUB
PIN(50,-75,0.000,0.000)CIN
PIN(80,-75,0.000,0.000)C2
PIN(90,-75,0.000,0.000)C3
PIN(70,-75,0.000,0.000)C1
PIN(70,-25,0.000,0.000)SET
PIN(105,-65,0.010,0.004)OUT
PIN(40,-25,0.010,0.006)COUT
LIG(25,-65,30,-65)
LIG(25,-45,30,-45)
LIG(40,-75,40,-70)
LIG(50,-75,50,-70)
LIG(80,-75,80,-70)
LIG(90,-75,90,-70)
LIG(70,-75,70,-70)
LIG(70,-30,70,-25)
LIG(100,-65,105,-65)
LIG(40,-30,40,-25)
LIG(30,-70,30,-30)
LIG(30,-70,100,-70)
LIG(100,-70,100,-30)
LIG(100,-30,30,-30)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(20,0,100,50)
TITLE 30 -7  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(25,5,70,40,r)
VIS 5
PIN(20,10,0.000,0.000)A
PIN(20,30,0.000,0.000)B
PIN(35,0,0.000,0.000)SUB
PIN(45,0,0.000,0.000)CIN
PIN(75,0,0.000,0.000)C2
PIN(85,0,0.000,0.000)C3
PIN(65,0,0.000,0.000)C1
PIN(65,50,0.000,0.000)SET
PIN(100,10,0.010,0.004)OUT
PIN(35,50,0.010,0.006)COUT
LIG(20,10,25,10)
LIG(20,30,25,30)
LIG(35,0,35,5)
LIG(45,0,45,5)
LIG(75,0,75,5)
LIG(85,0,85,5)
LIG(65,0,65,5)
LIG(65,45,65,50)
LIG(95,10,100,10)
LIG(35,45,35,50)
LIG(25,5,25,45)
LIG(25,5,95,5)
LIG(95,5,95,45)
LIG(95,45,25,45)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(20,80,100,130)
TITLE 30 73  #CSKA
MODEL 6000
PROP                                                                                                                                    
REC(25,85,70,40,r)
VIS 5
PIN(20,90,0.000,0.000)A
PIN(20,110,0.000,0.000)B
PIN(35,80,0.000,0.000)SUB
PIN(45,80,0.000,0.000)CIN
PIN(75,80,0.000,0.000)C2
PIN(85,80,0.000,0.000)C3
PIN(65,80,0.000,0.000)C1
PIN(65,130,0.000,0.000)SET
PIN(100,90,0.010,0.004)OUT
PIN(35,130,0.010,0.006)COUT
LIG(20,90,25,90)
LIG(20,110,25,110)
LIG(35,80,35,85)
LIG(45,80,45,85)
LIG(75,80,75,85)
LIG(85,80,85,85)
LIG(65,80,65,85)
LIG(65,125,65,130)
LIG(95,90,100,90)
LIG(35,125,35,130)
LIG(25,85,25,125)
LIG(25,85,95,85)
LIG(95,85,95,125)
LIG(95,125,25,125)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #button
BB(-94,401,-85,409)
TITLE -90 405  #B6
MODEL 59
PROP                                                                                                                                    
REC(-93,402,6,6,r)
VIS 1
PIN(-85,405,0.000,0.000)B6
LIG(-86,405,-85,405)
LIG(-94,409,-94,401)
LIG(-86,409,-94,409)
LIG(-86,401,-86,409)
LIG(-94,401,-86,401)
LIG(-93,408,-93,402)
LIG(-87,408,-93,408)
LIG(-87,402,-87,408)
LIG(-93,402,-87,402)
FSYM
SYM  #button
BB(66,-119,74,-110)
TITLE 70 -115  #C1
MODEL 59
PROP                                                                                                                                    
REC(67,-118,6,6,r)
VIS 1
PIN(70,-110,0.000,0.000)C1
LIG(70,-111,70,-110)
LIG(66,-119,74,-119)
LIG(66,-111,66,-119)
LIG(74,-111,66,-111)
LIG(74,-119,74,-111)
LIG(67,-118,73,-118)
LIG(67,-112,67,-118)
LIG(73,-112,67,-112)
LIG(73,-118,73,-112)
FSYM
SYM  #button
BB(-94,291,-85,299)
TITLE -90 295  #B5
MODEL 59
PROP                                                                                                                                    
REC(-93,292,6,6,r)
VIS 1
PIN(-85,295,0.000,0.000)B5
LIG(-86,295,-85,295)
LIG(-94,299,-94,291)
LIG(-86,299,-94,299)
LIG(-86,291,-86,299)
LIG(-94,291,-86,291)
LIG(-93,298,-93,292)
LIG(-87,298,-93,298)
LIG(-87,292,-87,298)
LIG(-93,292,-87,292)
FSYM
SYM  #button
BB(-94,-69,-85,-61)
TITLE -90 -65  #A1
MODEL 59
PROP                                                                                                                                    
REC(-93,-68,6,6,r)
VIS 1
PIN(-85,-65,0.000,0.000)A1
LIG(-86,-65,-85,-65)
LIG(-94,-61,-94,-69)
LIG(-86,-61,-94,-61)
LIG(-86,-69,-86,-61)
LIG(-94,-69,-86,-69)
LIG(-93,-62,-93,-68)
LIG(-87,-62,-93,-62)
LIG(-87,-68,-87,-62)
LIG(-93,-68,-87,-68)
FSYM
SYM  #button
BB(-94,-49,-85,-41)
TITLE -90 -45  #B1
MODEL 59
PROP                                                                                                                                    
REC(-93,-48,6,6,r)
VIS 1
PIN(-85,-45,0.000,0.000)B1
LIG(-86,-45,-85,-45)
LIG(-94,-41,-94,-49)
LIG(-86,-41,-94,-41)
LIG(-86,-49,-86,-41)
LIG(-94,-49,-86,-49)
LIG(-93,-42,-93,-48)
LIG(-87,-42,-93,-42)
LIG(-87,-48,-87,-42)
LIG(-93,-48,-87,-48)
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,665,110,715)
TITLE 40 658  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,670,70,40,r)
VIS 5
PIN(30,675,0.000,0.000)A
PIN(30,695,0.000,0.000)B
PIN(45,665,0.000,0.000)SUB
PIN(55,665,0.000,0.000)CIN
PIN(85,665,0.000,0.000)C2
PIN(95,665,0.000,0.000)C3
PIN(75,665,0.000,0.000)C1
PIN(75,715,0.000,0.000)SET
PIN(110,675,0.010,0.004)OUT
PIN(45,715,0.010,0.006)COUT
LIG(30,675,35,675)
LIG(30,695,35,695)
LIG(45,665,45,670)
LIG(55,665,55,670)
LIG(85,665,85,670)
LIG(95,665,95,670)
LIG(75,665,75,670)
LIG(75,710,75,715)
LIG(105,675,110,675)
LIG(45,710,45,715)
LIG(35,670,35,710)
LIG(35,670,105,670)
LIG(105,670,105,710)
LIG(105,710,35,710)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,745,110,795)
TITLE 40 738  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,750,70,40,r)
VIS 5
PIN(30,755,0.000,0.000)A
PIN(30,775,0.000,0.000)B
PIN(45,745,0.000,0.000)SUB
PIN(55,745,0.000,0.000)CIN
PIN(85,745,0.000,0.000)C2
PIN(95,745,0.000,0.000)C3
PIN(75,745,0.000,0.000)C1
PIN(75,795,0.000,0.000)SET
PIN(110,755,0.010,0.004)OUT
PIN(45,795,0.010,0.006)COUT
LIG(30,755,35,755)
LIG(30,775,35,775)
LIG(45,745,45,750)
LIG(55,745,55,750)
LIG(85,745,85,750)
LIG(95,745,95,750)
LIG(75,745,75,750)
LIG(75,790,75,795)
LIG(105,755,110,755)
LIG(45,790,45,795)
LIG(35,750,35,790)
LIG(35,750,105,750)
LIG(105,750,105,790)
LIG(105,790,35,790)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,820,110,870)
TITLE 40 813  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,825,70,40,r)
VIS 5
PIN(30,830,0.000,0.000)A
PIN(30,850,0.000,0.000)B
PIN(45,820,0.000,0.000)SUB
PIN(55,820,0.000,0.000)CIN
PIN(85,820,0.000,0.000)C2
PIN(95,820,0.000,0.000)C3
PIN(75,820,0.000,0.000)C1
PIN(75,870,0.000,0.000)SET
PIN(110,830,0.010,0.004)OUT
PIN(45,870,0.010,0.006)COUT
LIG(30,830,35,830)
LIG(30,850,35,850)
LIG(45,820,45,825)
LIG(55,820,55,825)
LIG(85,820,85,825)
LIG(95,820,95,825)
LIG(75,820,75,825)
LIG(75,865,75,870)
LIG(105,830,110,830)
LIG(45,865,45,870)
LIG(35,825,35,865)
LIG(35,825,105,825)
LIG(105,825,105,865)
LIG(105,865,35,865)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,895,110,945)
TITLE 40 888  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,900,70,40,r)
VIS 5
PIN(30,905,0.000,0.000)A
PIN(30,925,0.000,0.000)B
PIN(45,895,0.000,0.000)SUB
PIN(55,895,0.000,0.000)CIN
PIN(85,895,0.000,0.000)C2
PIN(95,895,0.000,0.000)C3
PIN(75,895,0.000,0.000)C1
PIN(75,945,0.000,0.000)SET
PIN(110,905,0.010,0.004)OUT
PIN(45,945,0.010,0.006)COUT
LIG(30,905,35,905)
LIG(30,925,35,925)
LIG(45,895,45,900)
LIG(55,895,55,900)
LIG(85,895,85,900)
LIG(95,895,95,900)
LIG(75,895,75,900)
LIG(75,940,75,945)
LIG(105,905,110,905)
LIG(45,940,45,945)
LIG(35,900,35,940)
LIG(35,900,105,900)
LIG(105,900,105,940)
LIG(105,940,35,940)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,965,110,1015)
TITLE 40 958  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,970,70,40,r)
VIS 5
PIN(30,975,0.000,0.000)A
PIN(30,995,0.000,0.000)B
PIN(45,965,0.000,0.000)SUB
PIN(55,965,0.000,0.000)CIN
PIN(85,965,0.000,0.000)C2
PIN(95,965,0.000,0.000)C3
PIN(75,965,0.000,0.000)C1
PIN(75,1015,0.000,0.000)SET
PIN(110,975,0.010,0.004)OUT
PIN(45,1015,0.010,0.006)COUT
LIG(30,975,35,975)
LIG(30,995,35,995)
LIG(45,965,45,970)
LIG(55,965,55,970)
LIG(85,965,85,970)
LIG(95,965,95,970)
LIG(75,965,75,970)
LIG(75,1010,75,1015)
LIG(105,975,110,975)
LIG(45,1010,45,1015)
LIG(35,970,35,1010)
LIG(35,970,105,970)
LIG(105,970,105,1010)
LIG(105,1010,35,1010)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,1030,110,1080)
TITLE 40 1023  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,1035,70,40,r)
VIS 5
PIN(30,1040,0.000,0.000)A
PIN(30,1060,0.000,0.000)B
PIN(45,1030,0.000,0.000)SUB
PIN(55,1030,0.000,0.000)CIN
PIN(85,1030,0.000,0.000)C2
PIN(95,1030,0.000,0.000)C3
PIN(75,1030,0.000,0.000)C1
PIN(75,1080,0.000,0.000)SET
PIN(110,1040,0.010,0.002)OUT
PIN(45,1080,0.010,0.006)COUT
LIG(30,1040,35,1040)
LIG(30,1060,35,1060)
LIG(45,1030,45,1035)
LIG(55,1030,55,1035)
LIG(85,1030,85,1035)
LIG(95,1030,95,1035)
LIG(75,1030,75,1035)
LIG(75,1075,75,1080)
LIG(105,1040,110,1040)
LIG(45,1075,45,1080)
LIG(35,1035,35,1075)
LIG(35,1035,105,1035)
LIG(105,1035,105,1075)
LIG(105,1075,35,1075)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,1110,110,1160)
TITLE 40 1103  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,1115,70,40,r)
VIS 5
PIN(30,1120,0.000,0.000)A
PIN(30,1140,0.000,0.000)B
PIN(45,1110,0.000,0.000)SUB
PIN(55,1110,0.000,0.000)CIN
PIN(85,1110,0.000,0.000)C2
PIN(95,1110,0.000,0.000)C3
PIN(75,1110,0.000,0.000)C1
PIN(75,1160,0.000,0.000)SET
PIN(110,1120,0.010,0.004)OUT
PIN(45,1160,0.010,0.006)COUT
LIG(30,1120,35,1120)
LIG(30,1140,35,1140)
LIG(45,1110,45,1115)
LIG(55,1110,55,1115)
LIG(85,1110,85,1115)
LIG(95,1110,95,1115)
LIG(75,1110,75,1115)
LIG(75,1155,75,1160)
LIG(105,1120,110,1120)
LIG(45,1155,45,1160)
LIG(35,1115,35,1155)
LIG(35,1115,105,1115)
LIG(105,1115,105,1155)
LIG(105,1155,35,1155)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #2NDSTEPMOD_3Copy
BB(30,1190,110,1240)
TITLE 40 1183  #CSKA
MODEL 6000
PROP                                                                                                                                   
REC(35,1195,70,40,r)
VIS 5
PIN(30,1200,0.000,0.000)A
PIN(30,1220,0.000,0.000)B
PIN(45,1190,0.000,0.000)SUB
PIN(55,1190,0.000,0.000)CIN
PIN(85,1190,0.000,0.000)C2
PIN(95,1190,0.000,0.000)C3
PIN(75,1190,0.000,0.000)C1
PIN(75,1240,0.000,0.000)SET
PIN(110,1200,0.010,0.004)OUT
PIN(45,1240,0.010,0.002)COUT
LIG(30,1200,35,1200)
LIG(30,1220,35,1220)
LIG(45,1190,45,1195)
LIG(55,1190,55,1195)
LIG(85,1190,85,1195)
LIG(95,1190,95,1195)
LIG(75,1190,75,1195)
LIG(75,1235,75,1240)
LIG(105,1200,110,1200)
LIG(45,1235,45,1240)
LIG(35,1195,35,1235)
LIG(35,1195,105,1195)
LIG(105,1195,105,1235)
LIG(105,1235,35,1235)
VLG module 2NDSTEPMOD_3Copy( A,B,SUB,CIN,C2,C3,C1,SET,
VLG OUT,COUT);
VLG input A,B,SUB,CIN,C2,C3,C1,SET;
VLG output OUT,COUT;
VLG wire w4,w9,w10,w11,w12,w13,w14,w19;
VLG wire w20,w21,w22,w23,w24,w25,w26,w27;
VLG wire w28,w29,w30,w31,w32,w33,w34,w35;
VLG wire w36,w37,w38,w39,w40,w41,w42,w43;
VLG wire w44,w45,w46,w47,w48,w49,w50,w51;
VLG wire w52,w53,w54,w55,w56,w57,w58,w59;
VLG wire w60,w61,w62,w63,w64,w65,w66,w67;
VLG wire w68,w69,w70,w71,w72,w73,w74,w75;
VLG wire w76,w77,w78,w79,w80,w81,w82,w83;
VLG wire w84,w85,w86,w87,w88,w89,w90,w91;
VLG wire w92,w93,w94,w95,w96,w97,w98,w99;
VLG wire w100,w101,w102,w103,w104,w105,w106,w107;
VLG wire w108,w109,w110,w111,w112,w113,w114,w115;
VLG wire w116,w117,w118,w119,w120,w121,w122,w123;
VLG wire w124,w125,w126,w127,w128,w129,w130,w131;
VLG wire w132,w133,w134,w135,w136,w137;
VLG nor #(3) nor2_1(w9,A,B);
VLG nand #(2) nand2_2(w10,B,A);
VLG or #(3) or2_3(w11,A,B);
VLG and #(4) and2_4(w12,B,A);
VLG xor #(3) xor2_5(w13,A,B);
VLG xnor #(3) xnor2_6(w14,A,B);
VLG xor #(4) xor2_7(w4,B,SUB);
VLG xor #(3) xor2_1_8(w19,A,w4);
VLG xor #(2) xor2_2_9(SET,w19,CIN);
VLG and #(2) and2_3_10(w20,w19,CIN);
VLG and #(2) and2_4_11(w21,w4,A);
VLG or #(2) or2_5_12(COUT,w20,w21);
VLG not #(3) inv_1_13(w22,C1);
VLG not #(3) inv_2_14(w23,C3);
VLG not #(3) inv_3_15(w24,C2);
VLG xor #(2) xor2_1_4_16(w27,w25,w26);
VLG xor #(1) xor2_2_5_17(w29,w27,w28);
VLG and #(1) and2_3_6_18(w30,w28,w27);
VLG and #(1) and2_4_7_19(w31,w26,w25);
VLG or #(1) or2_5_8_20(w32,w30,w31);
VLG or #(1) or3_1_9_21(w36,w33,w34,w35);
VLG or #(1) or3_2_10_22(w39,w36,w37,w38);
VLG or #(1) or3_3_11_23(w42,w39,w40,w41);
VLG or #(1) or2_4_12_24(OUT,w42,w43);
VLG xor #(2) xor2_1_5_13_25(w46,w44,w45);
VLG xor #(1) xor2_2_6_14_26(w48,w46,w47);
VLG and #(1) and2_3_7_15_27(w49,w47,w46);
VLG and #(1) and2_4_8_16_28(w50,w45,w44);
VLG or #(1) or2_5_9_17_29(w51,w49,w50);
VLG and #(1) and3_1_10_18_30(w55,w52,w53,w54);
VLG and #(1) and2_2_11_19_31(w57,w56,w55);
VLG xor #(2) xor2_1_3_12_20_32(w60,w58,w59);
VLG xor #(1) xor2_2_4_13_21_33(w62,w60,w61);
VLG and #(1) and2_3_5_14_22_34(w63,w61,w60);
VLG and #(1) and2_4_6_15_23_35(w64,w59,w58);
VLG or #(1) or2_5_7_16_24_36(w65,w63,w64);
VLG and #(1) and3_1_25_37(w66,w11,w22,C2);
VLG and #(1) and2_2_26_38(w35,w23,w66);
VLG xor #(2) xor2_1_3_27_39(w69,w67,w68);
VLG xor #(1) xor2_2_4_28_40(w71,w69,w70);
VLG and #(1) and2_3_5_29_41(w72,w70,w69);
VLG and #(1) and2_4_6_30_42(w73,w68,w67);
VLG or #(1) or2_5_7_31_43(w74,w72,w73);
VLG and #(1) and3_1_32_44(w75,w12,w22,C2);
VLG and #(1) and2_2_33_45(w37,C3,w75);
VLG xor #(2) xor2_1_3_34_46(w78,w76,w77);
VLG xor #(1) xor2_2_4_35_47(w80,w78,w79);
VLG and #(1) and2_3_5_36_48(w81,w79,w78);
VLG and #(1) and2_4_6_37_49(w82,w77,w76);
VLG or #(1) or2_5_7_38_50(w83,w81,w82);
VLG and #(1) and3_1_39_51(w84,w13,C1,w24);
VLG and #(1) and2_2_40_52(w38,w23,w84);
VLG xor #(2) xor2_1_3_41_53(w87,w85,w86);
VLG xor #(1) xor2_2_4_42_54(w89,w87,w88);
VLG and #(1) and2_3_5_43_55(w90,w88,w87);
VLG and #(1) and2_4_6_44_56(w91,w86,w85);
VLG or #(1) or2_5_7_45_57(w92,w90,w91);
VLG and #(1) and3_1_46_58(w93,w14,C1,w24);
VLG and #(1) and2_2_47_59(w40,C3,w93);
VLG xor #(2) xor2_1_3_48_60(w96,w94,w95);
VLG xor #(1) xor2_2_4_49_61(w98,w96,w97);
VLG and #(1) and2_3_5_50_62(w99,w97,w96);
VLG and #(1) and2_4_6_51_63(w100,w95,w94);
VLG or #(1) or2_5_7_52_64(w101,w99,w100);
VLG and #(1) and3_1_53_65(w102,SET,C1,C2);
VLG and #(1) and2_2_54_66(w41,w23,w102);
VLG xor #(2) xor2_1_3_55_67(w105,w103,w104);
VLG xor #(1) xor2_2_4_56_68(w107,w105,w106);
VLG and #(1) and2_3_5_57_69(w108,w106,w105);
VLG and #(1) and2_4_6_58_70(w109,w104,w103);
VLG or #(1) or2_5_7_59_71(w110,w108,w109);
VLG and #(1) and3_1_60_72(w111,w10,w22,w24);
VLG and #(1) and2_2_61_73(w34,C3,w111);
VLG xor #(2) xor2_1_3_62_74(w114,w112,w113);
VLG xor #(1) xor2_2_4_63_75(w116,w114,w115);
VLG and #(1) and2_3_5_64_76(w117,w115,w114);
VLG and #(1) and2_4_6_65_77(w118,w113,w112);
VLG or #(1) or2_5_7_66_78(w119,w117,w118);
VLG and #(1) and3_1_67_79(w120,w9,w22,w24);
VLG and #(1) and2_2_68_80(w33,w23,w120);
VLG xor #(2) xor2_1_3_69_81(w123,w121,w122);
VLG xor #(1) xor2_2_4_70_82(w125,w123,w124);
VLG and #(1) and2_3_5_71_83(w126,w124,w123);
VLG and #(1) and2_4_6_72_84(w127,w122,w121);
VLG or #(1) or2_5_7_73_85(w128,w126,w127);
VLG and #(1) and3_1_74_86(w129,w12,C1,C2);
VLG and #(1) and2_2_75_87(w43,C3,w129);
VLG xor #(2) xor2_1_3_76_88(w132,w130,w131);
VLG xor #(1) xor2_2_4_77_89(w134,w132,w133);
VLG and #(1) and2_3_5_78_90(w135,w133,w132);
VLG and #(1) and2_4_6_79_91(w136,w131,w130);
VLG or #(1) or2_5_7_80_92(w137,w135,w136);
VLG endmodule
FSYM
SYM  #button
BB(-94,666,-85,674)
TITLE -90 670  #button21
MODEL 59
PROP                                                                                                                                   
REC(-93,667,6,6,r)
VIS 1
PIN(-85,670,0.000,0.000)in21
LIG(-86,670,-85,670)
LIG(-94,674,-94,666)
LIG(-86,674,-94,674)
LIG(-86,666,-86,674)
LIG(-94,666,-86,666)
LIG(-93,673,-93,667)
LIG(-87,673,-93,673)
LIG(-87,667,-87,673)
LIG(-93,667,-87,667)
FSYM
SYM  #button
BB(-94,691,-85,699)
TITLE -90 695  #button22
MODEL 59
PROP                                                                                                                                   
REC(-93,692,6,6,r)
VIS 1
PIN(-85,695,0.000,0.000)in22
LIG(-86,695,-85,695)
LIG(-94,699,-94,691)
LIG(-86,699,-94,699)
LIG(-86,691,-86,699)
LIG(-94,691,-86,691)
LIG(-93,698,-93,692)
LIG(-87,698,-93,698)
LIG(-87,692,-87,698)
LIG(-93,692,-87,692)
FSYM
SYM  #light
BB(148,660,154,674)
TITLE 150 674  #light9
MODEL 49
PROP                                                                                                                                   
REC(149,661,4,4,r)
VIS 1
PIN(150,675,0.000,0.000)out9
LIG(153,666,153,661)
LIG(153,661,152,660)
LIG(149,661,149,666)
LIG(152,671,152,668)
LIG(151,671,154,671)
LIG(151,673,153,671)
LIG(152,673,154,671)
LIG(148,668,154,668)
LIG(150,668,150,675)
LIG(148,666,148,668)
LIG(154,666,148,666)
LIG(154,668,154,666)
LIG(150,660,149,661)
LIG(152,660,150,660)
FSYM
SYM  #light
BB(148,740,154,754)
TITLE 150 754  #light10
MODEL 49
PROP                                                                                                                                   
REC(149,741,4,4,r)
VIS 1
PIN(150,755,0.000,0.000)out10
LIG(153,746,153,741)
LIG(153,741,152,740)
LIG(149,741,149,746)
LIG(152,751,152,748)
LIG(151,751,154,751)
LIG(151,753,153,751)
LIG(152,753,154,751)
LIG(148,748,154,748)
LIG(150,748,150,755)
LIG(148,746,148,748)
LIG(154,746,148,746)
LIG(154,748,154,746)
LIG(150,740,149,741)
LIG(152,740,150,740)
FSYM
SYM  #button
BB(-84,751,-75,759)
TITLE -80 755  #button23
MODEL 59
PROP                                                                                                                                   
REC(-83,752,6,6,r)
VIS 1
PIN(-75,755,0.000,0.000)in23
LIG(-76,755,-75,755)
LIG(-84,759,-84,751)
LIG(-76,759,-84,759)
LIG(-76,751,-76,759)
LIG(-84,751,-76,751)
LIG(-83,758,-83,752)
LIG(-77,758,-83,758)
LIG(-77,752,-77,758)
LIG(-83,752,-77,752)
FSYM
SYM  #button
BB(-84,771,-75,779)
TITLE -80 775  #button24
MODEL 59
PROP                                                                                                                                   
REC(-83,772,6,6,r)
VIS 1
PIN(-75,775,0.000,0.000)in24
LIG(-76,775,-75,775)
LIG(-84,779,-84,771)
LIG(-76,779,-84,779)
LIG(-76,771,-76,779)
LIG(-84,771,-76,771)
LIG(-83,778,-83,772)
LIG(-77,778,-83,778)
LIG(-77,772,-77,778)
LIG(-83,772,-77,772)
FSYM
SYM  #button
BB(-79,826,-70,834)
TITLE -75 830  #button25
MODEL 59
PROP                                                                                                                                   
REC(-78,827,6,6,r)
VIS 1
PIN(-70,830,0.000,0.000)in25
LIG(-71,830,-70,830)
LIG(-79,834,-79,826)
LIG(-71,834,-79,834)
LIG(-71,826,-71,834)
LIG(-79,826,-71,826)
LIG(-78,833,-78,827)
LIG(-72,833,-78,833)
LIG(-72,827,-72,833)
LIG(-78,827,-72,827)
FSYM
SYM  #button
BB(-79,846,-70,854)
TITLE -75 850  #button26
MODEL 59
PROP                                                                                                                                   
REC(-78,847,6,6,r)
VIS 1
PIN(-70,850,0.000,0.000)in26
LIG(-71,850,-70,850)
LIG(-79,854,-79,846)
LIG(-71,854,-79,854)
LIG(-71,846,-71,854)
LIG(-79,846,-71,846)
LIG(-78,853,-78,847)
LIG(-72,853,-78,853)
LIG(-72,847,-72,853)
LIG(-78,847,-72,847)
FSYM
SYM  #light
BB(148,815,154,829)
TITLE 150 829  #light11
MODEL 49
PROP                                                                                                                                   
REC(149,816,4,4,r)
VIS 1
PIN(150,830,0.000,0.000)out11
LIG(153,821,153,816)
LIG(153,816,152,815)
LIG(149,816,149,821)
LIG(152,826,152,823)
LIG(151,826,154,826)
LIG(151,828,153,826)
LIG(152,828,154,826)
LIG(148,823,154,823)
LIG(150,823,150,830)
LIG(148,821,148,823)
LIG(154,821,148,821)
LIG(154,823,154,821)
LIG(150,815,149,816)
LIG(152,815,150,815)
FSYM
SYM  #light
BB(148,890,154,904)
TITLE 150 904  #light12
MODEL 49
PROP                                                                                                                                   
REC(149,891,4,4,r)
VIS 1
PIN(150,905,0.000,0.000)out12
LIG(153,896,153,891)
LIG(153,891,152,890)
LIG(149,891,149,896)
LIG(152,901,152,898)
LIG(151,901,154,901)
LIG(151,903,153,901)
LIG(152,903,154,901)
LIG(148,898,154,898)
LIG(150,898,150,905)
LIG(148,896,148,898)
LIG(154,896,148,896)
LIG(154,898,154,896)
LIG(150,890,149,891)
LIG(152,890,150,890)
FSYM
SYM  #button
BB(-74,901,-65,909)
TITLE -70 905  #button27
MODEL 59
PROP                                                                                                                                   
REC(-73,902,6,6,r)
VIS 1
PIN(-65,905,0.000,0.000)in27
LIG(-66,905,-65,905)
LIG(-74,909,-74,901)
LIG(-66,909,-74,909)
LIG(-66,901,-66,909)
LIG(-74,901,-66,901)
LIG(-73,908,-73,902)
LIG(-67,908,-73,908)
LIG(-67,902,-67,908)
LIG(-73,902,-67,902)
FSYM
SYM  #button
BB(-74,921,-65,929)
TITLE -70 925  #button28
MODEL 59
PROP                                                                                                                                   
REC(-73,922,6,6,r)
VIS 1
PIN(-65,925,0.000,0.000)in28
LIG(-66,925,-65,925)
LIG(-74,929,-74,921)
LIG(-66,929,-74,929)
LIG(-66,921,-66,929)
LIG(-74,921,-66,921)
LIG(-73,928,-73,922)
LIG(-67,928,-73,928)
LIG(-67,922,-67,928)
LIG(-73,922,-67,922)
FSYM
SYM  #light
BB(148,960,154,974)
TITLE 150 974  #light13
MODEL 49
PROP                                                                                                                                   
REC(149,961,4,4,r)
VIS 1
PIN(150,975,0.000,0.000)out13
LIG(153,966,153,961)
LIG(153,961,152,960)
LIG(149,961,149,966)
LIG(152,971,152,968)
LIG(151,971,154,971)
LIG(151,973,153,971)
LIG(152,973,154,971)
LIG(148,968,154,968)
LIG(150,968,150,975)
LIG(148,966,148,968)
LIG(154,966,148,966)
LIG(154,968,154,966)
LIG(150,960,149,961)
LIG(152,960,150,960)
FSYM
SYM  #button
BB(-74,971,-65,979)
TITLE -70 975  #button29
MODEL 59
PROP                                                                                                                                   
REC(-73,972,6,6,r)
VIS 1
PIN(-65,975,0.000,0.000)in29
LIG(-66,975,-65,975)
LIG(-74,979,-74,971)
LIG(-66,979,-74,979)
LIG(-66,971,-66,979)
LIG(-74,971,-66,971)
LIG(-73,978,-73,972)
LIG(-67,978,-73,978)
LIG(-67,972,-67,978)
LIG(-73,972,-67,972)
FSYM
SYM  #button
BB(-74,991,-65,999)
TITLE -70 995  #button30
MODEL 59
PROP                                                                                                                                   
REC(-73,992,6,6,r)
VIS 1
PIN(-65,995,0.000,0.000)in30
LIG(-66,995,-65,995)
LIG(-74,999,-74,991)
LIG(-66,999,-74,999)
LIG(-66,991,-66,999)
LIG(-74,991,-66,991)
LIG(-73,998,-73,992)
LIG(-67,998,-73,998)
LIG(-67,992,-67,998)
LIG(-73,992,-67,992)
FSYM
SYM  #button
BB(-64,1036,-55,1044)
TITLE -60 1040  #button31
MODEL 59
PROP                                                                                                                                   
REC(-63,1037,6,6,r)
VIS 1
PIN(-55,1040,0.000,0.000)in31
LIG(-56,1040,-55,1040)
LIG(-64,1044,-64,1036)
LIG(-56,1044,-64,1044)
LIG(-56,1036,-56,1044)
LIG(-64,1036,-56,1036)
LIG(-63,1043,-63,1037)
LIG(-57,1043,-63,1043)
LIG(-57,1037,-57,1043)
LIG(-63,1037,-57,1037)
FSYM
SYM  #button
BB(-69,1061,-60,1069)
TITLE -65 1065  #button32
MODEL 59
PROP                                                                                                                                   
REC(-68,1062,6,6,r)
VIS 1
PIN(-60,1065,0.000,0.000)in32
LIG(-61,1065,-60,1065)
LIG(-69,1069,-69,1061)
LIG(-61,1069,-69,1069)
LIG(-61,1061,-61,1069)
LIG(-69,1061,-61,1061)
LIG(-68,1068,-68,1062)
LIG(-62,1068,-68,1068)
LIG(-62,1062,-62,1068)
LIG(-68,1062,-62,1062)
FSYM
SYM  #button
BB(-64,1116,-55,1124)
TITLE -60 1120  #button33
MODEL 59
PROP                                                                                                                                   
REC(-63,1117,6,6,r)
VIS 1
PIN(-55,1120,0.000,0.000)in33
LIG(-56,1120,-55,1120)
LIG(-64,1124,-64,1116)
LIG(-56,1124,-64,1124)
LIG(-56,1116,-56,1124)
LIG(-64,1116,-56,1116)
LIG(-63,1123,-63,1117)
LIG(-57,1123,-63,1123)
LIG(-57,1117,-57,1123)
LIG(-63,1117,-57,1117)
FSYM
SYM  #button
BB(-69,1136,-60,1144)
TITLE -65 1140  #button34
MODEL 59
PROP                                                                                                                                   
REC(-68,1137,6,6,r)
VIS 1
PIN(-60,1140,0.000,0.000)in34
LIG(-61,1140,-60,1140)
LIG(-69,1144,-69,1136)
LIG(-61,1144,-69,1144)
LIG(-61,1136,-61,1144)
LIG(-69,1136,-61,1136)
LIG(-68,1143,-68,1137)
LIG(-62,1143,-68,1143)
LIG(-62,1137,-62,1143)
LIG(-68,1137,-62,1137)
FSYM
SYM  #button
BB(-69,1196,-60,1204)
TITLE -65 1200  #button35
MODEL 59
PROP                                                                                                                                   
REC(-68,1197,6,6,r)
VIS 1
PIN(-60,1200,0.000,0.000)in35
LIG(-61,1200,-60,1200)
LIG(-69,1204,-69,1196)
LIG(-61,1204,-69,1204)
LIG(-61,1196,-61,1204)
LIG(-69,1196,-61,1196)
LIG(-68,1203,-68,1197)
LIG(-62,1203,-68,1203)
LIG(-62,1197,-62,1203)
LIG(-68,1197,-62,1197)
FSYM
SYM  #button
BB(-64,1216,-55,1224)
TITLE -60 1220  #button36
MODEL 59
PROP                                                                                                                                   
REC(-63,1217,6,6,r)
VIS 1
PIN(-55,1220,0.000,0.000)in36
LIG(-56,1220,-55,1220)
LIG(-64,1224,-64,1216)
LIG(-56,1224,-64,1224)
LIG(-56,1216,-56,1224)
LIG(-64,1216,-56,1216)
LIG(-63,1223,-63,1217)
LIG(-57,1223,-63,1223)
LIG(-57,1217,-57,1223)
LIG(-63,1217,-57,1217)
FSYM
SYM  #light
BB(153,1105,159,1119)
TITLE 155 1119  #light14
MODEL 49
PROP                                                                                                                                   
REC(154,1106,4,4,r)
VIS 1
PIN(155,1120,0.000,0.000)out14
LIG(158,1111,158,1106)
LIG(158,1106,157,1105)
LIG(154,1106,154,1111)
LIG(157,1116,157,1113)
LIG(156,1116,159,1116)
LIG(156,1118,158,1116)
LIG(157,1118,159,1116)
LIG(153,1113,159,1113)
LIG(155,1113,155,1120)
LIG(153,1111,153,1113)
LIG(159,1111,153,1111)
LIG(159,1113,159,1111)
LIG(155,1105,154,1106)
LIG(157,1105,155,1105)
FSYM
SYM  #light
BB(148,1180,154,1194)
TITLE 150 1194  #light15
MODEL 49
PROP                                                                                                                                   
REC(149,1181,4,4,r)
VIS 1
PIN(150,1195,0.000,0.000)out15
LIG(153,1186,153,1181)
LIG(153,1181,152,1180)
LIG(149,1181,149,1186)
LIG(152,1191,152,1188)
LIG(151,1191,154,1191)
LIG(151,1193,153,1191)
LIG(152,1193,154,1191)
LIG(148,1188,154,1188)
LIG(150,1188,150,1195)
LIG(148,1186,148,1188)
LIG(154,1186,148,1186)
LIG(154,1188,154,1186)
LIG(150,1180,149,1181)
LIG(152,1180,150,1180)
FSYM
CNC(130 470)
CNC(120 475)
CNC(120 370)
CNC(130 370)
CNC(140 365)
CNC(140 255)
CNC(120 375)
CNC(140 255)
CNC(130 260)
CNC(120 265)
CNC(120 370)
CNC(120 370)
CNC(120 375)
CNC(10 265)
CNC(10 165)
CNC(10 375)
CNC(140 150)
CNC(130 155)
CNC(120 160)
CNC(140 465)
CNC(10 -85)
CNC(10 80)
CNC(10 0)
CNC(10 -75)
CNC(120 375)
CNC(120 375)
CNC(120 370)
CNC(120 375)
CNC(140 65)
CNC(130 70)
CNC(120 80)
CNC(10 475)
CNC(140 -5)
CNC(130 -10)
CNC(120 0)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(90 -85)
CNC(80 -80)
CNC(70 -105)
CNC(90 -85)
CNC(90 -85)
CNC(120 570)
CNC(130 565)
CNC(140 560)
CNC(140 560)
CNC(10 580)
CNC(10 665)
CNC(120 655)
CNC(130 650)
CNC(140 645)
CNC(120 740)
CNC(130 735)
CNC(140 730)
CNC(120 820)
CNC(130 810)
CNC(140 805)
CNC(10 820)
CNC(140 805)
CNC(10 745)
CNC(130 955)
CNC(140 1020)
CNC(120 895)
CNC(130 885)
CNC(140 880)
CNC(130 1025)
CNC(120 1030)
CNC(140 950)
CNC(10 895)
CNC(10 965)
CNC(10 1105)
CNC(10 1105)
CNC(10 1105)
CNC(120 1110)
CNC(120 1110)
CNC(130 1100)
CNC(140 1095)
LIG(95,570,120,570)
LIG(85,565,130,565)
LIG(75,560,140,560)
LIG(75,580,75,560)
LIG(40,425,55,425)
LIG(110,485,160,485)
LIG(130,470,130,565)
LIG(10,475,45,475)
LIG(85,475,85,470)
LIG(45,580,10,580)
LIG(105,385,155,385)
LIG(10,475,10,580)
LIG(40,265,10,265)
LIG(50,265,50,220)
LIG(-85,385,25,385)
LIG(55,425,55,475)
LIG(55,525,55,580)
LIG(-85,405,25,405)
LIG(75,465,140,465)
LIG(75,465,75,475)
LIG(10,375,10,475)
LIG(140,465,140,560)
LIG(40,375,10,375)
LIG(140,255,140,365)
LIG(70,365,140,365)
LIG(70,375,70,365)
LIG(80,370,130,370)
LIG(80,375,80,370)
LIG(130,260,130,370)
LIG(120,375,90,375)
LIG(120,265,120,375)
LIG(35,130,40,130)
LIG(40,165,45,165)
LIG(50,315,50,375)
LIG(100,175,160,175)
LIG(10,265,10,375)
LIG(50,220,35,220)
LIG(10,165,10,265)
LIG(110,830,150,830)
LIG(140,255,140,150)
LIG(70,255,140,255)
LIG(70,265,70,255)
LIG(130,260,130,155)
LIG(80,260,130,260)
LIG(80,265,80,260)
LIG(140,365,140,465)
LIG(90,265,120,265)
LIG(120,160,120,265)
LIG(105,275,160,275)
LIG(40,0,45,0)
LIG(40,50,40,80)
LIG(100,10,160,10)
LIG(40,130,40,165)
LIG(40,315,50,315)
LIG(105,-65,160,-65)
LIG(-85,590,30,590)
LIG(95,475,120,475)
LIG(-85,505,30,505)
LIG(-85,485,30,485)
LIG(-85,610,30,610)
LIG(50,-85,10,-85)
LIG(10,-85,10,-75)
LIG(-85,275,30,275)
LIG(120,375,120,475)
LIG(-85,295,25,295)
LIG(40,-25,40,0)
LIG(-85,195,20,195)
LIG(-85,175,20,175)
LIG(35,165,10,165)
LIG(35,50,40,50)
LIG(10,80,10,165)
LIG(35,80,10,80)
LIG(10,0,10,80)
LIG(100,90,160,90)
LIG(35,0,10,0)
LIG(10,-75,10,0)
LIG(10,-75,40,-75)
LIG(10,-105,10,-85)
LIG(-85,110,20,110)
LIG(-85,90,20,90)
LIG(-85,10,20,10)
LIG(-85,-45,25,-45)
LIG(45,525,55,525)
LIG(-85,-65,25,-65)
LIG(95,580,95,570)
LIG(85,470,130,470)
LIG(40,80,45,80)
LIG(120,475,120,570)
LIG(130,370,130,470)
LIG(85,565,85,580)
LIG(65,165,65,150)
LIG(75,155,130,155)
LIG(65,150,140,150)
LIG(75,155,75,165)
LIG(-85,30,20,30)
LIG(85,160,120,160)
LIG(35,220,35,215)
LIG(140,65,140,150)
LIG(65,65,140,65)
LIG(65,80,65,65)
LIG(130,70,130,155)
LIG(75,70,130,70)
LIG(75,80,75,70)
LIG(120,80,120,160)
LIG(85,80,120,80)
LIG(140,-5,140,65)
LIG(140,-5,65,-5)
LIG(65,0,65,-5)
LIG(130,-10,130,70)
LIG(75,-10,130,-10)
LIG(75,0,75,-10)
LIG(120,0,120,80)
LIG(85,0,120,0)
LIG(70,-105,70,-75)
LIG(70,-105,140,-105)
LIG(120,-80,120,0)
LIG(80,-80,80,-75)
LIG(80,-80,120,-80)
LIG(140,-105,140,-5)
LIG(130,-85,130,-10)
LIG(90,-85,90,-75)
LIG(90,-85,130,-85)
LIG(70,-110,70,-105)
LIG(80,-95,80,-80)
LIG(90,-90,90,-85)
LIG(85,165,85,160)
LIG(110,590,150,590)
LIG(50,-75,50,-85)
LIG(120,570,120,655)
LIG(130,565,130,650)
LIG(140,560,140,645)
LIG(85,745,85,735)
LIG(45,630,55,630)
LIG(55,630,55,670)
LIG(10,580,10,665)
LIG(45,665,10,665)
LIG(10,665,10,745)
LIG(-85,670,-25,670)
LIG(-25,670,-25,675)
LIG(-25,675,30,675)
LIG(-85,690,-25,690)
LIG(-25,690,-25,695)
LIG(-25,695,30,695)
LIG(110,675,150,675)
LIG(-75,755,30,755)
LIG(120,740,120,820)
LIG(-75,775,30,775)
LIG(95,740,120,740)
LIG(110,755,155,755)
LIG(95,665,95,655)
LIG(95,655,120,655)
LIG(120,655,120,740)
LIG(85,665,85,650)
LIG(85,650,130,650)
LIG(130,650,130,735)
LIG(75,665,75,645)
LIG(75,645,140,645)
LIG(140,645,140,730)
LIG(95,745,95,740)
LIG(85,735,130,735)
LIG(130,735,130,810)
LIG(75,745,75,730)
LIG(75,730,140,730)
LIG(140,730,140,805)
LIG(45,715,55,725)
LIG(55,725,55,745)
LIG(-70,830,30,830)
LIG(-70,850,35,850)
LIG(10,820,10,895)
LIG(45,795,55,795)
LIG(55,795,55,820)
LIG(95,820,120,820)
LIG(120,820,120,895)
LIG(85,820,85,810)
LIG(85,810,130,810)
LIG(130,810,130,885)
LIG(75,820,75,805)
LIG(75,805,140,805)
LIG(140,805,140,880)
LIG(140,805,140,805)
LIG(45,870,50,870)
LIG(50,870,50,895)
LIG(50,895,55,895)
LIG(45,820,10,820)
LIG(45,745,10,745)
LIG(10,745,10,820)
LIG(110,905,150,905)
LIG(130,955,130,1025)
LIG(85,955,130,955)
LIG(85,965,85,955)
LIG(95,895,120,895)
LIG(120,895,120,1030)
LIG(85,895,85,885)
LIG(85,885,130,885)
LIG(130,885,130,955)
LIG(75,895,75,880)
LIG(75,880,140,880)
LIG(140,880,140,950)
LIG(140,1170,140,1095)
LIG(10,1190,40,1190)
LIG(75,965,75,950)
LIG(75,950,140,950)
LIG(140,950,140,1020)
LIG(-65,905,30,905)
LIG(-15,1060,30,1060)
LIG(-15,1065,-15,1060)
LIG(-65,925,30,925)
LIG(-60,1065,-15,1065)
LIG(45,945,50,945)
LIG(50,945,50,965)
LIG(50,965,55,965)
LIG(45,895,10,895)
LIG(10,895,10,965)
LIG(45,965,10,965)
LIG(10,965,10,1105)
LIG(-60,975,30,975)
LIG(-65,995,30,995)
LIG(-55,1040,35,1040)
LIG(110,975,150,975)
LIG(45,1015,50,1015)
LIG(50,1015,50,1030)
LIG(50,1030,55,1030)
LIG(95,1030,120,1030)
LIG(120,1030,120,1110)
LIG(85,1030,85,1025)
LIG(85,1025,130,1025)
LIG(130,1025,130,1100)
LIG(75,1030,75,1020)
LIG(75,1020,140,1020)
LIG(140,1020,140,1095)
LIG(75,1095,140,1095)
LIG(45,1080,50,1080)
LIG(50,1080,50,1110)
LIG(50,1110,55,1110)
LIG(95,1110,120,1110)
LIG(85,1110,85,1100)
LIG(85,1100,130,1100)
LIG(75,1110,75,1095)
LIG(10,1105,45,1105)
LIG(10,1105,10,1190)
LIG(75,1170,140,1170)
LIG(75,1190,75,1170)
LIG(45,1160,50,1160)
LIG(50,1160,50,1190)
LIG(50,1190,55,1190)
LIG(110,1120,155,1120)
LIG(110,1200,130,1200)
LIG(130,1200,130,1195)
LIG(130,1195,150,1195)
LIG(-60,1195,-15,1195)
LIG(-15,1195,-15,1200)
LIG(-15,1200,30,1200)
LIG(-50,1220,30,1220)
LIG(-55,1120,30,1120)
LIG(-60,1140,30,1140)
LIG(120,1110,120,1190)
LIG(85,1180,85,1190)
LIG(120,1190,95,1190)
LIG(130,1100,130,1180)
LIG(130,1180,85,1180)
FFIG H:\VLSI CIRCUIT DESIGN LAB [0-0-0] [D]\Project\PROJECT-20181020T034543Z-001\PROJECT\8BIT_FINAL.sch
