# Week 1 Task

Establish UART Communication with Basys3 FPGA by writing a Python wrapper. Prove data transmission using a simple implementation of an adder circuit. </br>

Important Files:</br>
- Verilog Codes (topmodule.v, RxUART.v, TxUART.v)
- Constraint File (constraint_adder.xdc)
- Python Wrapper (SerialSendReceive.py)
- Week 1 Report explaining the task and codes
- [Week 1 Task Demonstration Video](https://drive.google.com/file/d/1i-r7X0kJSB9Mibeq6efwSI7RElYPJJvN/view?usp=sharing)
