* Log file for the circuit c1355o.bench.
* Number of faults detected by each test pattern:

test    1: 01010110000000100111100011001111101011001 01010110000010100111100011001111  478 faults detected
test    2: 11100011111000000100111011010011001011100 11100011111000000100111001010011  291 faults detected
test    3: 10111100110101101101111111000011010100000 10111100110101101101111111010011  144 faults detected
test    4: 00011010101001010110100100100101001110100 00011010101001010110100100100101   57 faults detected
test    5: 10100101110101011110010010000110100000001 10100101110101011100010010000110   75 faults detected
test    6: 00101100001111000100111001100101101100101 00101100001111000100111101100101   56 faults detected
test    7: 01111011000011000101010111101111001011010 01111011000011000101010111001111   50 faults detected
test    8: 10110011011000001011100110111001111001100 10010011011000001011100110111001   35 faults detected
test    9: 11011101010001000111101010000100111000111 11011101010001000111101010000100   10 faults detected
test   10: 10110011101001100101111111001001110010110 10110011101000100101111111001001   22 faults detected
test   11: 00000001100001100001101010101100000011000 00000001100001100001101010101110   26 faults detected
test   12: 10111000101011001001111011100011111101110 10111000101011001001111011100011   15 faults detected
test   13: 10010111011100101110001110100000101111100 10010111011100101110001110100000    5 faults detected
test   14: 10110101111011110111011001110011101100101 10110101111011110111011001110011    7 faults detected
test   15: 11100001001111110100110101101000111011010 11100001001111110100110101101100   23 faults detected
test   16: 01000000100001001100001010010100011100110 00000000100001001100001010010100   15 faults detected
test   17: 11011110111101101001000000110000000011011 11011110111101101101000000110000   17 faults detected
test   18: 00111011000011011001001000001101110100000 00111011000011011001001000001101    8 faults detected
test   19: 10111000111011100011111111110010100010100 10111000111011100011111111100010   10 faults detected
test   20: 11010101110000110010000100111010110010101 01010101110000110010000100111010   10 faults detected
test   21: 01010000010111000100001000000111110100010 01010000010111000101001000000111    3 faults detected
test   22: 00101011000110111001011100100100101110000 00101011000110111001111100100100    9 faults detected
test   23: 11101111111110001000110101100011010001101 11101110111110001000110101100011    9 faults detected
test   24: 10111010001011100100101100010101000100111 10111010001011100100101000010101    3 faults detected
test   25: 11000100110001010001010100000011111010001 11000100110001010001010100000011    6 faults detected
test   26: 01000010111110101110110001100111111010011 01000000111110101110110001100111   11 faults detected
test   27: 00011000000001001000110101110100110001101 00011000000101001000110101110100    7 faults detected
test   28: 10110110010011101111100011001011000110001 10110110010011101110100011001011    5 faults detected
test   29: 11100111111100101001111110101100001101100 11100111101100101001111110101100    5 faults detected
test   30: 11110011001010011001100100010010010011000 11110011001011011001100100010010    2 faults detected
test   31: 01011000000000100101100100100110001001110 01011000000000100101110100100110    3 faults detected
test   32: 10000111001000110011110010101101101011001 10000111001000110011110010101101    4 faults detected
test   33: 10011101010101110000011010001101110101101 10010101010101110000011010001101    4 faults detected
test   34: 01001101101011011011001010110110101001101 01001101101011011011001010110110    2 faults detected
test   35: 01011000110011110010100101110011010101110 01011000111011110010100101110011    3 faults detected
test   36: 10110111010010001101011011011000000101101 10110111010010001101011011011000    4 faults detected
test   37: 10010111000110101111101100011001111100101 10010111000110101111101100011000    4 faults detected
test   38: 01101100001001000101011001110011001101000 01101100001001000001011001110011    3 faults detected
test   39: 10111001010011100100011000000101110011001 10111001010011100100011000000101    2 faults detected
test   40: 00110111010011000110110010011110001011100 00110111010011000110111010011110    3 faults detected
test   41: 11111011110001111011001011010100101010001 11111011110001111011001011010000    3 faults detected
test   42: 01010110010110101001011001101101011101100 01010110010110101001001001101101    3 faults detected
test   43: 01100010000100101110100111001000011000010 01101010000100101110100111001000    2 faults detected
test   44: 10111010011110110110111000100110101111010 10111010011110010110111000100110    4 faults detected
test   45: 01001111110011110100111110110011011010100 01001011110011110100111110110011    4 faults detected
test   46: 00001110110100111100110101011101101111000 00001110110100111100110101011101    2 faults detected
test   47: 10101110000010100110010011100010100000010 10101110000010100110010011100010    2 faults detected
test   48: 00001001000001000000010100000010000001001 00001001100001000000010100000010    3 faults detected
test   49: 01110110100101101111010111110111101011110 01110110100101101111010111110111    2 faults detected
test   50: 11010010000100011000000111000001101100011 11010010000100111000000111000001    4 faults detected
test   51: 00000001011101100000100100101100110011000 00000001011101100000100110101100    2 faults detected
test   52: 11101000111110111000100010000111101010010 11101010111110111000100010000111    2 faults detected
test   53: 11000010100111010111010010110010001010001 11000010100111010111010010110010    2 faults detected
test   54: 11011111011100101101010010111111100011001 11011111011100100101010010111111    4 faults detected
test   55: 10100100101010010011001001001010000010010 10100100100010010011001001001010    3 faults detected
test   56: 11111011000101001100100101100110010011011 11111011000101001100100101100100    3 faults detected
test   57: 11100111110111100111110011001101000011111 11100111110111100111110011001101    3 faults detected
test   58: 00010100011111010100001101011000000100111 00010101011111010100001101011000    2 faults detected
test   59: 01110111001000001100101000010111111000000 01110111001000011100101000010111    3 faults detected
test   60: 10100001100011101001011001110010101001101 10100001110011101001011001110010    2 faults detected
test   61: 01001010111111011010100001000000010110110 01001010111111011010100001000000    2 faults detected
test   62: 11000111001101110010010011000110110110101 11010111001101110010010011000110    3 faults detected
test   63: 10101111101111101010011101101010110100010 10101111101111101010010101101010    3 faults detected
test   64: 00111111100100000101110011011101110001000 00111111100100000101110011011101    3 faults detected
test   65: 01001111010111110001001010000111011001010 01001111010011110001001010000111    3 faults detected
test   66: 11000100001110101010010110100011100110101 11000100001100101010010110100011    3 faults detected
test   67: 01011011100110010100110010000100010101111 01111011100110010100110010000100    2 faults detected
test   68: 10100101111110100101101000001000101111011 11100101111110100101101000001000    2 faults detected
test   69: 00001010000100000101100001010001111011001 00001010000100000101100001010001    2 faults detected
test   70: 10000010101010000000110001010010011101011 10000010101010001000110001010010    2 faults detected
test   71: 10011001100001111111100100011101110111001 10011001100001101111100100011101    3 faults detected
test   72: 11001010101000001000010000001011011101011 11001010101000001000010000001011    2 faults detected
test   73: 00010111110101000001010001000011010111000 00010111110101000011010001000011    2 faults detected
test   74: 01000001100111111000101001011100101101010 01000001100111111000001001011100    3 faults detected
test   75: 00101001101101111111110111100000110111011 00101001101101111111110111101000    3 faults detected
test   76: 00011001000101001001000110000011010011101 00011001000101001001000111000011    3 faults detected
test   77: 10010011110010010111101010101111110001110 10010011110010010111101010100111    3 faults detected
test   78: 10110011110111101110001100111110101110100 10110111110111101110001100111110    2 faults detected
test   79: 11001011110010111010010100010000010100100 11001011110010111010010100110000    2 faults detected
test   80: 01010111101010100100110111001111011111111 01010111101010100100110111001111    2 faults detected
test   81: 01111100010010100101101111101001101111111 01101100010010100101101111101001    3 faults detected
test   82: 10110110111001000010101101110100000101111 10110110111001000010101100110100    3 faults detected
test   83: 00111100000011101010100101100010110000110 00111100000011101010100101100010    2 faults detected
test   84: 10001010110100111011110001100100011010001 10001010110100111011110001100101    2 faults detected
test   85: 00110101000111000100111001100000011100010 10110101000111000100111001100000    2 faults detected
test   86: 10010101100010101011110001010101110001111 10010101000010101011110001010101    3 faults detected

End of test pattern generation.

*********************************************************
*                                                       *
*          Welcome to atalanta (version 2.0)            *
*                                                       *
*                 Dong S. Ha (ha@vt.edu)                *
*      Web: http://www.visc.vt.edu/people/ha            *
*   Virginia Polytechnic Institute & State University   *
*                                                       *
*********************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : c1355o
   Number of primary inputs                  : 41
   Number of primary outputs                 : 32
   Number of gates                           : 578
   Level of the circuit                      : 25

2. ATPG parameters
   Test pattern generation mode              : RPT + DTPG + TC
   Limit of random patterns (packets)        : 16
   Backtrack limit                           : 10
   Initial random number generator seed      : 1682070508
   Test pattern compaction mode              : REVERSE + SHUFFLE 
   Limit of suffling compaction              : 2
   Number of shuffles                        : 6

3. Test pattern generation results
   Number of test patterns before compaction : 120
   Number of test patterns after compaction  : 86
   Fault coverage                            : 99.492 %
   Number of collapsed faults                : 1574
   Number of identified redundant faults     : 8
   Number of aborted faults                  : 0
   Total number of backtrackings             : 2

4. Memory used                               : 168161 Kbytes

5. CPU time
   Initialization                            : 0.000 secs
   Fault simulation                          : 0.000 secs
   FAN                                       : 0.000 secs
   Total                                     : 0.000 secs

* List of identified redundant faults:
925gat->985gat /1
886gat->984gat /1
912gat->983gat /1
899gat->982gat /1
834gat->981gat /1
847gat->980gat /1
860gat->979gat /1
873gat->978gat /1
