{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700155982159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700155982163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 12:33:02 2023 " "Processing started: Thu Nov 16 12:33:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700155982163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155982163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8_top -c lab8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8_top -c lab8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155982163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700155982681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700155982681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/cpet561/de1_soc_lab8/src/hw/filter_base_16_tap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gitrepos/cpet561/de1_soc_lab8/src/hw/filter_base_16_tap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_base_16_tap-rtl " "Found design unit 1: filter_base_16_tap-rtl" {  } { { "../../src/HW/filter_base_16_tap.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/filter_base_16_tap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988890 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_base_16_tap " "Found entity 1: filter_base_16_tap" {  } { { "../../src/HW/filter_base_16_tap.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/filter_base_16_tap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155988890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/cpet561/de1_soc_lab8/src/hw/generic_laterial_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gitrepos/cpet561/de1_soc_lab8/src/hw/generic_laterial_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_laterial_shift-beh " "Found design unit 1: generic_laterial_shift-beh" {  } { { "../../src/HW/generic_laterial_shift.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/generic_laterial_shift.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988893 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_laterial_shift " "Found entity 1: generic_laterial_shift" {  } { { "../../src/HW/generic_laterial_shift.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/generic_laterial_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155988893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/cpet561/de1_soc_lab8/src/hw/lab8_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gitrepos/cpet561/de1_soc_lab8/src/hw/lab8_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8_top-rtl " "Found design unit 1: lab8_top-rtl" {  } { { "../../src/HW/lab8_top.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/lab8_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988897 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8_top " "Found entity 1: lab8_top" {  } { { "../../src/HW/lab8_top.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/lab8_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155988897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/cpet561/de1_soc_lab8/src/hw/mult/mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gitrepos/cpet561/de1_soc_lab8/src/hw/mult/mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "../../src/HW/MULT/MULT.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/MULT/MULT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988901 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "../../src/HW/MULT/MULT.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/MULT/MULT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155988901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155988901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_top " "Elaborating entity \"lab8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700155988938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_base_16_tap filter_base_16_tap:filter " "Elaborating entity \"filter_base_16_tap\" for hierarchy \"filter_base_16_tap:filter\"" {  } { { "../../src/HW/lab8_top.vhd" "filter" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/lab8_top.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155988945 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "preset filter_base_16_tap.vhd(50) " "VHDL Signal Declaration warning at filter_base_16_tap.vhd(50): used explicit default value for signal \"preset\" because signal was never assigned a value" {  } { { "../../src/HW/filter_base_16_tap.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/filter_base_16_tap.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700155988946 "|lab8_top|filter_base_16_tap:filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_laterial_shift filter_base_16_tap:filter\|generic_laterial_shift:\\shifter:0:shift " "Elaborating entity \"generic_laterial_shift\" for hierarchy \"filter_base_16_tap:filter\|generic_laterial_shift:\\shifter:0:shift\"" {  } { { "../../src/HW/filter_base_16_tap.vhd" "\\shifter:0:shift" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/filter_base_16_tap.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155988973 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset generic_laterial_shift.vhd(28) " "VHDL Process Statement warning at generic_laterial_shift.vhd(28): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/HW/generic_laterial_shift.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/generic_laterial_shift.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1700155988974 "|lab8_top|filter_base_16_tap:filter|generic_laterial_shift:\shifter:0:shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT filter_base_16_tap:filter\|MULT:\\multiplier:0:multi " "Elaborating entity \"MULT\" for hierarchy \"filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\"" {  } { { "../../src/HW/filter_base_16_tap.vhd" "\\multiplier:0:multi" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/filter_base_16_tap.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155989003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component\"" {  } { { "../../src/HW/MULT/MULT.vhd" "lpm_mult_component" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/MULT/MULT.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155989121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component\"" {  } { { "../../src/HW/MULT/MULT.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/MULT/MULT.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155989129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700155989129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700155989129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700155989129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700155989129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700155989129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700155989129 ""}  } { { "../../src/HW/MULT/MULT.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/MULT/MULT.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700155989129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71n " "Found entity 1: mult_71n" {  } { { "db/mult_71n.v" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/HW/project/db/mult_71n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700155989181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155989181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_71n filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated " "Elaborating entity \"mult_71n\" for hierarchy \"filter_base_16_tap:filter\|MULT:\\multiplier:0:multi\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155989182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700155989999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700155990447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700155990447 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../src/HW/lab8_top.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/lab8_top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700155990582 "|lab8_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../src/HW/lab8_top.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/lab8_top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700155990582 "|lab8_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../src/HW/lab8_top.vhd" "" { Text "C:/gitrepos/CPET561/DE1_SoC_Lab8/src/HW/lab8_top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700155990582 "|lab8_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700155990582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "439 " "Implemented 439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700155990583 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700155990583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700155990583 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "17 " "Implemented 17 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700155990583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700155990583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700155990596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 12:33:10 2023 " "Processing ended: Thu Nov 16 12:33:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700155990596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700155990596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700155990596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700155990596 ""}
