ISim log file
Running: E:\University\Logic Lab\LogicCircuitProject\prj\GlycemicIndex_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/University/Logic Lab/LogicCircuitProject/prj/GlycemicIndex_test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/ad/, width 8 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/ad/, width 1 of formal port cin is not equal to width 32 of actual constant.
WARNING:  For instance o1/d1/, width 1 of formal port e is not equal to width 32 of actual constant.
WARNING:  For instance o2/d1/, width 1 of formal port e is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
