
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.504421                       # Number of seconds simulated
sim_ticks                                504421432500                       # Number of ticks simulated
final_tick                               3740970732500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108171                       # Simulator instruction rate (inst/s)
host_op_rate                                   128811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17688640                       # Simulator tick rate (ticks/s)
host_mem_usage                                2670804                       # Number of bytes of host memory used
host_seconds                                 28516.69                       # Real time elapsed on the host
sim_insts                                  3084683754                       # Number of instructions simulated
sim_ops                                    3673257785                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    464660736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker      5132992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst     10670464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    250626112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker       314048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker       104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     16927488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      6837248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker       447040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker        18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     30938560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     49370048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker       155712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker        43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     46161536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      4015936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          886450496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     10670464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     16927488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     30938560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     46161536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104698048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    554265216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       554265216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      7260324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker        80203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       166726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3916033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker         4907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker         1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       264492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       106832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker         6985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker          293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       483415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       771407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker         2433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       721274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        62749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13850789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8660394                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8660394                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     921175640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker     10175999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        51766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst     21153867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    496858571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       622591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker       207192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     33558225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     13554634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       886243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        37175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     61334745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     97874604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       308694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        85643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     91513828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      7961470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1757360887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21153867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     33558225                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     61334745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     91513828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        207560665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1098813770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1098813770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1098813770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    921175640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker     10175999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        51766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21153867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    496858571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       622591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker       207192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     33558225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     13554634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       886243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        37175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     61334745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     97874604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       308694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        85643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     91513828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      7961470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2856174657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13850790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8660394                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13850790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8660394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              886020864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  429696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               554263296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               886450560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            554265216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6714                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            770697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            889160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            868034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            810769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            940933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            788231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            893653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            873811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            853144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            823905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           780212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           960786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           789927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           900324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           940597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           959893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            540605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            537902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            545619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            547758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            557654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            523404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            551506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            550445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            523434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            545584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           532265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           533309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           560394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           512878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           569638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           527969                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1294                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  504421448000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13850790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8660394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2845272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3422033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1788372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1290360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1039240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  823630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  671182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  606951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  528145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  403471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 244121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 111223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 134201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 184867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 243396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 391174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 451482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 506028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 556937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 608879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 659423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 718489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 799349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 824736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 811810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 724255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 153808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  97658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  66263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  34845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  26401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  21197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  16668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3954                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11331710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.102006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.664132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.493939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8557403     75.52%     75.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1592169     14.05%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       406742      3.59%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       174728      1.54%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       193643      1.71%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        88481      0.78%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54212      0.48%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61495      0.54%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       202837      1.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11331710                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       537454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.796794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.052576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       537444    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        537454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       537454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.113684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        521941     97.11%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         10533      1.96%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          3110      0.58%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           960      0.18%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           341      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           167      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            82      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            59      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            54      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            24      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            35      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39            17      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41            23      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            15      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53            10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        537454                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1132263329909                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1391839754909                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                69220380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     81786.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               100536.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1756.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1098.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1757.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1098.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.44                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8138191                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3034533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      22407.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              42652257480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              23272561125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             53395578600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            28219641840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32991812880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         339223544820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5506080750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           525261477495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1039.879464                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   6980222195                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16843580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  480592836555                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              43069236840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              23500079625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             54747802200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27899413200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32991812880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         340800858225                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4122472500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           527131675470                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower           1043.581963                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4730869847                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16843580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  482842183903                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2334                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9636864                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2403                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   505123537000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     339                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements         12217866                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1021.703538                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          143564977                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12218860                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.749458                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3238944054500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1021.703538                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.997757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          994                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        353923453                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       353923453                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     96706826                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       96706826                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46304808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46304808                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        41674                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        41674                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       236029                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       236029                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       234858                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       234858                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    143011634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       143011634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    143053308                       # number of overall hits
system.cpu0.dcache.overall_hits::total      143053308                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     25833201                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25833201                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1426551                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1426551                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        53920                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        53920                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         4951                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         4951                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         4504                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4504                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     27259752                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27259752                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     27313672                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27313672                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1333001057000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1333001057000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  31985500012                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31985500012                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    192061500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    192061500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     28618500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     28618500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        80000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        80000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1364986557012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1364986557012                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1364986557012                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1364986557012                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    122540027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    122540027                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     47731359                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     47731359                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        95594                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        95594                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       240980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       240980                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       239362                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       239362                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    170271386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    170271386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    170366980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    170366980                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.210814                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.210814                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.029887                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029887                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.564052                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.564052                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.020545                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020545                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.018817                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018817                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.160096                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.160096                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.160323                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.160323                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 51600.305243                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51600.305243                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22421.560822                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22421.560822                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 38792.466168                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38792.466168                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6354.018650                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6354.018650                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50073.329978                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50073.329978                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49974.480070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49974.480070                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2079459                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     34501539                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            40477                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         343893                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.373842                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   100.326378                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks     12217866                       # number of writebacks
system.cpu0.dcache.writebacks::total         12217866                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     13998778                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13998778                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      1062280                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1062280                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         3802                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3802                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     15061058                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15061058                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     15061058                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15061058                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data     11834423                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     11834423                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       364271                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       364271                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        36938                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        36938                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1149                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1149                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         4504                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4504                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data     12198694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12198694                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data     12235632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12235632                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3258                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3258                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4073                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4073                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         7331                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         7331                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 514912168000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 514912168000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   8679240033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8679240033                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data   3557268500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3557268500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     47524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     47524500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     24117500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     24117500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        77000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        77000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 523591408033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 523591408033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 527148676533                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 527148676533                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    457321500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    457321500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    457321500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    457321500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.096576                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.096576                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.007632                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007632                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.386405                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.386405                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.004768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.018817                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018817                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.071643                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071643                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.071819                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071819                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43509.697769                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43509.697769                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23826.327193                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23826.327193                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 96303.765770                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 96303.765770                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 41361.618799                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41361.618799                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5354.684725                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5354.684725                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 42921.923284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42921.923284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 43083.077076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43083.077076                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 140368.784530                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 140368.784530                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 62381.871505                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 62381.871505                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements      1512122                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.984570                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs     21121583                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs      1512134                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs    13.968063                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker    15.984570                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.999036                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999036                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           12                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::2           10                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023     0.750000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses    182605450                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses    182605450                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker     21121484                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total     21121484                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker     21121484                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total     21121484                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker     21121484                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total     21121484                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker      1514842                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total      1514842                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker      1514842                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total      1514842                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker      1514842                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total      1514842                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus0.dtb.walker  25897726500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total  25897726500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus0.dtb.walker  25897726500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total  25897726500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus0.dtb.walker  25897726500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total  25897726500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker     22636326                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total     22636326                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker     22636326                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total     22636326                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker     22636326                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total     22636326                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.066921                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.066921                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.066921                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.066921                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.066921                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.066921                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 17095.991859                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 17095.991859                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus0.dtb.walker 17095.991859                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 17095.991859                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus0.dtb.walker 17095.991859                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 17095.991859                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks      1512122                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total      1512122                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus0.dtb.walker      1514842                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total      1514842                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus0.dtb.walker      1514842                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total      1514842                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus0.dtb.walker      1514842                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total      1514842                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker  22868042500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total  22868042500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus0.dtb.walker  22868042500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total  22868042500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus0.dtb.walker  22868042500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total  22868042500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.066921                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.066921                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.066921                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.066921                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.066921                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.066921                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15095.991859                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 15095.991859                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15095.991859                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 15095.991859                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 15095.991859                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 15095.991859                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements           780132                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.986671                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          235400621                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           780644                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           301.546699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236553853500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.986671                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        473352154                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       473352154                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    235378399                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      235378399                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    235378399                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       235378399                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    235378399                       # number of overall hits
system.cpu0.icache.overall_hits::total      235378399                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       907595                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       907595                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       907595                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        907595                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       907595                       # number of overall misses
system.cpu0.icache.overall_misses::total       907595                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  26345026490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  26345026490                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  26345026490                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  26345026490                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  26345026490                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  26345026490                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    236285994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236285994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    236285994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236285994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    236285994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236285994                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003841                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003841                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003841                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003841                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003841                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003841                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 29027.293551                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29027.293551                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 29027.293551                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29027.293551                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 29027.293551                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29027.293551                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs      3451565                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          580                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs            42939                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.382985                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks       780132                       # number of writebacks
system.cpu0.icache.writebacks::total           780132                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       127430                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       127430                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       127430                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       127430                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       127430                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       127430                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       780165                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       780165                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       780165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       780165                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       780165                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       780165                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  23469976415                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  23469976415                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  23469976415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  23469976415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  23469976415                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  23469976415                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.003302                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003302                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.003302                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003302                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.003302                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003302                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 30083.349567                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 30083.349567                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 30083.349567                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 30083.349567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 30083.349567                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 30083.349567                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          540                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse     9.587500                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs       190190                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          547                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs   347.696527                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 3237143299500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     9.587500                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.599219                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.599219                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023            7                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023     0.437500                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses      1536347                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses      1536347                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker       190204                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total       190204                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker       190204                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total       190204                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker       190204                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total       190204                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker         1635                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total         1635                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker         1635                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total         1635                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker         1635                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total         1635                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus0.itb.walker     58146000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total     58146000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus0.itb.walker     58146000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total     58146000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus0.itb.walker     58146000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total     58146000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker       191839                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total       191839                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker       191839                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total       191839                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker       191839                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total       191839                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.008523                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.008523                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.008523                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.008523                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.008523                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.008523                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 35563.302752                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 35563.302752                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus0.itb.walker 35563.302752                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 35563.302752                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus0.itb.walker 35563.302752                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 35563.302752                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks          540                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total          540                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus0.itb.walker         1635                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total         1635                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus0.itb.walker         1635                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total         1635                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus0.itb.walker         1635                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total         1635                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     54876000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total     54876000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus0.itb.walker     54876000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total     54876000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus0.itb.walker     54876000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total     54876000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.008523                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.008523                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.008523                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.008523                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.008523                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.008523                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 33563.302752                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 33563.302752                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 33563.302752                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 33563.302752                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 33563.302752                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 33563.302752                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   505123537000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     403                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           413789                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1013.450948                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          212145178                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           414792                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           511.449541                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3239490279500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1013.450948                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.989698                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989698                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        426698407                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       426698407                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    108329608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      108329608                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    103301320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     103301320                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        47708                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        47708                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       211850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       211850                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       210700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       210700                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    211630928                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       211630928                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    211678636                       # number of overall hits
system.cpu1.dcache.overall_hits::total      211678636                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       393153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       393153                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       599156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       599156                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        34952                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        34952                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         4979                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4979                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         3343                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3343                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       992309                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        992309                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1027261                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1027261                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19528534000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19528534000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  14103787924                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14103787924                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    238679000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    238679000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     21522000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     21522000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  33632321924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33632321924                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  33632321924                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33632321924                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    108722761                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108722761                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    103900476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    103900476                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        82660                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        82660                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       216829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       216829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       214043                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       214043                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    212623237                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    212623237                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    212705897                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    212705897                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.003616                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003616                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005767                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005767                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.422841                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.422841                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.022963                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.022963                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.015618                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015618                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004667                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004667                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004829                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004829                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49671.588415                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49671.588415                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 23539.425332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23539.425332                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 47937.135971                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47937.135971                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6437.930003                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6437.930003                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33892.992933                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33892.992933                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32739.802177                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32739.802177                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3951                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3422264                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          64847                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.012658                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    52.774438                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       413789                       # number of writebacks
system.cpu1.dcache.writebacks::total           413789                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       170627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       170627                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       421290                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       421290                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         3700                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3700                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       591917                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       591917                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       591917                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       591917                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       222526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       222526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       177866                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177866                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        29993                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        29993                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1279                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1279                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         3343                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3343                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       400392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       400392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       430385                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       430385                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          586                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          586                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          619                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          619                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         1205                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1205                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9330217500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9330217500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   4111835933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4111835933                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   3092275500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3092275500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     78645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     78645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     18182000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18182000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        35500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  13442053433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13442053433                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  16534328933                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16534328933                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     56440500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     56440500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     56440500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     56440500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001712                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001712                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.362848                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.362848                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.005899                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.005899                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.015618                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.015618                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001883                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001883                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002023                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002023                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41928.662269                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41928.662269                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23117.605012                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23117.605012                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 103099.906645                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 103099.906645                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 61489.444879                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61489.444879                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5438.827401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5438.827401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 33572.232794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33572.232794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38417.530660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38417.530660                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 96314.846416                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 96314.846416                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 46838.589212                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 46838.589212                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements         9413                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.951406                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       121484                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs         9427                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    12.886814                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker    15.951406                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.996963                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.996963                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1083860                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1083860                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus1.dtb.walker       121573                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       121573                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus1.dtb.walker       121573                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       121573                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus1.dtb.walker       121573                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       121573                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus1.dtb.walker        12364                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total        12364                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus1.dtb.walker        12364                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total        12364                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus1.dtb.walker        12364                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total        12364                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus1.dtb.walker    702925500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total    702925500                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus1.dtb.walker    702925500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total    702925500                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus1.dtb.walker    702925500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total    702925500                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus1.dtb.walker       133937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       133937                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus1.dtb.walker       133937                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       133937                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus1.dtb.walker       133937                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       133937                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.092312                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.092312                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus1.dtb.walker     0.092312                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.092312                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus1.dtb.walker     0.092312                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.092312                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 56852.596247                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 56852.596247                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus1.dtb.walker 56852.596247                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 56852.596247                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus1.dtb.walker 56852.596247                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 56852.596247                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks         9413                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total         9413                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus1.dtb.walker        12364                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total        12364                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus1.dtb.walker        12364                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total        12364                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus1.dtb.walker        12364                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total        12364                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker    678197500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total    678197500                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus1.dtb.walker    678197500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total    678197500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus1.dtb.walker    678197500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total    678197500                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.092312                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.092312                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.092312                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.092312                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.092312                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.092312                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 54852.596247                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 54852.596247                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 54852.596247                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 54852.596247                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 54852.596247                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 54852.596247                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          1691667                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.998485                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          485575704                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1692179                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           286.952919                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.998485                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        976438794                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       976438794                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    485558584                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      485558584                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    485558584                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       485558584                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    485558584                       # number of overall hits
system.cpu1.icache.overall_hits::total      485558584                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1814965                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1814965                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1814965                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1814965                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1814965                       # number of overall misses
system.cpu1.icache.overall_misses::total      1814965                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  47379523503                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  47379523503                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  47379523503                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  47379523503                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  47379523503                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  47379523503                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    487373549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    487373549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    487373549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    487373549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    487373549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    487373549                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003724                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003724                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003724                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003724                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003724                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003724                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 26104.924064                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26104.924064                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 26104.924064                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26104.924064                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 26104.924064                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26104.924064                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      7370585                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets         5054                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs           120181                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             35                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.329037                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets   144.400000                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      1691667                       # number of writebacks
system.cpu1.icache.writebacks::total          1691667                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       123268                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       123268                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       123268                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       123268                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       123268                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       123268                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      1691697                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1691697                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      1691697                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1691697                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      1691697                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1691697                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  41598664463                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  41598664463                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  41598664463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  41598664463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  41598664463                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  41598664463                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003471                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.003471                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003471                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.003471                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003471                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 24589.902603                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24589.902603                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 24589.902603                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24589.902603                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 24589.902603                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24589.902603                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements         2559                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    15.865566                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs        30524                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs         2567                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs    11.890923                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker    15.865566                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.991598                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.991598                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023     0.500000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       284614                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       284614                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus1.itb.walker        30413                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total        30413                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus1.itb.walker        30413                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total        30413                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus1.itb.walker        30413                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total        30413                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus1.itb.walker         4590                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total         4590                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus1.itb.walker         4590                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total         4590                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus1.itb.walker         4590                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total         4590                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus1.itb.walker    238451500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    238451500                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus1.itb.walker    238451500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    238451500                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus1.itb.walker    238451500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    238451500                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus1.itb.walker        35003                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total        35003                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus1.itb.walker        35003                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total        35003                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus1.itb.walker        35003                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total        35003                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus1.itb.walker     0.131132                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.131132                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus1.itb.walker     0.131132                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.131132                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus1.itb.walker     0.131132                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.131132                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 51950.217865                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 51950.217865                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus1.itb.walker 51950.217865                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 51950.217865                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus1.itb.walker 51950.217865                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 51950.217865                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks         2559                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total         2559                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus1.itb.walker         4590                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total         4590                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus1.itb.walker         4590                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total         4590                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus1.itb.walker         4590                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total         4590                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker    229271500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    229271500                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus1.itb.walker    229271500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    229271500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus1.itb.walker    229271500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    229271500                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.131132                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.131132                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.131132                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.131132                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.131132                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.131132                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 49950.217865                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 49950.217865                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 49950.217865                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 49950.217865                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 49950.217865                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 49950.217865                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   505123537000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     522                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          7715869                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1021.997500                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          219806864                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7716889                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            28.483870                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3238476133000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data  1021.997500                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998044                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998044                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          925                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        558556928                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       558556928                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57076106                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57076106                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    153694016                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     153694016                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       819699                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       819699                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      4025832                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      4025832                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      4042183                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      4042183                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    210770122                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       210770122                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    211589821                       # number of overall hits
system.cpu2.dcache.overall_hits::total      211589821                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1048337                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1048337                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     54560618                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     54560618                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       108179                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       108179                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        35825                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        35825                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6118                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6118                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     55608955                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      55608955                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     55717134                       # number of overall misses
system.cpu2.dcache.overall_misses::total     55717134                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  61387807000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  61387807000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1143883260316                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1143883260316                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1650476000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1650476000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     79165000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     79165000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1205271067316                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1205271067316                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1205271067316                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1205271067316                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     58124443                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58124443                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    208254634                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    208254634                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       927878                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       927878                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      4061657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4061657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      4048301                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      4048301                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    266379077                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    266379077                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    267306955                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    267306955                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018036                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018036                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.261990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.261990                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.116588                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.116588                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.008820                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008820                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001511                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001511                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.208759                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208759                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.208439                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208439                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 58557.321739                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 58557.321739                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 20965.364804                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 20965.364804                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 46070.509421                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 46070.509421                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12939.686172                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12939.686172                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 21674.046335                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21674.046335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 21631.964546                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21631.964546                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          727                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    233688743                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets        6777755                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    42.764706                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    34.478783                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      7715869                       # number of writebacks
system.cpu2.dcache.writebacks::total          7715869                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       294936                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       294936                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     47557237                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     47557237                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        34942                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        34942                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     47852173                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     47852173                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     47852173                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     47852173                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       753401                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       753401                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      7003381                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      7003381                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        78965                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        78965                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          883                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          883                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         6118                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6118                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      7756782                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7756782                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      7835747                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7835747                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          338                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          338                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          364                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          364                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          702                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          702                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  49767323000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49767323000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 150222943818                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 150222943818                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   5098048000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   5098048000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     45528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     73049000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     73049000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        31000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 199990266818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 199990266818                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 205088314818                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 205088314818                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     30725500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     30725500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     30725500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     30725500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.012962                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012962                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.033629                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033629                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.085103                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.085103                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.000217                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.001511                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001511                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029119                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029119                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029314                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029314                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 66056.884713                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 66056.884713                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21450.060166                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21450.060166                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 64560.856075                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 64560.856075                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 51560.588901                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51560.588901                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 11940.013076                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11940.013076                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25782.633419                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25782.633419                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26173.422243                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26173.422243                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 90903.846154                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 90903.846154                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 43768.518519                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 43768.518519                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements        15316                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.917019                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs       862085                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs        15332                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    56.227824                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker    15.917019                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.994814                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.994814                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses      8116253                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses      8116253                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus2.dtb.walker       861895                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total       861895                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus2.dtb.walker       861895                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total       861895                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus2.dtb.walker       861895                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total       861895                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus2.dtb.walker       135677                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total       135677                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus2.dtb.walker       135677                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total       135677                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus2.dtb.walker       135677                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total       135677                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus2.dtb.walker   1538174500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total   1538174500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus2.dtb.walker   1538174500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total   1538174500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus2.dtb.walker   1538174500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total   1538174500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus2.dtb.walker       997572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total       997572                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus2.dtb.walker       997572                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total       997572                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus2.dtb.walker       997572                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total       997572                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.136007                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.136007                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus2.dtb.walker     0.136007                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.136007                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus2.dtb.walker     0.136007                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.136007                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 11337.032069                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 11337.032069                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus2.dtb.walker 11337.032069                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 11337.032069                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus2.dtb.walker 11337.032069                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 11337.032069                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks        15316                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total        15316                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus2.dtb.walker       135677                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total       135677                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus2.dtb.walker       135677                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total       135677                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus2.dtb.walker       135677                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total       135677                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker   1266820500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1266820500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus2.dtb.walker   1266820500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total   1266820500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus2.dtb.walker   1266820500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total   1266820500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.136007                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.136007                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.136007                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.136007                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.136007                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.136007                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9337.032069                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9337.032069                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9337.032069                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9337.032069                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker  9337.032069                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9337.032069                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          1854823                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.937284                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          188578916                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1855335                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           101.641437                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3236985472500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.937284                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999878                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        383226945                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       383226945                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    188564976                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      188564976                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    188564976                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       188564976                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    188564976                       # number of overall hits
system.cpu2.icache.overall_hits::total      188564976                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2121069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2121069                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2121069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2121069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2121069                       # number of overall misses
system.cpu2.icache.overall_misses::total      2121069                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  78701299918                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  78701299918                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  78701299918                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  78701299918                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  78701299918                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  78701299918                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    190686045                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    190686045                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    190686045                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    190686045                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    190686045                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    190686045                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.011123                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011123                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.011123                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011123                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.011123                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011123                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 37104.544887                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37104.544887                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 37104.544887                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37104.544887                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 37104.544887                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37104.544887                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs      3067475                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          880                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            48873                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.764205                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets   125.714286                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      1854823                       # number of writebacks
system.cpu2.icache.writebacks::total          1854823                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       266214                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       266214                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       266214                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       266214                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       266214                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       266214                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1854855                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1854855                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1854855                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1854855                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1854855                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1854855                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  60352958270                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  60352958270                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  60352958270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  60352958270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  60352958270                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  60352958270                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009727                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009727                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009727                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009727                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009727                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009727                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 32537.830865                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 32537.830865                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 32537.830865                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 32537.830865                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 32537.830865                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 32537.830865                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          476                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    13.219716                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8010                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          489                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    16.380368                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle 3237000338000                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker    13.219716                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.826232                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.826232                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            6                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        79240                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        79240                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus2.itb.walker         7889                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         7889                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus2.itb.walker         7889                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         7889                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus2.itb.walker         7889                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         7889                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus2.itb.walker         1792                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total         1792                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus2.itb.walker         1792                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total         1792                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus2.itb.walker         1792                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total         1792                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus2.itb.walker     42261500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total     42261500                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus2.itb.walker     42261500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total     42261500                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus2.itb.walker     42261500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total     42261500                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus2.itb.walker         9681                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         9681                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus2.itb.walker         9681                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         9681                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus2.itb.walker         9681                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         9681                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus2.itb.walker     0.185105                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.185105                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus2.itb.walker     0.185105                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.185105                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus2.itb.walker     0.185105                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.185105                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 23583.426339                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 23583.426339                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus2.itb.walker 23583.426339                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 23583.426339                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus2.itb.walker 23583.426339                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 23583.426339                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.writebacks::writebacks          476                       # number of writebacks
system.cpu2.itb_walker_cache.writebacks::total          476                       # number of writebacks
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus2.itb.walker         1792                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total         1792                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus2.itb.walker         1792                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total         1792                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus2.itb.walker         1792                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total         1792                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker     38677500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total     38677500                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus2.itb.walker     38677500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total     38677500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus2.itb.walker     38677500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total     38677500                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.185105                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.185105                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.185105                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.185105                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.185105                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.185105                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 21583.426339                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21583.426339                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 21583.426339                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total 21583.426339                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 21583.426339                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total 21583.426339                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   505123537000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     993                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           211343                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          962.872077                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          399579340                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           212318                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1881.985230                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   962.872077                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.940305                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.940305                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          975                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.952148                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        800558574                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       800558574                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    204158143                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      204158143                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    191429262                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     191429262                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        28550                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        28550                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1958517                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1958517                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1957553                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1957553                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    395587405                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       395587405                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    395615955                       # number of overall hits
system.cpu3.dcache.overall_hits::total      395615955                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       296029                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       296029                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       296683                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       296683                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        38054                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        38054                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         3480                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3480                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2705                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2705                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       592712                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        592712                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       630766                       # number of overall misses
system.cpu3.dcache.overall_misses::total       630766                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12587661000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12587661000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   6031062939                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6031062939                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    194321000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    194321000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     18658000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     18658000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        54000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        54000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  18618723939                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  18618723939                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  18618723939                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  18618723939                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    204454172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    204454172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    191725945                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    191725945                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        66604                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        66604                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1961997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1961997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1960258                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1960258                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    396180117                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    396180117                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    396246721                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    396246721                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.001448                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001448                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001547                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001547                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.571347                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.571347                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.001774                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.001774                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.001380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.001496                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001496                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.001592                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001592                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 42521.715778                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42521.715778                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 20328.306438                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 20328.306438                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 55839.367816                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 55839.367816                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6897.597043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6897.597043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31412.766975                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31412.766975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29517.640359                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29517.640359                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3017                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2241855                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          41932                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   150.850000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    53.464061                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       211343                       # number of writebacks
system.cpu3.dcache.writebacks::total           211343                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       149353                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       149353                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       245714                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       245714                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         2501                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         2501                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       395067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       395067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       395067                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       395067                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       146676                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       146676                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        50969                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        50969                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        26870                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        26870                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          979                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          979                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2705                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2705                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       197645                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       197645                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       224515                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       224515                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data          312                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          312                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          341                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          341                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          653                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          653                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5010792500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5010792500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   1336403956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1336403956                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data   2650273000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   2650273000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     67312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     67312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     15955000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15955000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        52000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6347196456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6347196456                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8997469456                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8997469456                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     24506500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     24506500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     24506500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     24506500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000266                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.403429                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.403429                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.000499                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.001380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.000499                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.000567                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000567                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34162.320352                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34162.320352                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26219.936746                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26219.936746                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 98633.159658                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 98633.159658                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 68755.873340                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68755.873340                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5898.336414                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5898.336414                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 32114.126115                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32114.126115                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 40075.137323                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40075.137323                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 78546.474359                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 78546.474359                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 37529.096478                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 37529.096478                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements         4337                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    15.944900                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs       719237                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs         4353                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   165.227889                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker    15.944900                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.996556                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.996556                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::0            5                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses      5804182                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses      5804182                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus3.dtb.walker       718037                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total       718037                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus3.dtb.walker       718037                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total       718037                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus3.dtb.walker       718037                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total       718037                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus3.dtb.walker         6654                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total         6654                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus3.dtb.walker         6654                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total         6654                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus3.dtb.walker         6654                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total         6654                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus3.dtb.walker    332152000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total    332152000                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus3.dtb.walker    332152000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total    332152000                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus3.dtb.walker    332152000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total    332152000                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus3.dtb.walker       724691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total       724691                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus3.dtb.walker       724691                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total       724691                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus3.dtb.walker       724691                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total       724691                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.009182                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.009182                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus3.dtb.walker     0.009182                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.009182                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus3.dtb.walker     0.009182                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.009182                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 49917.643523                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 49917.643523                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus3.dtb.walker 49917.643523                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 49917.643523                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus3.dtb.walker 49917.643523                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 49917.643523                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks         4337                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total         4337                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus3.dtb.walker         6654                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total         6654                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus3.dtb.walker         6654                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total         6654                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus3.dtb.walker         6654                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total         6654                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker    318844000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total    318844000                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus3.dtb.walker    318844000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total    318844000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus3.dtb.walker    318844000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total    318844000                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.009182                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.009182                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.009182                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.009182                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.009182                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.009182                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 47917.643523                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 47917.643523                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 47917.643523                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 47917.643523                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 47917.643523                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 47917.643523                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          8045488                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.991260                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          415631116                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          8046000                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.656863                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.991260                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999983                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        855601737                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       855601737                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    415604486                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      415604486                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    415604486                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       415604486                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    415604486                       # number of overall hits
system.cpu3.icache.overall_hits::total      415604486                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      8173629                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      8173629                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      8173629                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       8173629                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      8173629                       # number of overall misses
system.cpu3.icache.overall_misses::total      8173629                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst 150273388380                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 150273388380                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst 150273388380                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 150273388380                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst 150273388380                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 150273388380                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    423778115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    423778115                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    423778115                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    423778115                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    423778115                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    423778115                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.019288                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.019288                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.019288                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.019288                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.019288                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.019288                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 18385.149164                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18385.149164                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 18385.149164                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18385.149164                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 18385.149164                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18385.149164                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      9416966                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets         3754                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs           376611                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.004490                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets   144.384615                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      8045488                       # number of writebacks
system.cpu3.icache.writebacks::total          8045488                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       128122                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       128122                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       128122                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       128122                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       128122                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       128122                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      8045507                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      8045507                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      8045507                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      8045507                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      8045507                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      8045507                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst 142523180885                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 142523180885                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst 142523180885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 142523180885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst 142523180885                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 142523180885                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.018985                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.018985                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.018985                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.018985                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.018985                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.018985                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 17714.630151                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17714.630151                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 17714.630151                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17714.630151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 17714.630151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17714.630151                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements          839                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse    15.384191                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs        17378                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs          852                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    20.396714                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker    15.384191                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.961512                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.961512                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           13                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses       159312                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses       159312                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus3.itb.walker        17133                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total        17133                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus3.itb.walker        17133                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total        17133                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus3.itb.walker        17133                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total        17133                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus3.itb.walker         2472                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total         2472                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus3.itb.walker         2472                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total         2472                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus3.itb.walker         2472                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total         2472                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus3.itb.walker     95575000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total     95575000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus3.itb.walker     95575000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total     95575000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus3.itb.walker     95575000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total     95575000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus3.itb.walker        19605                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total        19605                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus3.itb.walker        19605                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total        19605                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus3.itb.walker        19605                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total        19605                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus3.itb.walker     0.126090                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.126090                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus3.itb.walker     0.126090                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.126090                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus3.itb.walker     0.126090                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.126090                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 38663.025890                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total 38663.025890                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus3.itb.walker 38663.025890                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total 38663.025890                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus3.itb.walker 38663.025890                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total 38663.025890                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.writebacks::writebacks          839                       # number of writebacks
system.cpu3.itb_walker_cache.writebacks::total          839                       # number of writebacks
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus3.itb.walker         2472                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total         2472                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus3.itb.walker         2472                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total         2472                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus3.itb.walker         2472                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total         2472                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker     90631000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total     90631000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus3.itb.walker     90631000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total     90631000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus3.itb.walker     90631000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total     90631000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.126090                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.126090                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.126090                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.126090                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.126090                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.126090                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 36663.025890                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 36663.025890                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 36663.025890                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total 36663.025890                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 36663.025890                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total 36663.025890                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4241                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4241                       # Transaction distribution
system.iobus.trans_dist::WriteReq              155074                       # Transaction distribution
system.iobus.trans_dist::WriteResp             155074                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         3494                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        11752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        15246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       303384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       303384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  318630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         3494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         6554                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9645792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9645792                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  9655840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3458536                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             9813117                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           786129144                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10748000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy           152808000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               151671                       # number of replacements
system.iocache.tags.tagsinuse               15.993698                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               151687                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236734161000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.993698                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999606                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999606                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1365228                       # Number of tag accesses
system.iocache.tags.data_accesses             1365228                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         1116                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1116                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       150576                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       150576                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       151692                       # number of demand (read+write) misses
system.iocache.demand_misses::total            151692                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       151692                       # number of overall misses
system.iocache.overall_misses::total           151692                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide    127649272                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    127649272                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide  18058502872                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  18058502872                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide  18186152144                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  18186152144                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide  18186152144                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  18186152144                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide         1116                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1116                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       150576                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       151692                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          151692                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       151692                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         151692                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 114381.068100                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 114381.068100                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119929.489905                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 119929.489905                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 119888.670095                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119888.670095                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 119888.670095                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119888.670095                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2188                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   74                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.567568                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          150555                       # number of writebacks
system.iocache.writebacks::total               150555                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide         1116                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1116                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide       150576                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       150576                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide       151692                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       151692                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide       151692                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       151692                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     71849272                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     71849272                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide  10521004809                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  10521004809                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide  10592854081                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  10592854081                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide  10592854081                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  10592854081                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 64381.068100                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 64381.068100                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69871.724637                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69871.724637                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 69831.329806                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 69831.329806                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 69831.329806                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 69831.329806                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         53931767                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            55307789                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1200253                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1158                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4582051                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  12277002                       # number of replacements
system.l2.tags.tagsinuse                 31494.211994                       # Cycle average of tags in use
system.l2.tags.total_refs                    27416546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12308219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.227499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31337.247085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   156.964908                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.956337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961127                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           678                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            93                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12798                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15348                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.020691                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002838                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.929138                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 580267987                       # Number of tag accesses
system.l2.tags.data_accesses                580267987                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11994076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11994076                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     20921630                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20921630                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       313357                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       147105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      6304873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        36428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6801763                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.dtb.walker      1430851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.itb.walker          358                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       612821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.dtb.walker         3527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.itb.walker         1113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      1426274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.dtb.walker         7518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.itb.walker          340                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      1370913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.dtb.walker         1747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.itb.walker          509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      7323475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12179446                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      7935180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       155606                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       200530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       112177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8403493                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker      1430851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker          358                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst       612821                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      8248537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         3527                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1113                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      1426274                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       302711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         7518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          340                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      1370913                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      6505403                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         1747                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      7323475                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       148605                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27384702                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker      1430851                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker          358                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst       612821                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      8248537                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         3527                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1113                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      1426274                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       302711                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         7518                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          340                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      1370913                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      6505403                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         1747                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          509                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      7323475                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       148605                       # number of overall hits
system.l2.overall_hits::total                27384702                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         3603                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         3892                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       110968                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3110                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             121573                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          498                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          378                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2631                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          362                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3869                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        42033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        22880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       583830                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         8951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657694                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.dtb.walker        80208                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.itb.walker          409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       167306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.dtb.walker         4920                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.itb.walker         1641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       265402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.dtb.walker         6988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.itb.walker          293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       483928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.dtb.walker         2440                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.itb.walker          677                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       722022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1736234                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      3924252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        88641                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       623785                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        56052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4692730                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker        80208                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          409                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst       167306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3966285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker         4920                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker         1641                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       265402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       111521                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker         6988                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker          293                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       483928                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1207615                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker         2440                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       722022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        65003                       # number of demand (read+write) misses
system.l2.demand_misses::total                7086658                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker        80208                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          409                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst       167306                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3966285                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker         4920                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker         1641                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       265402                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       111521                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker         6988                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker          293                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       483928                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1207615                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker         2440                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          677                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       722022                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        65003                       # number of overall misses
system.l2.overall_misses::total               7086658                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      4747500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      6146500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      6679500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      5234000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     22807500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      3690500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      3017000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     32833500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1860500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     41401500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5900204980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   2768141990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  95635144380                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    940338489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  105243829839                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.dtb.walker   9376365998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.itb.walker     46864000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst  18631289498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.dtb.walker    614602499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.itb.walker    206782500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst  30386278487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.dtb.walker    683586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.itb.walker     29847000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst  49367363489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.dtb.walker    285467499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.itb.walker     78730500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst  85982988208                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 195690165678                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data 447501623856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data  11039515423                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data  52232358495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   6699633965                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 517473131739                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker   9376365998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     46864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  18631289498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 453401828836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker    614602499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker    206782500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  30386278487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  13807657413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker    683586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker     29847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  49367363489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 147867502875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker    285467499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     78730500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  85982988208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   7639972454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     818407127256                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker   9376365998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     46864000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  18631289498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 453401828836                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker    614602499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker    206782500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  30386278487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  13807657413                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker    683586000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker     29847000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  49367363489                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 147867502875                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker    285467499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     78730500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  85982988208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   7639972454                       # number of overall miss cycles
system.l2.overall_miss_latency::total    818407127256                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11994076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11994076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     20921630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20921630                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         3606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         3910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       110985                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121625                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          378                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2631                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          362                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3869                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       355390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       169985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      6888703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        45379                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7459457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.dtb.walker      1511059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.itb.walker          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       780127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.dtb.walker         8447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.itb.walker         2754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      1691676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.dtb.walker        14506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.itb.walker          633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      1854841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.dtb.walker         4187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.itb.walker         1186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      8045497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13915680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data     11859432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       244247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       824315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       168229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13096223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker      1511059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker          767                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst       780127                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data     12214822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         8447                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2754                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      1691676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       414232                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        14506                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1854841                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      7713018                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4187                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         1186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      8045497                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       213608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34471360                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker      1511059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker          767                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       780127                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data     12214822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         8447                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2754                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      1691676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       414232                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        14506                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1854841                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      7713018                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4187                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         1186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      8045497                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       213608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34471360                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.999168                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.995396                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.999847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.995519                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999572                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.118273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.134600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.084752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.197250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.088169                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.dtb.walker     0.053081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.itb.walker     0.533246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.214460                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.dtb.walker     0.582455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.itb.walker     0.595861                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.156887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.dtb.walker     0.481732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.itb.walker     0.462875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.260900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.dtb.walker     0.582756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.itb.walker     0.570826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.089742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.124768                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.330897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.362915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.756731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.333189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.358327                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.053081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.533246                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.214460                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.324711                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.582455                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.595861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.156887                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.269224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.481732                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.462875                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.260900                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.156568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.582756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.570826                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.089742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.304310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.205581                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.053081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.533246                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.214460                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.324711                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.582455                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.595861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.156887                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.269224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.481732                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.462875                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.260900                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.156568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.582756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.570826                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.089742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.304310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.205581                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1317.651957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1579.265159                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data    60.193029                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1682.958199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   187.603333                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7410.642570                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  7981.481481                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 12479.475485                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5139.502762                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10700.827087                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 140370.779626                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 120985.226836                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 163806.492267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 105054.015082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 160019.446489                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.dtb.walker 116900.633328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.itb.walker 114581.907090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 111360.557888                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.dtb.walker 124919.207114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.itb.walker 126010.054845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 114491.520362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.dtb.walker 97822.839153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.itb.walker 101866.894198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 102013.860510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.dtb.walker 116994.876639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.itb.walker 116293.205318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 119086.382697                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112709.557397                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 114034.884573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 124541.864634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 83734.553564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 119525.332994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110271.234812                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 116900.633328                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 114581.907090                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 111360.557888                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 114313.981178                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 124919.207114                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 126010.054845                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 114491.520362                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 123812.173609                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 97822.839153                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 101866.894198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 102013.860510                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 122445.897803                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 116994.876639                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 116293.205318                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 119086.382697                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 117532.613172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115485.624854                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 116900.633328                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 114581.907090                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 111360.557888                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 114313.981178                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 124919.207114                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 126010.054845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 114491.520362                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 123812.173609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 97822.839153                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 101866.894198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 102013.860510                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 122445.897803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 116994.876639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 116293.205318                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 119086.382697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 117532.613172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115485.624854                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             263561                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2820                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      93.461348                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     56195                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              8509840                       # number of writebacks
system.l2.writebacks::total                   8509840                       # number of writebacks
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         8419                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data         2250                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data       430717                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          805                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           442191                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.dtb.walker            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.itb.walker            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst          580                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.dtb.walker           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.itb.walker            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          908                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.dtb.walker            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          513                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.dtb.walker            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.itb.walker            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst          742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2782                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data        41609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data         1107                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          582                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43834                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          580                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        50028                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          908                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         3357                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          513                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data       431253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              488807                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          580                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        50028                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          908                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         3357                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          513                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data       431253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             488807                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      7391013                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7391013                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3603                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         3891                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       110966                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3110                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        121570                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          498                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          378                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2631                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          361                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3868                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        33614                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        20630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       153113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         8146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         215503                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.dtb.walker        80203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.itb.walker          408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst       166726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.dtb.walker         4907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.itb.walker         1633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst       264494                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.dtb.walker         6985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.itb.walker          293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst       483415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.dtb.walker         2433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.itb.walker          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst       721280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1733452                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data      3882643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        87534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data       623249                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        55470                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4648896                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker        80203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       166726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3916257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker         4907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker         1633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       264494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       108164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker         6985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker          293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       483415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       776362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker         2433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       721280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        63616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6597851                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      7391013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker        80203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       166726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3916257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker         4907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker         1633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       264494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       108164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker         6985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker          293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       483415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       776362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker         2433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       721280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        63616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13988864                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3258                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          586                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          338                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data          312                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         4494                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4073                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          619                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          364                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          341                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         5397                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         7331                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         1205                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          702                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          653                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         9891                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1177622686767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1177622686767                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     60682500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     65201000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   1874583499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     51941000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2052407999                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7931500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      6058000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     42327500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      5856500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     62173500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   4315310057                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   2322036042                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  16789183523                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    793294506                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24219824128                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.dtb.walker   8894600104                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.itb.walker     44314000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst  17587649081                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.dtb.walker    583857004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.itb.walker    196328003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst  28725316688                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.dtb.walker    641445002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.itb.walker     28089000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst  46429602287                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.dtb.walker    270449004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.itb.walker     74630503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst  81594806988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 185071087664                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data 420778595982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data  10406062138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data  48446083600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   6314526604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 485945268324                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker   8894600104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     44314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  17587649081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 425093906039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker    583857004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker    196328003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  28725316688                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12728098180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker    641445002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker     28089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  46429602287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  65235267123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker    270449004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker     74630503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  81594806988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   7107821110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 695236180116                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1177622686767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker   8894600104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     44314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  17587649081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 425093906039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker    583857004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker    196328003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  28725316688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12728098180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker    641445002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker     28089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  46429602287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  65235267123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker    270449004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker     74630503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  81594806988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   7107821110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1872858866883                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    429169512                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     51376000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27793001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     21808000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    530146513                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    429169512                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     51376000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     27793001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     21808000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    530146513                       # number of overall MSHR uncacheable cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.999168                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.995141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.999829                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.995519                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999548                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.997238                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.094583                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.121364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.022227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.179510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.053077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.itb.walker     0.531943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.213716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.580916                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.itb.walker     0.592956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.156350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.481525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.itb.walker     0.462875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.260623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.581084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.itb.walker     0.569140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.089650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.124568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.327389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.358383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.756081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.329729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.354980                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.053077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.531943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.213716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.320615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.580916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.592956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.156350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.261119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.481525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.462875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.260623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.100656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.581084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.569140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.089650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.297817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.191401                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.053077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.531943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.213716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.320615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.580916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.592956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.156350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.261119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.481525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.462875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.260623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.100656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.581084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.569140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.089650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.297817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.405811                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 159331.702808                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 159331.702808                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 16842.214821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16756.874839                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16893.314159                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16701.286174                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16882.520350                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 15926.706827                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 16026.455026                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 16087.989358                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 16222.991690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 16073.810755                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 128378.355953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 112556.279302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 109652.240652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 97384.545298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112387.410514                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 110901.089785                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 108612.745098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 105488.340637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 118984.512737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 120225.353950                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 108604.795148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91831.782677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 95866.894198                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 96045.017815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 111158.653514                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 110563.708148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 113125.009688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 106764.472085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 108374.268760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 118880.230973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 77731.506348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 113836.787525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104529.176029                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 110901.089785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 108612.745098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 105488.340637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108545.967754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 118984.512737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 120225.353950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108604.795148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 117674.070670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91831.782677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 95866.894198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 96045.017815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84026.867779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 111158.653514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 110563.708148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 113125.009688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 111730.085356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105373.125297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 159331.702808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 110901.089785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 108612.745098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 105488.340637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108545.967754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 118984.512737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 120225.353950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108604.795148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 117674.070670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 91831.782677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 95866.894198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 96045.017815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84026.867779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 111158.653514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 110563.708148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 113125.009688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 111730.085356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 133882.127018                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 131727.904236                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 87672.354949                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 82227.813609                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 69897.435897                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 117967.626391                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 58541.742191                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 42635.684647                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 39591.169516                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 33396.630934                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 53598.879082                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests      26590864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14143624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         1565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4494                       # Transaction distribution
system.membus.trans_dist::ReadResp           13648986                       # Transaction distribution
system.membus.trans_dist::WriteReq               5397                       # Transaction distribution
system.membus.trans_dist::WriteResp              5397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8660394                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3768278                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           140838                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          16660                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208331                       # Transaction distribution
system.membus.trans_dist::ReadExResp           207866                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13644493                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        150576                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       303363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       303363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        15246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40136996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     40156778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40460141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9635520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         9072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1431080192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1431099312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1440734832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26404                       # Total snoops (count)
system.membus.snoopTraffic                     100416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14170789                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000710                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026641                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14160724     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                   10065      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14170789                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13397347                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3843400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         67180202856                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization              13.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6090954                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        73342428138                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             14.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      148432279                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    118087134                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      7068258                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    103226137                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       75894316                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    73.522383                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        6901981                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       321089                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3171066                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      3098341                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        72725                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted        19357                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks         20258992                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort     20258992                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1        14512                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2     11310907                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore      8933573                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples     11325419                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  4665.009524                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev 12423.241582                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-65535     11255660     99.38%     99.38% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-131071        54353      0.48%     99.86% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-196607         6961      0.06%     99.93% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::196608-262143         3949      0.03%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-327679         2352      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::327680-393215         1221      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::393216-458751          444      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::458752-524287          240      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::524288-589823          121      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::589824-655359           66      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::655360-720895           26      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::720896-786431           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::786432-851967           10      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::851968-917503            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::917504-983039            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total     11325419                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples     19398433                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 11198.376462                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  8035.164714                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev 18784.468636                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535     19117846     98.55%     98.55% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071       203613      1.05%     99.60% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607        38218      0.20%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143        17564      0.09%     99.89% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679        10307      0.05%     99.94% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215         5629      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::393216-458751         2418      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::458752-524287         1352      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823          714      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::589824-655359          399      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::655360-720895          189      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::720896-786431           85      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::786432-851967           68      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::851968-917503           22      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::917504-983039            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::983040-1.04858e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total     19398433                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 504415933000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.816343                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     1.058949                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-1 459985526500     91.19%     91.19% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::2-3  26726487500      5.30%     96.49% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-5  14252608000      2.83%     99.32% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::6-7   2850691000      0.57%     99.88% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-9    286895000      0.06%     99.94% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::10-11    131893000      0.03%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-13     76936500      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::14-15     79727500      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-17     23774000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::18-19       318000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-21       948500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::22-23       127500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 504415933000                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K     11168725     99.87%     99.87% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M        14192      0.13%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total     11182917                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data     20258992                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total     20258992                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data     11182917                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total     11182917                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total     31441909                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits           128910439                       # DTB read hits
system.switch_cpus0.dtb.read_misses          20078552                       # DTB read misses
system.switch_cpus0.dtb.write_hits           49831106                       # DTB write hits
system.switch_cpus0.dtb.write_misses           180440                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries           10342                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults              149                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults          8147                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              873                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       148988991                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       50011546                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                178741545                       # DTB hits
system.switch_cpus0.dtb.misses               20258992                       # DTB misses
system.switch_cpus0.dtb.accesses            199000537                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks            97003                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort        97003                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1          627                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2        95606                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore          770                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples        96233                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean    62.359066                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  3382.532258                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-32767        96187     99.95%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-65535            5      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-98303           25      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-131071            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::131072-163839            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-196607            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::196608-229375            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total        96233                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples         4321                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 12674.728072                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  6691.510570                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev 33048.600156                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-65535         4114     95.21%     95.21% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-131071          146      3.38%     98.59% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-196607           31      0.72%     99.31% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-262143           12      0.28%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-327679            9      0.21%     99.79% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::327680-393215            6      0.14%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-458751            1      0.02%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::524288-589823            2      0.05%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total         4321                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples  48998386624                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.952058                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.213842                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0   2350831204      4.80%      4.80% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1  46646151920     95.20%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2      1069500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3       334000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total  48998386624                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K         2979     83.89%     83.89% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M          572     16.11%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total         3551                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst        97003                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total        97003                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst         3551                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total         3551                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       100554                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits           236301457                       # ITB inst hits
system.switch_cpus0.itb.inst_misses             97003                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            3047                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            13870                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       236398460                       # ITB inst accesses
system.switch_cpus0.itb.hits                236301457                       # DTB hits
system.switch_cpus0.itb.misses                  97003                       # DTB misses
system.switch_cpus0.itb.accesses            236398460                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions          678                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          339                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 889074.345133                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 8211952.346693                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows          203     59.88%     59.88% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          136     40.12%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    138145000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          339                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 504287683796                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    301396203                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles              1008240457                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     21292715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             705129866                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          148432279                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     85894638                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            949588892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       14722258                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            894115                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       107879                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2057575                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       270420                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles        79440                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        236286524                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       192318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           1769                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    981652165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.769343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.157246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       620113851     63.17%     63.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       144384719     14.71%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        40618490      4.14%     82.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       176535105     17.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    981652165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147219                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.699367                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        46352153                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    647882879                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        255717961                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24769640                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6929532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     19320881                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       432762                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     637283170                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     22624639                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6929532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        75564987                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      581715178                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     21730429                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        248465611                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     47246428                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     609705218                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     11168450                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents     20843174                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5932396                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4361792                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13161788                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    676174620                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2703808610                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    652839982                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         4688                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    525226800                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       150947826                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       641822                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       597561                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         54122508                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    141958490                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     55338214                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2469527                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2023539                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         598241173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       881487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        572505768                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      5604945                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    117310962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    264604345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        29223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    981652165                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.583206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.964247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    665667536     67.81%     67.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    133676984     13.62%     81.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    114407249     11.65%     93.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     61587361      6.27%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6312972      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           63      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    981652165                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       53687813     43.34%     43.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         88702      0.07%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     43.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      46898401     37.86%     81.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     23191360     18.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    363542892     63.50%     63.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1115347      0.19%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          487      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    154050000     26.91%     90.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     53796978      9.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     572505768                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567827                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          123866276                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.216358                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   2256118026                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    716441054                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    534011127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads        16896                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         6218                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         4720                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     696361154                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses          10826                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3480274                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30020894                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        96726                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        14076                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      4503285                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       747599                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1313474                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6929532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles      236759049                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6030030                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    599157093                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    141958490                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     55338214                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       368617                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents       1402487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3727796                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        14076                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      5674123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1645103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      7319226                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    542015945                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    129028341                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     10231542                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                34433                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           181860685                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       103590468                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          52832344                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.537586                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             534889027                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            534015847                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        319020192                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        520093925                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.529651                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.613390                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    105807106                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       852264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      6636661                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    964436680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.499596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.345942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    762867854     79.10%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    103460703     10.73%     89.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     37801056      3.92%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     15863557      1.64%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     17327222      1.80%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5340702      0.55%     97.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      5827887      0.60%     98.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3386241      0.35%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     12561458      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    964436680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    448445902                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     481828557                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             162772528                       # Number of memory references committed
system.switch_cpus0.commit.loads            111937598                       # Number of loads committed
system.switch_cpus0.commit.membars             475602                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          94564218                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              4720                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        397412654                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      4181330                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    317941614     65.99%     65.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1113930      0.23%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc          485      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    111937598     23.23%     89.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     50834930     10.55%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    481828557                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     12561458                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1536181968                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1192481711                       # The number of ROB writes
system.switch_cpus0.timesIdled                 164930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26588292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              602656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          448429052                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            481811707                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.248383                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.248383                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444764                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444764                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583520371                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      297615711                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             3868                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            1568                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       2049921657                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       284938956                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1848753679                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        624717                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      231084124                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    168116826                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      8809189                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    141411892                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      100505937                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    71.073186                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       31383383                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      4608869                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2372801                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2126169                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       246632                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       272122                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks           111782                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort       111782                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1         8637                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2        62650                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore        40495                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples        71287                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean   801.969504                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 10549.084077                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-65535        71011     99.61%     99.61% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-131071          184      0.26%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-196607           47      0.07%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-262143           16      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-327679           17      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::327680-393215            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::393216-458751            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total        71287                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples        39564                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 33628.867152                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 10731.999946                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 66384.734490                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-65535        31661     80.02%     80.02% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-131071         5543     14.01%     94.03% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-196607          914      2.31%     96.35% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-262143          674      1.70%     98.05% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-327679          393      0.99%     99.04% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-393215          184      0.47%     99.51% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::393216-458751          108      0.27%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::458752-524287           31      0.08%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::524288-589823           35      0.09%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::589824-655359           12      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::655360-720895            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::786432-851967            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::851968-917503            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::917504-983039            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total        39564                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 384452147712                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.673041                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     0.484565                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-1 384284918212     99.96%     99.96% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::2-3     93918500      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-5     30802500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::6-7      8968500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-9     14112500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::10-11      2980500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-13      2975500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::14-15     13245500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-17       226000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 384452147712                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K        16650     76.22%     76.22% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         5195     23.78%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total        21845                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data       111782                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total       111782                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data        21845                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total        21845                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total       133627                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           116181059                       # DTB read hits
system.switch_cpus1.dtb.read_misses             85218                       # DTB read misses
system.switch_cpus1.dtb.write_hits          106602098                       # DTB write hits
system.switch_cpus1.dtb.write_misses            26564                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            8211                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults             6284                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1842                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults             3735                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       116266277                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      106628662                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                222783157                       # DTB hits
system.switch_cpus1.dtb.misses                 111782                       # DTB misses
system.switch_cpus1.dtb.accesses            222894939                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks            19878                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort        19878                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         1147                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2        16928                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         1803                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples        18075                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1143.596127                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev 16297.569432                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-65535        17961     99.37%     99.37% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::65536-131071           65      0.36%     99.73% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::131072-196607           22      0.12%     99.85% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::196608-262143           12      0.07%     99.92% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::262144-327679            5      0.03%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::327680-393215            6      0.03%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::393216-458751            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::589824-655359            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::655360-720895            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::851968-917503            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total        18075                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples        10481                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 26337.038451                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean  9536.612962                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev 61225.122040                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-131071         9994     95.35%     95.35% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-262143          328      3.13%     98.48% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::262144-393215          113      1.08%     99.56% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::393216-524287           30      0.29%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::524288-655359            7      0.07%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::655360-786431            6      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::786432-917503            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total        10481                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples  87809782788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.897772                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.303799                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   8991769500     10.24%     10.24% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1  78807698788     89.75%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2      7091500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3      2202500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::4       680000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::5        78500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::6       231000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::7        31000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total  87809782788                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K         7918     91.24%     91.24% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M          760      8.76%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total         8678                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst        19878                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total        19878                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst         8678                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total         8678                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total        28556                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           487382234                       # ITB inst hits
system.switch_cpus1.itb.inst_misses             19878                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            5863                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults             3851                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       487402112                       # ITB inst accesses
system.switch_cpus1.itb.hits                487382234                       # DTB hits
system.switch_cpus1.itb.misses                  19878                       # DTB misses
system.switch_cpus1.itb.accesses            487402112                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions          807                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          404                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 15432160.935644                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 57062231.888181                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows          255     63.12%     63.12% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          149     36.88%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    479170500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          404                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 498473990482                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   6234593018                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               996950794                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     37025041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1548513063                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          231084124                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    134015489                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            907765786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       18344906                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            292528                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       208796                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       213429                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       593856                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles       230539                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        487375403                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       369177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           8248                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    955502428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.859634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.109441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111614736     11.68%     11.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       329673475     34.50%     46.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        95431783      9.99%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       418782434     43.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    955502428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.231791                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.553249                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        96981715                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    156599598                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        619112154                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     74133089                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8675872                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     36362727                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       530587                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1663524345                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     39600790                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8675872                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       163170640                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       27934545                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     31394799                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        626189859                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     98136713                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1626598819                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     16140992                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents     17089956                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      46975291                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        119852                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       5198945                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2378467198                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   7808292525                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2400708244                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups        13318                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2091906431                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       286560759                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1730455                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       677427                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        155130859                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    134178551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    116306973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      4170681                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     35228281                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1607110008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1083775                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1504103671                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     15948144                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    183429116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    591657125                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        46707                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    955502428                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.574150                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.951815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    158432657     16.58%     16.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    236603376     24.76%     41.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    424890374     44.47%     85.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    124601334     13.04%     98.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10957890      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        16797      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    955502428                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      306942608     79.90%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          8664      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      47024100     12.24%     92.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     30196939      7.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          197      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1247860152     82.96%     82.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     17415366      1.16%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      1220379      0.08%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    128507914      8.54%     92.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    109099663      7.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1504103671                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.508704                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          384172311                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.255416                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4363781700                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1791631055                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1488513558                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        48525                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        16546                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        14784                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1888244459                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          31326                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1473917                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     20772651                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         4299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        24881                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     11244107                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads      5569319                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       144588                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8675872                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       17008754                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       344664                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1608261463                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    134178551                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    116306973                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       614479                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       325728                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        24881                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      7716900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1011118                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      8728018                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1496916585                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    126038283                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      7078202                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                67680                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           233593997                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       190180688                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         107555714                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.501495                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1489366475                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1488528342                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1075108437                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2829816683                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.493081                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.379922                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    166191131                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1037067                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      8312608                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    930879599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.530613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.571086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    225541475     24.23%     24.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    331239547     35.58%     59.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    232055228     24.93%     84.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     65773823      7.07%     91.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     24921949      2.68%     94.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     14932327      1.60%     96.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     13692677      1.47%     97.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      6141538      0.66%     98.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     16581035      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    930879599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1257039007                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1424816011                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             218468765                       # Number of memory references committed
system.switch_cpus1.commit.loads            113405899                       # Number of loads committed
system.switch_cpus1.commit.membars             426812                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         184182303                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             14784                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1303224608                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     33086553                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1187791969     83.36%     83.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     17334962      1.22%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      1220315      0.09%     84.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     84.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    113405899      7.96%     92.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    105062866      7.37%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1424816011                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     16581035                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2503878978                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         3206413025                       # The number of ROB writes
system.switch_cpus1.timesIdled                 368914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               41448366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            12469036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1256987662                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1424764666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.793127                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.793127                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.260832                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.260832                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2042278879                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1176758902                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads            10885                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            4480                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       4899549617                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       979809195                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1903289368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        838244                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      106837216                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69573624                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3979111                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     89640465                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       45133166                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    50.349098                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       12226545                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      3132854                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      8827364                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5404065                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      3423299                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       123803                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks          3665855                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort      3665855                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1         8268                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       494652                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore      3162935                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       502920                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  3780.368647                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  9042.888791                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-32767       500932     99.60%     99.60% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::32768-65535           35      0.01%     99.61% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-98303          843      0.17%     99.78% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::98304-131071          792      0.16%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::131072-163839          102      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::163840-196607           69      0.01%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::196608-229375           53      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::229376-262143           22      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::262144-294911           21      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::294912-327679           16      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::327680-360447           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::360448-393215            7      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::393216-425983            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::425984-458751            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::491520-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       502920                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples      1969548                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean  7861.890901                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  7142.824951                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  9648.861112                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-65535      1955721     99.30%     99.30% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-131071        12058      0.61%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-196607          924      0.05%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-262143          491      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-327679          184      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::327680-393215           94      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::393216-458751           40      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::458752-524287           19      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::524288-589823           17      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total      1969548                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 461672942040                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.340812                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     1.032701                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-1 458167957040     99.24%     99.24% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::2-3    384671000      0.08%     99.32% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-5    346425000      0.08%     99.40% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::6-7    353376500      0.08%     99.48% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-9    344336000      0.07%     99.55% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::10-11    432283500      0.09%     99.64% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-13    291831000      0.06%     99.71% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::14-15   1351291000      0.29%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-17       730500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::18-19        40500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 461672942040                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K       165440     96.81%     96.81% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M         5447      3.19%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       170887                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data      3665855                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total      3665855                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       170887                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       170887                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total      3836742                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            66500811                       # DTB read hits
system.switch_cpus2.dtb.read_misses             77059                       # DTB read misses
system.switch_cpus2.dtb.write_hits          213185438                       # DTB write hits
system.switch_cpus2.dtb.write_misses          3588796                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           22447                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              136                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults          2325                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              799                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        66577870                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses      216774234                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                279686249                       # DTB hits
system.switch_cpus2.dtb.misses                3665855                       # DTB misses
system.switch_cpus2.dtb.accesses            283352104                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks             6113                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort         6113                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1          827                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2         4427                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore          859                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples         5254                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean  1053.578226                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev 11363.536320                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-32767         5205     99.07%     99.07% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-65535           16      0.30%     99.37% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-98303           18      0.34%     99.71% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-131071            3      0.06%     99.77% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-163839            2      0.04%     99.81% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-196607            7      0.13%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::196608-229375            1      0.02%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::229376-262143            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::262144-294911            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total         5254                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples         3904                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean 12536.757172                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7007.729098                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev 28870.331179                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-32767         3720     95.29%     95.29% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-65535            3      0.08%     95.36% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-98303           77      1.97%     97.34% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-131071           45      1.15%     98.49% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::131072-163839           16      0.41%     98.90% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::163840-196607           23      0.59%     99.49% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::196608-229375            8      0.20%     99.69% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::229376-262143            4      0.10%     99.80% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::262144-294911            3      0.08%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::294912-327679            4      0.10%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::393216-425983            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total         3904                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples  27391511144                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.845273                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.361846                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0   4240001704     15.48%     15.48% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1  23149898940     84.51%     99.99% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2      1414000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       196500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total  27391511144                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K         2363     77.60%     77.60% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M          682     22.40%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total         3045                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst         6113                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total         6113                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst         3045                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total         3045                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total         9158                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits           190699157                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6113                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            2853                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            11485                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       190705270                       # ITB inst accesses
system.switch_cpus2.itb.hits                190699157                       # DTB hits
system.switch_cpus2.itb.misses                   6113                       # DTB misses
system.switch_cpus2.itb.accesses            190705270                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         1044                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          523                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 7154869.808795                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 40810482.456835                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows          327     62.52%     62.52% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          196     37.48%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    424822500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          523                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 500888472590                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3741996910                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles              1001777284                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     51392416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             579000543                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          106837216                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     62763776                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            878821768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10428542                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             65011                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        62697                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       357502                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       306428                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        85251                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        190686666                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       375880                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1635                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    936305344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.811768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.189881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       585563437     62.54%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       123385352     13.18%     75.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        45392536      4.85%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       181964019     19.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    936305344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.106648                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.577973                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        79097276                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    604098633                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        188201876                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     59904043                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       5003516                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     12228136                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       212606                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     608596797                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     14097517                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       5003516                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       121020728                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       86765790                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    183812518                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        206010022                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles    333692770                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     595315487                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts      1048125                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4138804                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         61590                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         28688                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     304306087                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    453732345                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   3022758999                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    861636902                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         3701                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    418691495                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        35040849                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      7346958                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      6528253                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        123418233                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73023727                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores    218188105                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     12949096                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3808268                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         571559741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     14386320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        577838135                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued      2373936                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22741141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     73351693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       298909                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    936305344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.617147                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.874667                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    557202901     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    226137559     24.15%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    110230536     11.77%     95.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     39698192      4.24%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3035852      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          304      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    936305344                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       35392103     15.92%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            24      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     15.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      20640016      9.28%     25.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite    166297154     74.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          354      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    291208807     50.40%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23070      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          594      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67780385     11.73%     62.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite    218824925     37.87%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     577838135                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.576813                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          222329297                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.384761                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2316671745                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    608778957                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    568440556                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        13102                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         4866                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4048                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     800158783                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           8295                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      2984912                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7083274                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        88067                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        96691                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      4370141                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       288102                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      6858478                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       5003516                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1628045                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        74742                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    586123765                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73023727                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts    218188105                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      6453478                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        50844                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        96691                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      3544087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       239982                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3784069                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    569893868                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67246508                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4278592                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               177704                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           282158277                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        75396849                       # Number of branches executed
system.switch_cpus2.iew.exec_stores         214911769                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.568883                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             569251391                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            568444604                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        205091022                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        374820274                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.567436                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.547172                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     12757579                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls     14087411                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3768356                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    930417203                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.605495                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.190652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    598378564     64.31%     64.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    230970525     24.82%     89.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     50074533      5.38%     94.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     20412513      2.19%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13831892      1.49%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3566371      0.38%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2603959      0.28%     98.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      2407865      0.26%     99.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      8170981      0.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    930417203                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    412731629                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     563363210                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             279758417                       # Number of memory references committed
system.switch_cpus2.commit.loads             65940453                       # Number of loads committed
system.switch_cpus2.commit.membars            7513682                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          74759271                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4048                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        501797222                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      6998001                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    283581915     50.34%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        22286      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          592      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     65940453     11.70%     62.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite    213817964     37.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    563363210                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      8170981                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1490564348                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1157913690                       # The number of ROB writes
system.switch_cpus2.timesIdled                 506047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               65471940                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             7483378                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          412573339                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            563204920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.428119                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.428119                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411841                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411841                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       794440375                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      251033345                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             2971                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1248                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       1930622256                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       162788363                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1830595290                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes      11286584                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      269536478                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    185669099                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     10275905                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    205327979                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      119165438                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.036629                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       29243673                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      4961830                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     17571971                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     14531175                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      3040796                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       619262                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks           454771                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort       454771                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1        37545                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       343573                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore        73653                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       381118                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean   176.685436                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  6013.725675                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-65535       380791     99.91%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-131071          185      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::131072-196607           66      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::196608-262143           32      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::262144-327679           20      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::327680-393215            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::524288-589823            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::720896-786431            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       381118                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples        24805                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 35594.073775                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean 11036.010799                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev 70455.621971                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-65535        19662     79.27%     79.27% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-131071         3382     13.63%     92.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-196607          863      3.48%     96.38% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-262143          399      1.61%     97.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::262144-327679          231      0.93%     98.92% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::327680-393215          131      0.53%     99.45% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::393216-458751           45      0.18%     99.63% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::458752-524287           26      0.10%     99.73% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::524288-589823           23      0.09%     99.83% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::589824-655359           18      0.07%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::655360-720895           17      0.07%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::720896-786431            8      0.03%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total        24805                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 504421022000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.878005                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.341090                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-1 504291210000     99.97%     99.97% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::2-3     68487500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-5     21753500      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::6-7     13835000      0.00%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-9      7496000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::10-11      3993500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-13      2599000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::14-15     11346500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-17       301000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 504421022000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K         8675     70.51%     70.51% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M         3629     29.49%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total        12304                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data       454771                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total       454771                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data        12304                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total        12304                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total       467075                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits           217217741                       # DTB read hits
system.switch_cpus3.dtb.read_misses            359339                       # DTB read misses
system.switch_cpus3.dtb.write_hits          198747393                       # DTB write hits
system.switch_cpus3.dtb.write_misses            95432                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            8770                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              100                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults          1438                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults           216708                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses       217577080                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses      198842825                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                415965134                       # DTB hits
system.switch_cpus3.dtb.misses                 454771                       # DTB misses
system.switch_cpus3.dtb.accesses            416419905                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks            11180                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort        11180                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1          703                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2         9451                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore         1026                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples        10154                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean  2438.201694                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev 20691.226553                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-65535         9998     98.46%     98.46% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-131071           90      0.89%     99.35% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::131072-196607           38      0.37%     99.72% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::196608-262143           16      0.16%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::262144-327679            6      0.06%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::327680-393215            3      0.03%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::393216-458751            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::524288-589823            2      0.02%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total        10154                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples         8002                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 13216.508373                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  6703.562512                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev 36116.024459                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-65535         7605     95.04%     95.04% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-131071          253      3.16%     98.20% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::131072-196607           68      0.85%     99.05% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::196608-262143           26      0.32%     99.38% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::262144-327679           29      0.36%     99.74% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-393215           13      0.16%     99.90% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::393216-458751            4      0.05%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::458752-524287            1      0.01%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::524288-589823            3      0.04%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total         8002                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples  36272810736                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.887403                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.317328                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0   4094212000     11.29%     11.29% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1  32170968236     88.69%     99.98% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2      6323000      0.02%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3       762000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       201500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       173000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::6       171000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total  36272810736                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K         6360     91.17%     91.17% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M          616      8.83%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total         6976                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst        11180                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total        11180                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst         6976                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total         6976                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total        18156                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits           423786414                       # ITB inst hits
system.switch_cpus3.itb.inst_misses             11180                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 160                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2508                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid        15155                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            6578                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             5228                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       423797594                       # ITB inst accesses
system.switch_cpus3.itb.hits                423786414                       # DTB hits
system.switch_cpus3.itb.misses                  11180                       # DTB misses
system.switch_cpus3.itb.accesses            423797594                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions         1986                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          993                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 4083560.952669                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 30706999.625660                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows          554     55.79%     55.79% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          439     44.21%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    559127000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          993                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 500408187473                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   4054976026                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles              1000734043                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    135471400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1197095263                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          269536478                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    162940286                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            724748767                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       20721874                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles            130674                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       133194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       160823                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       390307                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles       241540                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        423779124                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1407262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           3164                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    871637642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.699784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.201824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       188993565     21.68%     21.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       232628010     26.69%     48.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2       101080430     11.60%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       348935637     40.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    871637642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.269339                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.196217                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       151125306                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     97248077                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        591611680                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     22739009                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8913570                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     39626067                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1453654                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1358742248                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     39045632                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8913570                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       188267289                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       12821282                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     63729311                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        576802972                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     21103218                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1328133625                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     13827774                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      2846942                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        463861                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        373767                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       5320688                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1539476205                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   6192555236                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1586799786                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         5301                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1396420161                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       143056041                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2143243                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      2105931                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         39351395                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    236772482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores    225828307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      9808128                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6168736                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1303446876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      6030938                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1265745440                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued      7377443                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    107128018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    291272406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        37654                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    871637642                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.452146                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.139903                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    250011164     28.68%     28.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    166429436     19.09%     47.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    285679520     32.78%     80.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3    150113131     17.22%     97.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19404384      2.23%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5            7      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    871637642                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      149848396     40.79%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            52      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      89893309     24.47%     65.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite    127639964     34.74%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          147      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    811976767     64.15%     64.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1819266      0.14%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            2      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            5      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            4      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          858      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            2      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    233546310     18.45%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite    218402079     17.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1265745440                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.264817                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          367381721                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.290249                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3777865778                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1416620794                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1240419519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        21908                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         7819                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         5967                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1633112771                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          14243                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7015023                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     23277342                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        55772                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        22880                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     15362928                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      3367580                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        87790                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8913570                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        7877286                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        44923                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1309547780                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    236772482                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts    225828307                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      2081911                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        35364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        22880                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      6497699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2901953                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      9399652                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1248631048                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    226915820                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     16666242                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                69966                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           442443842                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       223382910                       # Number of branches executed
system.switch_cpus3.iew.exec_stores         215528022                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.247715                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1241820377                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1240425486                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        669040496                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       1285384748                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              1.239516                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.520498                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts     87314661                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5993284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      8828538                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    855262844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.405848                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.910521                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    359786464     42.07%     42.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    232322525     27.16%     69.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     98151450     11.48%     80.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     63778234      7.46%     88.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     33295661      3.89%     92.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5     19814447      2.32%     94.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     13588545      1.59%     95.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      7580445      0.89%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     26945073      3.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    855262844                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    965818122                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1202369975                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             423960519                       # Number of memory references committed
system.switch_cpus3.commit.loads            213495140                       # Number of loads committed
system.switch_cpus3.commit.membars            3923245                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         215391578                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              5965                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts       1037651142                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     20890801                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    776733175     64.60%     64.60% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1675415      0.14%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            2      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            5      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            4      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          853      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            2      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    213495140     17.76%     82.50% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite    210465379     17.50%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1202369975                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     26945073                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          2117407310                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2595738873                       # The number of ROB writes
system.switch_cpus3.timesIdled                 755831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles              129096401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             8109512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          965797939                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1202349792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.036173                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.036173                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.965090                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.965090                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1405078474                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      723148411                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             4049                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2574                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       4387580831                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       692923039                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     2191166181                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4040287                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     69279668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34384115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1994835                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         135578                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       132979                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2599                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3740970732500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4494                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27191673                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              5397                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             5397                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20503916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22482503                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3767162                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10089101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          133203                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16660                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         149863                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7463529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7463529                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14052249                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13134979                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      2340425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     36693393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side         2942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      4538023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      5075039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1269912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         9903                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side        30224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      5564519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     23386797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         2901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side       165499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     24136492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       658052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side         4497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side        15178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103893796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     99856640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1563746714                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        83648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side    193483584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    216533888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     53007132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side       340032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side      1143040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    237418496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    987459237                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        70976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side      1908608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   1029823104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     27205269                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side       129600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side       545536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4412755504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22579440                       # Total snoops (count)
system.tol2bus.snoopTraffic                 556108608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57187110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.041675                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.235437                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55152909     96.44%     96.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1759385      3.08%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 212882      0.37%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  54932      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3271      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2455      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    946      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    330      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57187110                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69125763827                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1701796                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1172777918                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18413146758                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2457989                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2274133726                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2543172696                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         646008569                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6917933                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          18649793                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        2790128754                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       11672027825                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          2691493                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        203648734                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy      12084430730                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            2.4                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        336501415                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3717481                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         10019423                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
