<stg><name>load_pest_12_top</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %pos_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %pos_r)

]]></Node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="13">
<![CDATA[
:1  %pos_cast = sext i13 %pos_read to i16

]]></Node>
<StgValue><ssdm name="pos_cast"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="16">
<![CDATA[
:2  %inx = zext i16 %pos_cast to i32

]]></Node>
<StgValue><ssdm name="inx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="13">
<![CDATA[
:3  %tmp_1050 = trunc i13 %pos_read to i11

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %pos_assign = xor i11 %tmp_1050, -1024

]]></Node>
<StgValue><ssdm name="pos_assign"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %pLambda0_addr = getelementptr inbounds [2048 x i16]* @pLambda0, i32 0, i32 %inx

]]></Node>
<StgValue><ssdm name="pLambda0_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda0_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="11">
<![CDATA[
:7  %tmp = zext i11 %pos_assign to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %prLamB_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf3b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
:9  %prLamB_buf3b_load = load i16* %prLamB_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %prLamC_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf5_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
:11  %prLamC_buf5_load = load i16* %prLamC_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf5_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %prLam2B_buf3b_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf3b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="10">
<![CDATA[
:13  %prLam2B_buf3b_load = load i16* %prLam2B_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %prLam2C_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="10">
<![CDATA[
:15  %prLam2C_buf5_load = load i16* %prLam2C_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %pLambda1_addr = getelementptr inbounds [2048 x i16]* @pLambda1, i32 0, i32 %inx

]]></Node>
<StgValue><ssdm name="pLambda1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="11">
<![CDATA[
:22  %pLambda1_load = load i16* %pLambda1_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %prLamB_buf5_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf5_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="10">
<![CDATA[
:24  %prLamB_buf5_load = load i16* %prLamB_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %prLamB_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf5a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="10">
<![CDATA[
:26  %prLamB_buf5a_load = load i16* %prLamB_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %prLamC_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf6_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
:28  %prLamC_buf6_load = load i16* %prLamC_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf6_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %prLam2B_buf5_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
:30  %prLam2B_buf5_load = load i16* %prLam2B_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %prLam2B_buf5a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf5a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:32  %prLam2B_buf5a_load = load i16* %prLam2B_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %prLam2C_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="10">
<![CDATA[
:34  %prLam2C_buf6_load = load i16* %prLam2C_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %pLambda2_addr = getelementptr inbounds [2048 x i16]* @pLambda2, i32 0, i32 %inx

]]></Node>
<StgValue><ssdm name="pLambda2_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="11">
<![CDATA[
:43  %pLambda2_load = load i16* %pLambda2_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda2_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %prLamB_buf6_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf6_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
:45  %prLamB_buf6_load = load i16* %prLamB_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf6_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %prLam2B_buf6_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf6, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
:47  %prLam2B_buf6_load = load i16* %prLam2B_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %pLambda3_addr = getelementptr inbounds [2048 x i16]* @pLambda3, i32 0, i32 %inx

]]></Node>
<StgValue><ssdm name="pLambda3_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="11">
<![CDATA[
:52  %pLambda3_load = load i16* %pLambda3_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda3_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %prLamB_buf7_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf7, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
:54  %prLamB_buf7_load = load i16* %prLamB_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %prLamB_buf7a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf7a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf7a_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
:56  %prLamB_buf7a_load = load i16* %prLamB_buf7a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf7a_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %prLamC_buf7_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf7, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf7_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
:58  %prLamC_buf7_load = load i16* %prLamC_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf7_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %prLam2B_buf7_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf7, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf7_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
:60  %prLam2B_buf7_load = load i16* %prLam2B_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf7_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %prLam2B_buf7a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf7a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf7a_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
:62  %prLam2B_buf7a_load = load i16* %prLam2B_buf7a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf7a_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %prLam2C_buf7_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf7, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf7_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="10">
<![CDATA[
:64  %prLam2C_buf7_load = load i16* %prLam2C_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf7_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %pLambda4_addr = getelementptr inbounds [2048 x i16]* @pLambda4, i32 0, i32 %inx

]]></Node>
<StgValue><ssdm name="pLambda4_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="11">
<![CDATA[
:73  %pLambda4_load = load i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda4_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %prLamB_buf9a_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf9a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf9a_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="10">
<![CDATA[
:75  %prLamB_buf9a_load = load i16* %prLamB_buf9a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf9a_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %prLamB_buf10_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf10, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf10_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="10">
<![CDATA[
:77  %prLamB_buf10_load = load i16* %prLamB_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf10_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %prLamB_buf9_addr = getelementptr inbounds [1024 x i16]* @prLamB_buf9, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamB_buf9_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="10">
<![CDATA[
:79  %prLamB_buf9_load = load i16* %prLamB_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf9_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %prLamC_buf10_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf10_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="10">
<![CDATA[
:81  %prLamC_buf10_load = load i16* %prLamC_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %prLamC_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="10">
<![CDATA[
:83  %prLamC_buf10a_load = load i16* %prLamC_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %prLamC_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLamC_buf10b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="10">
<![CDATA[
:85  %prLamC_buf10b_load = load i16* %prLamC_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %prLam2B_buf9a_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf9a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf9a_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
:87  %prLam2B_buf9a_load = load i16* %prLam2B_buf9a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf9a_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %prLam2B_buf10_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf10, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf10_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="10">
<![CDATA[
:89  %prLam2B_buf10_load = load i16* %prLam2B_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf10_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %prLam2B_buf9_addr = getelementptr inbounds [1024 x i16]* @prLam2B_buf9, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2B_buf9_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="10">
<![CDATA[
:91  %prLam2B_buf9_load = load i16* %prLam2B_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf9_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %prLam2C_buf10_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf10_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="10">
<![CDATA[
:93  %prLam2C_buf10_load = load i16* %prLam2C_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %prLam2C_buf10a_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10a, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="10">
<![CDATA[
:95  %prLam2C_buf10a_load = load i16* %prLam2C_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
:96  %prLam2C_buf10b_addr = getelementptr inbounds [1024 x i16]* @prLam2C_buf10b, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="10">
<![CDATA[
:97  %prLam2C_buf10b_load = load i16* %prLam2C_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="11">
<![CDATA[
:6  %pLambda0_load = load i16* %pLambda0_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda0_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="10">
<![CDATA[
:9  %prLamB_buf3b_load = load i16* %prLamB_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf3b_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="10">
<![CDATA[
:11  %prLamC_buf5_load = load i16* %prLamC_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf5_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="10">
<![CDATA[
:13  %prLam2B_buf3b_load = load i16* %prLam2B_buf3b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf3b_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="10">
<![CDATA[
:15  %prLam2C_buf5_load = load i16* %prLam2C_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf5_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %tmp3 = add i16 %prLam2B_buf3b_load, %prLamC_buf5_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %tmp5 = add i16 %prLam2C_buf5_load, %pLambda0_load

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp4 = add i16 %prLamB_buf3b_load, %tmp5

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_s = add i16 %tmp3, %tmp4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  store i16 %tmp_s, i16* @pest0, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="11">
<![CDATA[
:22  %pLambda1_load = load i16* %pLambda1_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda1_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="10">
<![CDATA[
:24  %prLamB_buf5_load = load i16* %prLamB_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="10">
<![CDATA[
:26  %prLamB_buf5a_load = load i16* %prLamB_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf5a_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
:28  %prLamC_buf6_load = load i16* %prLamC_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf6_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="10">
<![CDATA[
:30  %prLam2B_buf5_load = load i16* %prLam2B_buf5_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="10">
<![CDATA[
:32  %prLam2B_buf5a_load = load i16* %prLam2B_buf5a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf5a_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="10">
<![CDATA[
:34  %prLam2C_buf6_load = load i16* %prLam2C_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf6_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %tmp11 = add i16 %prLamC_buf6_load, %prLam2B_buf5a_load

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp10 = add i16 %prLam2B_buf5_load, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  %tmp13 = add i16 %prLamB_buf5a_load, %pLambda1_load

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp14 = add i16 %prLam2C_buf6_load, %prLamB_buf5_load

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp12 = add i16 %tmp13, %tmp14

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %tmp_935 = add i16 %tmp10, %tmp12

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41  store i16 %tmp_935, i16* @pest1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="11">
<![CDATA[
:43  %pLambda2_load = load i16* %pLambda2_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda2_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="10">
<![CDATA[
:45  %prLamB_buf6_load = load i16* %prLamB_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf6_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="10">
<![CDATA[
:47  %prLam2B_buf6_load = load i16* %prLam2B_buf6_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf6_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp15 = add i16 %prLam2B_buf6_load, %prLamB_buf6_load

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %tmp_936 = add i16 %pLambda2_load, %tmp15

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  store i16 %tmp_936, i16* @pest2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="11">
<![CDATA[
:52  %pLambda3_load = load i16* %pLambda3_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda3_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
:54  %prLamB_buf7_load = load i16* %prLamB_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf7_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="10">
<![CDATA[
:56  %prLamB_buf7a_load = load i16* %prLamB_buf7a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf7a_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="10">
<![CDATA[
:58  %prLamC_buf7_load = load i16* %prLamC_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf7_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="10">
<![CDATA[
:60  %prLam2B_buf7_load = load i16* %prLam2B_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf7_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="10">
<![CDATA[
:62  %prLam2B_buf7a_load = load i16* %prLam2B_buf7a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf7a_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="10">
<![CDATA[
:64  %prLam2C_buf7_load = load i16* %prLam2C_buf7_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf7_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %tmp21 = add i16 %prLamC_buf7_load, %prLam2B_buf7a_load

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp20 = add i16 %prLam2B_buf7_load, %tmp21

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp23 = add i16 %prLamB_buf7a_load, %pLambda3_load

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %tmp24 = add i16 %prLam2C_buf7_load, %prLamB_buf7_load

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %tmp22 = add i16 %tmp23, %tmp24

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp_937 = add i16 %tmp20, %tmp22

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  store i16 %tmp_937, i16* @pest3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="11">
<![CDATA[
:73  %pLambda4_load = load i16* %pLambda4_addr, align 2

]]></Node>
<StgValue><ssdm name="pLambda4_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="10">
<![CDATA[
:75  %prLamB_buf9a_load = load i16* %prLamB_buf9a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf9a_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="10">
<![CDATA[
:77  %prLamB_buf10_load = load i16* %prLamB_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf10_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="10">
<![CDATA[
:79  %prLamB_buf9_load = load i16* %prLamB_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamB_buf9_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="10">
<![CDATA[
:81  %prLamC_buf10_load = load i16* %prLamC_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="10">
<![CDATA[
:83  %prLamC_buf10a_load = load i16* %prLamC_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10a_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="10">
<![CDATA[
:85  %prLamC_buf10b_load = load i16* %prLamC_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLamC_buf10b_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="10">
<![CDATA[
:87  %prLam2B_buf9a_load = load i16* %prLam2B_buf9a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf9a_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="10">
<![CDATA[
:89  %prLam2B_buf10_load = load i16* %prLam2B_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf10_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="10">
<![CDATA[
:91  %prLam2B_buf9_load = load i16* %prLam2B_buf9_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2B_buf9_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="10">
<![CDATA[
:93  %prLam2C_buf10_load = load i16* %prLam2C_buf10_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="10">
<![CDATA[
:95  %prLam2C_buf10a_load = load i16* %prLam2C_buf10a_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10a_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="10">
<![CDATA[
:97  %prLam2C_buf10b_load = load i16* %prLam2C_buf10b_addr, align 2

]]></Node>
<StgValue><ssdm name="prLam2C_buf10b_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98  %tmp37 = add i16 %prLam2B_buf9_load, %prLam2C_buf10a_load

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %tmp36 = add i16 %prLam2C_buf10_load, %tmp37

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:100  %tmp39 = add i16 %prLam2B_buf9a_load, %prLam2B_buf10_load

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %tmp38 = add i16 %prLamC_buf10b_load, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp35 = add i16 %tmp36, %tmp38

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103  %tmp42 = add i16 %prLamB_buf9a_load, %prLamB_buf10_load

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104  %tmp41 = add i16 %pLambda4_load, %tmp42

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp44 = add i16 %prLamC_buf10a_load, %prLamB_buf9_load

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:106  %tmp45 = add i16 %prLam2C_buf10b_load, %prLamC_buf10_load

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:107  %tmp43 = add i16 %tmp44, %tmp45

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp40 = add i16 %tmp41, %tmp43

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %tmp_938 = add i16 %tmp35, %tmp40

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:110  store i16 %tmp_938, i16* @pest4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:111  %tmp_1051 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_s, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1051"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  %rev = xor i1 %tmp_1051, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  store i1 %rev, i1* @bpest0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:114  %tmp_1052 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_935, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1052"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:115  %rev5 = xor i1 %tmp_1052, true

]]></Node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  store i1 %rev5, i1* @bpest1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:117  %tmp_1053 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_936, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1053"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:118  %rev8 = xor i1 %tmp_1053, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:119  store i1 %rev8, i1* @bpest2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:120  %tmp_1054 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_937, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1054"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:121  %rev11 = xor i1 %tmp_1054, true

]]></Node>
<StgValue><ssdm name="rev11"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:122  store i1 %rev11, i1* @bpest3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:123  %tmp_1055 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_938, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1055"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:124  %rev14 = xor i1 %tmp_1055, true

]]></Node>
<StgValue><ssdm name="rev14"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:125  store i1 %rev14, i1* @bpest4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
:126  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
