ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"UART_DEBUG_INT.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.UART_DEBUG_TXISR,"ax",%progbits
  19              		.align	2
  20              		.global	UART_DEBUG_TXISR
  21              		.thumb
  22              		.thumb_func
  23              		.type	UART_DEBUG_TXISR, %function
  24              	UART_DEBUG_TXISR:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\UART_DEBUG_INT.c"
   1:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * File Name: UART_DEBUGINT.c
   3:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * Version 2.50
   4:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** *
   5:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * Description:
   6:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** *  This file provides all Interrupt Service functionality of the UART component
   7:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** *
   8:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** ********************************************************************************
   9:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * the software package with which this file was provided.
  13:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** *******************************************************************************/
  14:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  15:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** #include "UART_DEBUG.h"
  16:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** #include "cyapicallbacks.h"
  17:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  18:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  19:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** /***************************************
  20:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** * Custom Declarations
  21:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** ***************************************/
  22:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** /* `#START CUSTOM_DECLARATIONS` Place your declaration here */
  23:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  24:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** /* `#END` */
  25:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  26:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** #if (UART_DEBUG_RX_INTERRUPT_ENABLED && (UART_DEBUG_RX_ENABLED || UART_DEBUG_HD_ENABLED))
  27:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     /*******************************************************************************
  28:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Function Name: UART_DEBUG_RXISR
  29:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     ********************************************************************************
  30:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
  31:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Summary:
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 2


  32:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  Interrupt Service Routine for RX portion of the UART
  33:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
  34:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Parameters:
  35:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  None.
  36:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
  37:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Return:
  38:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  None.
  39:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
  40:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Global Variables:
  41:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxBuffer - RAM buffer pointer for save received data.
  42:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxBufferWrite - cyclic index for write to rxBuffer,
  43:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     increments after each byte saved to buffer.
  44:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxBufferRead - cyclic index for read from rxBuffer,
  45:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     checked to detect overflow condition.
  46:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxBufferOverflow - software overflow flag. Set to one
  47:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     when UART_DEBUG_rxBufferWrite index overtakes
  48:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     UART_DEBUG_rxBufferRead index.
  49:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxBufferLoopDetect - additional variable to detect overflow.
  50:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     Set to one when UART_DEBUG_rxBufferWrite is equal to
  51:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *    UART_DEBUG_rxBufferRead
  52:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxAddressMode - this variable contains the Address mode,
  53:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     selected in customizer or set by UART_SetRxAddressMode() API.
  54:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxAddressDetected - set to 1 when correct address received,
  55:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     and analysed to store following addressed data bytes to the buffer.
  56:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     When not correct address received, set to 0 to skip following data bytes.
  57:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
  58:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *******************************************************************************/
  59:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     CY_ISR(UART_DEBUG_RXISR)
  60:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     {
  61:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         uint8 readData;
  62:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         uint8 readStatus;
  63:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         uint8 increment_pointer = 0u;
  64:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  65:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #if(CY_PSOC3)
  66:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         uint8 int_en;
  67:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* (CY_PSOC3) */
  68:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  69:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #ifdef UART_DEBUG_RXISR_ENTRY_CALLBACK
  70:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         UART_DEBUG_RXISR_EntryCallback();
  71:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* UART_DEBUG_RXISR_ENTRY_CALLBACK */
  72:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  73:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* User code required at start of ISR */
  74:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* `#START UART_DEBUG_RXISR_START` */
  75:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  76:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* `#END` */
  77:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  78:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
  79:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         int_en = EA;
  80:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         CyGlobalIntEnable;
  81:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* (CY_PSOC3) */
  82:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  83:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         do
  84:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         {
  85:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             /* Read receiver status register */
  86:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             readStatus = UART_DEBUG_RXSTATUS_REG;
  87:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             /* Copy the same status to readData variable for backward compatibility support 
  88:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             *  of the user code in UART_DEBUG_RXISR_ERROR` section. 
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 3


  89:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             */
  90:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             readData = readStatus;
  91:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
  92:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             if((readStatus & (UART_DEBUG_RX_STS_BREAK | 
  93:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             UART_DEBUG_RX_STS_PAR_ERROR |
  94:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             UART_DEBUG_RX_STS_STOP_ERROR | 
  95:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             UART_DEBUG_RX_STS_OVERRUN)) != 0u)
  96:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             {
  97:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 /* ERROR handling. */
  98:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 UART_DEBUG_errorStatus |= readStatus & ( UART_DEBUG_RX_STS_BREAK | 
  99:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                                                             UART_DEBUG_RX_STS_PAR_ERROR | 
 100:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                                                             UART_DEBUG_RX_STS_STOP_ERROR | 
 101:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                                                             UART_DEBUG_RX_STS_OVERRUN);
 102:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 /* `#START UART_DEBUG_RXISR_ERROR` */
 103:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 104:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 /* `#END` */
 105:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 
 106:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             #ifdef UART_DEBUG_RXISR_ERROR_CALLBACK
 107:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 UART_DEBUG_RXISR_ERROR_Callback();
 108:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             #endif /* UART_DEBUG_RXISR_ERROR_CALLBACK */
 109:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             }
 110:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             
 111:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             if((readStatus & UART_DEBUG_RX_STS_FIFO_NOTEMPTY) != 0u)
 112:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             {
 113:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 /* Read data from the RX data register */
 114:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 readData = UART_DEBUG_RXDATA_REG;
 115:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             #if (UART_DEBUG_RXHW_ADDRESS_ENABLED)
 116:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 if(UART_DEBUG_rxAddressMode == (uint8)UART_DEBUG__B_UART__AM_SW_DETECT_TO_BUFFER)
 117:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 {
 118:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     if((readStatus & UART_DEBUG_RX_STS_MRKSPC) != 0u)
 119:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     {
 120:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         if ((readStatus & UART_DEBUG_RX_STS_ADDR_MATCH) != 0u)
 121:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         {
 122:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             UART_DEBUG_rxAddressDetected = 1u;
 123:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         }
 124:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         else
 125:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         {
 126:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             UART_DEBUG_rxAddressDetected = 0u;
 127:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         }
 128:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     }
 129:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     if(UART_DEBUG_rxAddressDetected != 0u)
 130:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     {   /* Store only addressed data */
 131:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         UART_DEBUG_rxBuffer[UART_DEBUG_rxBufferWrite] = readData;
 132:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         increment_pointer = 1u;
 133:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     }
 134:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 }
 135:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 else /* Without software addressing */
 136:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 {
 137:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     UART_DEBUG_rxBuffer[UART_DEBUG_rxBufferWrite] = readData;
 138:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     increment_pointer = 1u;
 139:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 }
 140:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             #else  /* Without addressing */
 141:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 UART_DEBUG_rxBuffer[UART_DEBUG_rxBufferWrite] = readData;
 142:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 increment_pointer = 1u;
 143:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             #endif /* (UART_DEBUG_RXHW_ADDRESS_ENABLED) */
 144:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 145:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 /* Do not increment buffer pointer when skip not addressed data */
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 4


 146:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 if(increment_pointer != 0u)
 147:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 {
 148:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     if(UART_DEBUG_rxBufferLoopDetect != 0u)
 149:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     {   /* Set Software Buffer status Overflow */
 150:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         UART_DEBUG_rxBufferOverflow = 1u;
 151:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     }
 152:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     /* Set next pointer. */
 153:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     UART_DEBUG_rxBufferWrite++;
 154:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 155:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     /* Check pointer for a loop condition */
 156:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     if(UART_DEBUG_rxBufferWrite >= UART_DEBUG_RX_BUFFER_SIZE)
 157:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     {
 158:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         UART_DEBUG_rxBufferWrite = 0u;
 159:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     }
 160:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 161:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     /* Detect pre-overload condition and set flag */
 162:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     if(UART_DEBUG_rxBufferWrite == UART_DEBUG_rxBufferRead)
 163:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     {
 164:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         UART_DEBUG_rxBufferLoopDetect = 1u;
 165:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         /* When Hardware Flow Control selected */
 166:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         #if (UART_DEBUG_FLOW_CONTROL != 0u)
 167:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             /* Disable RX interrupt mask, it is enabled when user read data from th
 168:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             UART_DEBUG_RXSTATUS_MASK_REG  &= (uint8)~UART_DEBUG_RX_STS_FIFO_NOTEMPT
 169:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             CyIntClearPending(UART_DEBUG_RX_VECT_NUM);
 170:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                             break; /* Break the reading of the FIFO loop, leave the data there for 
 171:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                         #endif /* (UART_DEBUG_FLOW_CONTROL != 0u) */
 172:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                     }
 173:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 }
 174:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             }
 175:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         }while((readStatus & UART_DEBUG_RX_STS_FIFO_NOTEMPTY) != 0u);
 176:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 177:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* User code required at end of ISR (Optional) */
 178:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* `#START UART_DEBUG_RXISR_END` */
 179:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 180:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* `#END` */
 181:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 182:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #ifdef UART_DEBUG_RXISR_EXIT_CALLBACK
 183:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         UART_DEBUG_RXISR_ExitCallback();
 184:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* UART_DEBUG_RXISR_EXIT_CALLBACK */
 185:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 186:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #if(CY_PSOC3)
 187:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         EA = int_en;
 188:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* (CY_PSOC3) */
 189:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     }
 190:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     
 191:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** #endif /* (UART_DEBUG_RX_INTERRUPT_ENABLED && (UART_DEBUG_RX_ENABLED || UART_DEBUG_HD_ENABLED)) */
 192:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 193:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 194:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** #if (UART_DEBUG_TX_INTERRUPT_ENABLED && UART_DEBUG_TX_ENABLED)
 195:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     /*******************************************************************************
 196:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Function Name: UART_DEBUG_TXISR
 197:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     ********************************************************************************
 198:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
 199:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Summary:
 200:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Interrupt Service Routine for the TX portion of the UART
 201:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
 202:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Parameters:
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 5


 203:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  None.
 204:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
 205:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Return:
 206:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  None.
 207:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
 208:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     * Global Variables:
 209:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_txBuffer - RAM buffer pointer for transmit data from.
 210:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_txBufferRead - cyclic index for read and transmit data
 211:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     from txBuffer, increments after each transmitted byte.
 212:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *  UART_DEBUG_rxBufferWrite - cyclic index for write to txBuffer,
 213:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *     checked to detect available for transmission bytes.
 214:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *
 215:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     *******************************************************************************/
 216:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     CY_ISR(UART_DEBUG_TXISR)
 217:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     {
  27              		.loc 1 217 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 218:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #if(CY_PSOC3)
 219:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         uint8 int_en;
 220:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* (CY_PSOC3) */
 221:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 222:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #ifdef UART_DEBUG_TXISR_ENTRY_CALLBACK
 223:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         UART_DEBUG_TXISR_EntryCallback();
 224:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* UART_DEBUG_TXISR_ENTRY_CALLBACK */
 225:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 226:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* User code required at start of ISR */
 227:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* `#START UART_DEBUG_TXISR_START` */
 228:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 229:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         /* `#END` */
 230:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 231:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #if(CY_PSOC3)   /* Make sure nested interrupt is enabled */
 232:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         int_en = EA;
 233:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         CyGlobalIntEnable;
 234:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****     #endif /* (CY_PSOC3) */
 235:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 236:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         while((UART_DEBUG_txBufferRead != UART_DEBUG_txBufferWrite) &&
  32              		.loc 1 236 0
  33 0000 13E0     		b	.L2
  34              	.L5:
 237:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****              ((UART_DEBUG_TXSTATUS_REG & UART_DEBUG_TX_STS_FIFO_FULL) == 0u))
 238:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         {
 239:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             /* Check pointer wrap around */
 240:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             if(UART_DEBUG_txBufferRead >= UART_DEBUG_TX_BUFFER_SIZE)
  35              		.loc 1 240 0
  36 0002 104B     		ldr	r3, .L6
  37 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  38 0006 DBB2     		uxtb	r3, r3
  39 0008 312B     		cmp	r3, #49
  40 000a 02D9     		bls	.L3
 241:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             {
 242:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****                 UART_DEBUG_txBufferRead = 0u;
  41              		.loc 1 242 0
  42 000c 0022     		movs	r2, #0
  43 000e 0D4B     		ldr	r3, .L6
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 6


  44 0010 1A70     		strb	r2, [r3]
  45              	.L3:
 243:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             }
 244:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 245:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             UART_DEBUG_TXDATA_REG = UART_DEBUG_txBuffer[UART_DEBUG_txBufferRead];
  46              		.loc 1 245 0
  47 0012 0C4A     		ldr	r2, .L6
  48 0014 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  49 0016 DBB2     		uxtb	r3, r3
  50 0018 0B49     		ldr	r1, .L6+4
  51 001a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
  52 001c DBB2     		uxtb	r3, r3
  53 001e 0B49     		ldr	r1, .L6+8
  54 0020 0B70     		strb	r3, [r1]
 246:.\Generated_Source\PSoC5/UART_DEBUG_INT.c **** 
 247:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             /* Set next pointer */
 248:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****             UART_DEBUG_txBufferRead++;
  55              		.loc 1 248 0
  56 0022 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  57 0024 0133     		adds	r3, r3, #1
  58 0026 DBB2     		uxtb	r3, r3
  59 0028 1370     		strb	r3, [r2]
  60              	.L2:
 236:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****              ((UART_DEBUG_TXSTATUS_REG & UART_DEBUG_TX_STS_FIFO_FULL) == 0u))
  61              		.loc 1 236 0
  62 002a 064B     		ldr	r3, .L6
  63 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  64 002e DBB2     		uxtb	r3, r3
  65 0030 074A     		ldr	r2, .L6+12
  66 0032 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
  67 0034 9342     		cmp	r3, r2
  68 0036 04D0     		beq	.L1
 237:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****         {
  69              		.loc 1 237 0 discriminator 1
  70 0038 064B     		ldr	r3, .L6+16
  71 003a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 236:.\Generated_Source\PSoC5/UART_DEBUG_INT.c ****              ((UART_DEBUG_TXSTATUS_REG & UART_DEBUG_TX_STS_FIFO_FULL) == 0u))
  72              		.loc 1 236 0 discriminator 1
  73 003c 13F0040F 		tst	r3, #4
  74 0040 DFD0     		beq	.L5
  75              	.L1:
  76 0042 7047     		bx	lr
  77              	.L7:
  78              		.align	2
  79              	.L6:
  80 0044 00000000 		.word	UART_DEBUG_txBufferRead
  81 0048 00000000 		.word	UART_DEBUG_txBuffer
  82 004c 49640040 		.word	1073767497
  83 0050 00000000 		.word	UART_DEBUG_txBufferWrite
  84 0054 69640040 		.word	1073767529
  85              		.cfi_endproc
  86              	.LFE0:
  87              		.size	UART_DEBUG_TXISR, .-UART_DEBUG_TXISR
  88              		.text
  89              	.Letext0:
  90              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
  91              		.file 3 ".\\Generated_Source\\PSoC5\\UART_DEBUG.h"
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 7


  92              		.section	.debug_info,"",%progbits
  93              	.Ldebug_info0:
  94 0000 EB000000 		.4byte	0xeb
  95 0004 0400     		.2byte	0x4
  96 0006 00000000 		.4byte	.Ldebug_abbrev0
  97 000a 04       		.byte	0x4
  98 000b 01       		.uleb128 0x1
  99 000c 8D000000 		.4byte	.LASF18
 100 0010 01       		.byte	0x1
 101 0011 0E000000 		.4byte	.LASF19
 102 0015 67010000 		.4byte	.LASF20
 103 0019 00000000 		.4byte	.Ldebug_ranges0+0
 104 001d 00000000 		.4byte	0
 105 0021 00000000 		.4byte	.Ldebug_line0
 106 0025 02       		.uleb128 0x2
 107 0026 01       		.byte	0x1
 108 0027 06       		.byte	0x6
 109 0028 C6010000 		.4byte	.LASF0
 110 002c 02       		.uleb128 0x2
 111 002d 01       		.byte	0x1
 112 002e 08       		.byte	0x8
 113 002f 1B010000 		.4byte	.LASF1
 114 0033 02       		.uleb128 0x2
 115 0034 02       		.byte	0x2
 116 0035 05       		.byte	0x5
 117 0036 EC010000 		.4byte	.LASF2
 118 003a 02       		.uleb128 0x2
 119 003b 02       		.byte	0x2
 120 003c 07       		.byte	0x7
 121 003d B3010000 		.4byte	.LASF3
 122 0041 02       		.uleb128 0x2
 123 0042 04       		.byte	0x4
 124 0043 05       		.byte	0x5
 125 0044 2E010000 		.4byte	.LASF4
 126 0048 02       		.uleb128 0x2
 127 0049 04       		.byte	0x4
 128 004a 07       		.byte	0x7
 129 004b 64000000 		.4byte	.LASF5
 130 004f 02       		.uleb128 0x2
 131 0050 08       		.byte	0x8
 132 0051 05       		.byte	0x5
 133 0052 00000000 		.4byte	.LASF6
 134 0056 02       		.uleb128 0x2
 135 0057 08       		.byte	0x8
 136 0058 07       		.byte	0x7
 137 0059 76000000 		.4byte	.LASF7
 138 005d 03       		.uleb128 0x3
 139 005e 04       		.byte	0x4
 140 005f 05       		.byte	0x5
 141 0060 696E7400 		.ascii	"int\000"
 142 0064 02       		.uleb128 0x2
 143 0065 04       		.byte	0x4
 144 0066 07       		.byte	0x7
 145 0067 38000000 		.4byte	.LASF8
 146 006b 04       		.uleb128 0x4
 147 006c 5E000000 		.4byte	.LASF12
 148 0070 02       		.byte	0x2
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 8


 149 0071 3801     		.2byte	0x138
 150 0073 2C000000 		.4byte	0x2c
 151 0077 02       		.uleb128 0x2
 152 0078 04       		.byte	0x4
 153 0079 04       		.byte	0x4
 154 007a D2010000 		.4byte	.LASF9
 155 007e 02       		.uleb128 0x2
 156 007f 08       		.byte	0x8
 157 0080 04       		.byte	0x4
 158 0081 4F010000 		.4byte	.LASF10
 159 0085 02       		.uleb128 0x2
 160 0086 01       		.byte	0x1
 161 0087 08       		.byte	0x8
 162 0088 29010000 		.4byte	.LASF11
 163 008c 04       		.uleb128 0x4
 164 008d F6010000 		.4byte	.LASF13
 165 0091 02       		.byte	0x2
 166 0092 E201     		.2byte	0x1e2
 167 0094 98000000 		.4byte	0x98
 168 0098 05       		.uleb128 0x5
 169 0099 6B000000 		.4byte	0x6b
 170 009d 02       		.uleb128 0x2
 171 009e 04       		.byte	0x4
 172 009f 07       		.byte	0x7
 173 00a0 FB010000 		.4byte	.LASF14
 174 00a4 06       		.uleb128 0x6
 175 00a5 56010000 		.4byte	.LASF21
 176 00a9 01       		.byte	0x1
 177 00aa D8       		.byte	0xd8
 178 00ab 00000000 		.4byte	.LFB0
 179 00af 58000000 		.4byte	.LFE0-.LFB0
 180 00b3 01       		.uleb128 0x1
 181 00b4 9C       		.byte	0x9c
 182 00b5 07       		.uleb128 0x7
 183 00b6 6B000000 		.4byte	0x6b
 184 00ba C5000000 		.4byte	0xc5
 185 00be 08       		.uleb128 0x8
 186 00bf 9D000000 		.4byte	0x9d
 187 00c3 31       		.byte	0x31
 188 00c4 00       		.byte	0
 189 00c5 09       		.uleb128 0x9
 190 00c6 D8010000 		.4byte	.LASF15
 191 00ca 03       		.byte	0x3
 192 00cb 3801     		.2byte	0x138
 193 00cd D1000000 		.4byte	0xd1
 194 00d1 05       		.uleb128 0x5
 195 00d2 B5000000 		.4byte	0xb5
 196 00d6 09       		.uleb128 0x9
 197 00d7 37010000 		.4byte	.LASF16
 198 00db 03       		.byte	0x3
 199 00dc 3901     		.2byte	0x139
 200 00de 98000000 		.4byte	0x98
 201 00e2 09       		.uleb128 0x9
 202 00e3 45000000 		.4byte	.LASF17
 203 00e7 03       		.byte	0x3
 204 00e8 3A01     		.2byte	0x13a
 205 00ea 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 9


 206 00ee 00       		.byte	0
 207              		.section	.debug_abbrev,"",%progbits
 208              	.Ldebug_abbrev0:
 209 0000 01       		.uleb128 0x1
 210 0001 11       		.uleb128 0x11
 211 0002 01       		.byte	0x1
 212 0003 25       		.uleb128 0x25
 213 0004 0E       		.uleb128 0xe
 214 0005 13       		.uleb128 0x13
 215 0006 0B       		.uleb128 0xb
 216 0007 03       		.uleb128 0x3
 217 0008 0E       		.uleb128 0xe
 218 0009 1B       		.uleb128 0x1b
 219 000a 0E       		.uleb128 0xe
 220 000b 55       		.uleb128 0x55
 221 000c 17       		.uleb128 0x17
 222 000d 11       		.uleb128 0x11
 223 000e 01       		.uleb128 0x1
 224 000f 10       		.uleb128 0x10
 225 0010 17       		.uleb128 0x17
 226 0011 00       		.byte	0
 227 0012 00       		.byte	0
 228 0013 02       		.uleb128 0x2
 229 0014 24       		.uleb128 0x24
 230 0015 00       		.byte	0
 231 0016 0B       		.uleb128 0xb
 232 0017 0B       		.uleb128 0xb
 233 0018 3E       		.uleb128 0x3e
 234 0019 0B       		.uleb128 0xb
 235 001a 03       		.uleb128 0x3
 236 001b 0E       		.uleb128 0xe
 237 001c 00       		.byte	0
 238 001d 00       		.byte	0
 239 001e 03       		.uleb128 0x3
 240 001f 24       		.uleb128 0x24
 241 0020 00       		.byte	0
 242 0021 0B       		.uleb128 0xb
 243 0022 0B       		.uleb128 0xb
 244 0023 3E       		.uleb128 0x3e
 245 0024 0B       		.uleb128 0xb
 246 0025 03       		.uleb128 0x3
 247 0026 08       		.uleb128 0x8
 248 0027 00       		.byte	0
 249 0028 00       		.byte	0
 250 0029 04       		.uleb128 0x4
 251 002a 16       		.uleb128 0x16
 252 002b 00       		.byte	0
 253 002c 03       		.uleb128 0x3
 254 002d 0E       		.uleb128 0xe
 255 002e 3A       		.uleb128 0x3a
 256 002f 0B       		.uleb128 0xb
 257 0030 3B       		.uleb128 0x3b
 258 0031 05       		.uleb128 0x5
 259 0032 49       		.uleb128 0x49
 260 0033 13       		.uleb128 0x13
 261 0034 00       		.byte	0
 262 0035 00       		.byte	0
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 10


 263 0036 05       		.uleb128 0x5
 264 0037 35       		.uleb128 0x35
 265 0038 00       		.byte	0
 266 0039 49       		.uleb128 0x49
 267 003a 13       		.uleb128 0x13
 268 003b 00       		.byte	0
 269 003c 00       		.byte	0
 270 003d 06       		.uleb128 0x6
 271 003e 2E       		.uleb128 0x2e
 272 003f 00       		.byte	0
 273 0040 3F       		.uleb128 0x3f
 274 0041 19       		.uleb128 0x19
 275 0042 03       		.uleb128 0x3
 276 0043 0E       		.uleb128 0xe
 277 0044 3A       		.uleb128 0x3a
 278 0045 0B       		.uleb128 0xb
 279 0046 3B       		.uleb128 0x3b
 280 0047 0B       		.uleb128 0xb
 281 0048 27       		.uleb128 0x27
 282 0049 19       		.uleb128 0x19
 283 004a 11       		.uleb128 0x11
 284 004b 01       		.uleb128 0x1
 285 004c 12       		.uleb128 0x12
 286 004d 06       		.uleb128 0x6
 287 004e 40       		.uleb128 0x40
 288 004f 18       		.uleb128 0x18
 289 0050 9742     		.uleb128 0x2117
 290 0052 19       		.uleb128 0x19
 291 0053 00       		.byte	0
 292 0054 00       		.byte	0
 293 0055 07       		.uleb128 0x7
 294 0056 01       		.uleb128 0x1
 295 0057 01       		.byte	0x1
 296 0058 49       		.uleb128 0x49
 297 0059 13       		.uleb128 0x13
 298 005a 01       		.uleb128 0x1
 299 005b 13       		.uleb128 0x13
 300 005c 00       		.byte	0
 301 005d 00       		.byte	0
 302 005e 08       		.uleb128 0x8
 303 005f 21       		.uleb128 0x21
 304 0060 00       		.byte	0
 305 0061 49       		.uleb128 0x49
 306 0062 13       		.uleb128 0x13
 307 0063 2F       		.uleb128 0x2f
 308 0064 0B       		.uleb128 0xb
 309 0065 00       		.byte	0
 310 0066 00       		.byte	0
 311 0067 09       		.uleb128 0x9
 312 0068 34       		.uleb128 0x34
 313 0069 00       		.byte	0
 314 006a 03       		.uleb128 0x3
 315 006b 0E       		.uleb128 0xe
 316 006c 3A       		.uleb128 0x3a
 317 006d 0B       		.uleb128 0xb
 318 006e 3B       		.uleb128 0x3b
 319 006f 05       		.uleb128 0x5
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 11


 320 0070 49       		.uleb128 0x49
 321 0071 13       		.uleb128 0x13
 322 0072 3F       		.uleb128 0x3f
 323 0073 19       		.uleb128 0x19
 324 0074 3C       		.uleb128 0x3c
 325 0075 19       		.uleb128 0x19
 326 0076 00       		.byte	0
 327 0077 00       		.byte	0
 328 0078 00       		.byte	0
 329              		.section	.debug_aranges,"",%progbits
 330 0000 1C000000 		.4byte	0x1c
 331 0004 0200     		.2byte	0x2
 332 0006 00000000 		.4byte	.Ldebug_info0
 333 000a 04       		.byte	0x4
 334 000b 00       		.byte	0
 335 000c 0000     		.2byte	0
 336 000e 0000     		.2byte	0
 337 0010 00000000 		.4byte	.LFB0
 338 0014 58000000 		.4byte	.LFE0-.LFB0
 339 0018 00000000 		.4byte	0
 340 001c 00000000 		.4byte	0
 341              		.section	.debug_ranges,"",%progbits
 342              	.Ldebug_ranges0:
 343 0000 00000000 		.4byte	.LFB0
 344 0004 58000000 		.4byte	.LFE0
 345 0008 00000000 		.4byte	0
 346 000c 00000000 		.4byte	0
 347              		.section	.debug_line,"",%progbits
 348              	.Ldebug_line0:
 349 0000 87000000 		.section	.debug_str,"MS",%progbits,1
 349      02005D00 
 349      00000201 
 349      FB0E0D00 
 349      01010101 
 350              	.LASF6:
 351 0000 6C6F6E67 		.ascii	"long long int\000"
 351      206C6F6E 
 351      6720696E 
 351      7400
 352              	.LASF19:
 353 000e 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\UART_DEBUG_INT.c\000"
 353      6E657261 
 353      7465645F 
 353      536F7572 
 353      63655C50 
 354              	.LASF8:
 355 0038 756E7369 		.ascii	"unsigned int\000"
 355      676E6564 
 355      20696E74 
 355      00
 356              	.LASF17:
 357 0045 55415254 		.ascii	"UART_DEBUG_txBufferWrite\000"
 357      5F444542 
 357      55475F74 
 357      78427566 
 357      66657257 
 358              	.LASF12:
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 12


 359 005e 75696E74 		.ascii	"uint8\000"
 359      3800
 360              	.LASF5:
 361 0064 6C6F6E67 		.ascii	"long unsigned int\000"
 361      20756E73 
 361      69676E65 
 361      6420696E 
 361      7400
 362              	.LASF7:
 363 0076 6C6F6E67 		.ascii	"long long unsigned int\000"
 363      206C6F6E 
 363      6720756E 
 363      7369676E 
 363      65642069 
 364              	.LASF18:
 365 008d 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 365      4320342E 
 365      392E3320 
 365      32303135 
 365      30333033 
 366 00c0 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 366      20726576 
 366      6973696F 
 366      6E203232 
 366      31323230 
 367 00f3 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 367      66756E63 
 367      74696F6E 
 367      2D736563 
 367      74696F6E 
 368              	.LASF1:
 369 011b 756E7369 		.ascii	"unsigned char\000"
 369      676E6564 
 369      20636861 
 369      7200
 370              	.LASF11:
 371 0129 63686172 		.ascii	"char\000"
 371      00
 372              	.LASF4:
 373 012e 6C6F6E67 		.ascii	"long int\000"
 373      20696E74 
 373      00
 374              	.LASF16:
 375 0137 55415254 		.ascii	"UART_DEBUG_txBufferRead\000"
 375      5F444542 
 375      55475F74 
 375      78427566 
 375      66657252 
 376              	.LASF10:
 377 014f 646F7562 		.ascii	"double\000"
 377      6C6500
 378              	.LASF21:
 379 0156 55415254 		.ascii	"UART_DEBUG_TXISR\000"
 379      5F444542 
 379      55475F54 
 379      58495352 
 379      00
ARM GAS  C:\Users\EDTRIC~1\AppData\Local\Temp\ccN5wUQi.s 			page 13


 380              	.LASF20:
 381 0167 433A5C55 		.ascii	"C:\\Users\\edtriccorp\\Documents\\PSoC Creator\\Ava"
 381      73657273 
 381      5C656474 
 381      72696363 
 381      6F72705C 
 382 0195 74617220 		.ascii	"tar Comms\\Nimbelink 4.0.cydsn\000"
 382      436F6D6D 
 382      735C4E69 
 382      6D62656C 
 382      696E6B20 
 383              	.LASF3:
 384 01b3 73686F72 		.ascii	"short unsigned int\000"
 384      7420756E 
 384      7369676E 
 384      65642069 
 384      6E7400
 385              	.LASF0:
 386 01c6 7369676E 		.ascii	"signed char\000"
 386      65642063 
 386      68617200 
 387              	.LASF9:
 388 01d2 666C6F61 		.ascii	"float\000"
 388      7400
 389              	.LASF15:
 390 01d8 55415254 		.ascii	"UART_DEBUG_txBuffer\000"
 390      5F444542 
 390      55475F74 
 390      78427566 
 390      66657200 
 391              	.LASF2:
 392 01ec 73686F72 		.ascii	"short int\000"
 392      7420696E 
 392      7400
 393              	.LASF13:
 394 01f6 72656738 		.ascii	"reg8\000"
 394      00
 395              	.LASF14:
 396 01fb 73697A65 		.ascii	"sizetype\000"
 396      74797065 
 396      00
 397              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
