#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Apr 29 2016 09:00:55

#File Generated:     Apr 4 2017 14:53:13

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\bin/sjplacer.exe --proj-name 2 UART TEST --netlist-vh2 2 UART TEST_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb2x2a.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_44-TQFP.xml --lib-file 2 UART TEST_p.lib --sdc-file 2 UART TEST.sdc --io-pcf 2 UART TEST.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Apr 29 2016	08:58:44

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - 2 UART TEST_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb2x2a.ark
Package                   - 
Defparam file             - 
SDC file                  - 2 UART TEST.sdc
Output directory          - .
Timing library            - 2 UART TEST_p.lib
IO Placement file         - 2 UART TEST.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "2 UART TEST_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb2x2a.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/32
    UDBS                        :	0/4
    IOs                         :	4/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
E2809: Unable to find a valid placement for pins and fixed-function blocks. See the Digital Placement's Detailed placement messages section in the report file for details.
I2722: The following instances could not be placed:
   \UART:SCB\ (2 location(s): F(SCB,0) F(SCB,1))
Fixed function block and pin placement:
   F(Clock,0): ClockBlock
   F(SCB,1): \UARTT:SCB\
   F(CLK_GEN,0): ClockGenBlock
   P0[5]: \UART:tx(0)\
   P0[4]: \UART:rx(0)\
   P3[0]: \UARTT:rx(0)\
   P3[1]: \UARTT:tx(0)\

E2055: An error occurred during placement of the design.
