Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.007692382,S0-C0,Frontend_Bound,46.14,% Slots,,,0.00,6.82,
1.007692382,S0-C0,Bad_Speculation,16.33,% Slots,,,0.00,6.44,
1.007692382,S0-C0,Frontend_Bound.Frontend_Latency,57.76,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.007692382,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.22,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.17,
1.007692382,S0-C0,Bad_Speculation.Branch_Mispredicts,15.99,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.56,
1.007692382,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.56,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.53,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.007692382,S0-C0-T0,MUX,4.99,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.007692382,S0-C1,Frontend_Bound,21.12,% Slots,,,0.00,6.82,
1.007692382,S0-C1,Bad_Speculation,21.70,% Slots,,,0.00,6.44,
1.007692382,S0-C1,Backend_Bound,21.96,% Slots,,,0.00,6.44,
1.007692382,S0-C1,Frontend_Bound.Frontend_Latency,27.63,% Slots,,rs_events.empty_end,0.00,5.49,
1.007692382,S0-C1,Bad_Speculation.Branch_Mispredicts,21.44,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S0-C1,Backend_Bound.Memory_Bound,65.83,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,<==
1.007692382,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.33,% Clocks,,,0.00,5.55,
1.007692382,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007692382,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S0-C2,Backend_Bound,61.89,% Slots,,,0.00,6.44,
1.007692382,S0-C2,Retiring,24.07,% Slots,,uops_retired.retire_slots:pp,0.00,6.26,
1.007692382,S0-C2,Backend_Bound.Memory_Bound,19.70,% Slots,,,0.00,5.49,
1.007692382,S0-C2,Backend_Bound.Core_Bound,42.19,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.49,<==
1.007692382,S0-C2,Retiring.Microcode_Sequencer,5.24,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.15,
1.007692382,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.19,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.55,
1.007692382,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007692382,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S0-C3,Frontend_Bound,28.06,% Slots,,,0.00,6.81,
1.007692382,S0-C3,Bad_Speculation,17.20,% Slots,,,0.00,6.42,
1.007692382,S0-C3,Backend_Bound,22.21,% Slots,,,0.00,6.42,
1.007692382,S0-C3,Frontend_Bound.Frontend_Latency,32.10,% Slots,,rs_events.empty_end,0.00,5.5,
1.007692382,S0-C3,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007692382,S0-C3,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.49,
1.007692382,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.55,
1.007692382,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007692382,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S0-C4,Bad_Speculation,15.32,% Slots,,,0.00,6.43,
1.007692382,S0-C4,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007692382,S0-C4,Backend_Bound,48.54,% Slots,,,0.00,6.43,
1.007692382,S0-C4,Backend_Bound.Memory_Bound,64.51,% Slots,,,0.00,5.49,
1.007692382,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,<==
1.007692382,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S0-C5,Frontend_Bound,33.26,% Slots,,,0.00,6.81,
1.007692382,S0-C5,Bad_Speculation,11.28,% Slots,,,0.00,6.43,
1.007692382,S0-C5,Backend_Bound,34.48,% Slots,,,0.00,6.43,
1.007692382,S0-C5,Frontend_Bound.Frontend_Latency,69.34,% Slots,,rs_events.empty_end,0.00,5.5,
1.007692382,S0-C5,Bad_Speculation.Branch_Mispredicts,11.12,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S0-C5,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.49,<==
1.007692382,S0-C5,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.49,
1.007692382,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.56,
1.007692382,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007692382,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S0-C6,Frontend_Bound,40.94,% Slots,,,0.00,6.8,
1.007692382,S0-C6,Bad_Speculation,14.02,% Slots,,,0.00,6.42,
1.007692382,S0-C6,Backend_Bound,20.08,% Slots,,,0.00,6.42,
1.007692382,S0-C6,Frontend_Bound.Frontend_Latency,33.92,% Slots,,rs_events.empty_end,0.00,5.49,
1.007692382,S0-C6,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007692382,S0-C6,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.48,
1.007692382,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.78,% Clocks,,,0.00,5.55,
1.007692382,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.007692382,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.007692382,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C7,Frontend_Bound,36.84,% Slots,,,0.00,6.8,
1.007692382,S0-C7,Bad_Speculation,14.76,% Slots,,,0.00,6.42,
1.007692382,S0-C7,Backend_Bound,19.95,% Slots,,,0.00,6.42,
1.007692382,S0-C7,Frontend_Bound.Frontend_Latency,30.24,% Slots,,rs_events.empty_end,0.00,5.49,
1.007692382,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.57,% Slots,,,0.00,6.18,
1.007692382,S0-C7,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.007692382,S0-C7,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.48,
1.007692382,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,0.00,5.57,
1.007692382,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.20,% Core_Clocks,,,0.00,5.22,
1.007692382,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.34,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.25,
1.007692382,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C0,Frontend_Bound,34.35,% Slots,,,0.00,6.79,
1.007692382,S1-C0,Bad_Speculation,18.39,% Slots,,,0.00,6.41,
1.007692382,S1-C0,Backend_Bound,23.23,% Slots,,,0.00,6.41,
1.007692382,S1-C0,Frontend_Bound.Frontend_Latency,31.69,% Slots,,rs_events.empty_end,0.00,5.49,
1.007692382,S1-C0,Bad_Speculation.Branch_Mispredicts,18.17,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S1-C0,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.48,
1.007692382,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C1,Frontend_Bound.Frontend_Bandwidth,96.33,% Slots,,,0.00,6.17,
1.007692382,S1-C1,Bad_Speculation.Branch_Mispredicts,21.72,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S1-C1,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.49,
1.007692382,S1-C1,Bad_Speculation,22.04,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,6.41,
1.007692382,S1-C1,Backend_Bound,24.66,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.41,
1.007692382,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.54,% Core_Clocks,,,0.00,5.22,
1.007692382,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,<==
1.007692382,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C2,Frontend_Bound,34.31,% Slots,,,0.00,6.79,<==
1.007692382,S1-C2,Bad_Speculation,12.61,% Slots,,,0.00,6.4,
1.007692382,S1-C2,Backend_Bound,31.41,% Slots,,,0.00,6.4,
1.007692382,S1-C2,Retiring,13.91,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.007692382,S1-C2,Frontend_Bound.Frontend_Latency,27.12,% Slots,,rs_events.empty_end,0.00,5.5,
1.007692382,S1-C2,Frontend_Bound.Frontend_Bandwidth,28.65,% Slots,,,0.00,6.17,
1.007692382,S1-C2,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S1-C2,Backend_Bound.Memory_Bound,21.88,% Slots,,,0.00,5.49,
1.007692382,S1-C2,Retiring.Microcode_Sequencer,11.43,% Slots,,idq.ms_uops,0.00,6.15,
1.007692382,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.55,
1.007692382,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007692382,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.54,
1.007692382,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.34,% Core_Clocks,,,0.00,5.22,
1.007692382,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007692382,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.007692382,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C3,Frontend_Bound,35.55,% Slots,,,0.00,6.79,
1.007692382,S1-C3,Bad_Speculation,12.71,% Slots,,,0.00,6.4,
1.007692382,S1-C3,Backend_Bound,29.57,% Slots,,,0.00,6.4,
1.007692382,S1-C3,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,6.23,
1.007692382,S1-C3,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,5.5,
1.007692382,S1-C3,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007692382,S1-C3,Backend_Bound.Core_Bound,21.88,% Slots,,,0.00,5.49,
1.007692382,S1-C3,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,6.16,
1.007692382,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.55,
1.007692382,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.54,
1.007692382,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.78,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,
1.007692382,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C4,Frontend_Bound,20.88,% Slots,,,0.00,6.78,
1.007692382,S1-C4,Bad_Speculation,19.98,% Slots,,,0.00,6.39,
1.007692382,S1-C4,Backend_Bound,27.39,% Slots,,,0.00,6.39,
1.007692382,S1-C4,Retiring,13.37,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.007692382,S1-C4,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.5,
1.007692382,S1-C4,Frontend_Bound.Frontend_Bandwidth,30.47,% Slots,,,0.00,6.17,
1.007692382,S1-C4,Bad_Speculation.Branch_Mispredicts,19.83,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007692382,S1-C4,Backend_Bound.Memory_Bound,34.23,% Slots,,,0.00,5.49,
1.007692382,S1-C4,Retiring.Microcode_Sequencer,11.87,% Slots,,idq.ms_uops,0.00,6.15,
1.007692382,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.55,
1.007692382,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007692382,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.54,
1.007692382,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.61,% Core_Clocks,,,0.00,5.22,
1.007692382,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.50,% Core_Clocks,,,0.00,5.25,
1.007692382,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
1.007692382,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C5,Frontend_Bound,29.41,% Slots,,,0.00,6.78,
1.007692382,S1-C5,Bad_Speculation,19.90,% Slots,,,0.00,6.39,
1.007692382,S1-C5,Backend_Bound,20.89,% Slots,,,0.00,6.39,
1.007692382,S1-C5,Retiring,14.52,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.007692382,S1-C5,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.007692382,S1-C5,Bad_Speculation.Branch_Mispredicts,19.58,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007692382,S1-C5,Backend_Bound.Memory_Bound,39.46,% Slots,,,0.00,5.49,
1.007692382,S1-C5,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,6.15,
1.007692382,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.55,
1.007692382,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007692382,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.54,
1.007692382,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007692382,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007692382,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C6,Frontend_Bound,36.68,% Slots,,,0.00,6.77,
1.007692382,S1-C6,Backend_Bound,37.58,% Slots,,,0.00,6.38,
1.007692382,S1-C6,Retiring,20.48,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.007692382,S1-C6,Frontend_Bound.Frontend_Latency,51.78,% Slots,,rs_events.empty_end,0.00,5.5,
1.007692382,S1-C6,Frontend_Bound.Frontend_Bandwidth,42.21,% Slots,,,0.00,6.16,
1.007692382,S1-C6,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.49,<==
1.007692382,S1-C6,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.49,
1.007692382,S1-C6,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,6.15,
1.007692382,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.55,
1.007692382,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007692382,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.54,
1.007692382,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.33,% Core_Clocks,,,0.00,5.23,
1.007692382,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.57,% Core_Clocks,,,0.00,5.25,
1.007692382,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007692382,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.007692382,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.89,% Clocks,,,0.00,5.1,
1.007692382,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C7,Frontend_Bound,29.28,% Slots,,,0.00,6.77,
1.007692382,S1-C7,Bad_Speculation,18.27,% Slots,,,0.00,6.37,
1.007692382,S1-C7,Backend_Bound,19.77,% Slots,,,0.00,6.37,
1.007692382,S1-C7,Retiring,17.06,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.007692382,S1-C7,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.49,
1.007692382,S1-C7,Bad_Speculation.Branch_Mispredicts,18.06,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007692382,S1-C7,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,6.15,
1.007692382,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.55,
1.007692382,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.007692382,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.54,
1.007692382,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.007692382,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007692382,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.060080006,S0-C0,Frontend_Bound,35.88,% Slots,,,0.00,5.32,
2.060080006,S0-C0,Backend_Bound,31.61,% Slots,,,0.00,5.32,
2.060080006,S0-C0,Retiring,20.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.060080006,S0-C0,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.32,
2.060080006,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.94,% Slots,,,0.00,5.32,
2.060080006,S0-C0,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,4.96,
2.060080006,S0-C0,Backend_Bound.Core_Bound,21.50,% Slots,,,0.00,4.96,
2.060080006,S0-C0,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.33,
2.060080006,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.23,
2.060080006,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
2.060080006,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.64,% Clocks,,idq.ms_switches,0.00,5.2,
2.060080006,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.67,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.07,
2.060080006,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
2.060080006,S0-C0-T0,MUX,4.94,%,,,0.00,100.0,
2.060080006,S0-C1,Backend_Bound,71.80,% Slots,,,0.00,5.32,
2.060080006,S0-C1,Retiring,19.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060080006,S0-C1,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,4.95,
2.060080006,S0-C1,Backend_Bound.Core_Bound,49.81,% Slots,,,0.00,4.95,
2.060080006,S0-C1,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.32,
2.060080006,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.2,
2.060080006,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.75,% Clocks,,,0.00,5.32,<==
2.060080006,S0-C1-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C2,Backend_Bound,54.02,% Slots,,,0.00,5.33,
2.060080006,S0-C2,Retiring,16.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.060080006,S0-C2,Backend_Bound.Core_Bound,83.45,% Slots,,,0.00,4.95,<==
2.060080006,S0-C2,Retiring.Microcode_Sequencer,11.12,% Slots,,idq.ms_uops,0.00,5.33,
2.060080006,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.37,% Clocks,,idq.ms_switches,0.00,5.2,
2.060080006,S0-C2-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C3,Frontend_Bound,44.67,% Slots,,,0.00,5.33,<==
2.060080006,S0-C3,Bad_Speculation,14.81,% Slots,,,0.00,5.33,
2.060080006,S0-C3,Retiring,28.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060080006,S0-C3,Frontend_Bound.Frontend_Latency,21.92,% Slots,,rs_events.empty_end,0.00,5.32,
2.060080006,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.82,% Slots,,,0.00,5.33,
2.060080006,S0-C3,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S0-C3,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.32,
2.060080006,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.24,
2.060080006,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060080006,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.21,
2.060080006,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.37,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.51,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C3-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C4,Frontend_Bound,33.51,% Slots,,,0.00,5.33,
2.060080006,S0-C4,Bad_Speculation,12.30,% Slots,,,0.00,5.33,
2.060080006,S0-C4,Backend_Bound,26.19,% Slots,,,0.00,5.33,
2.060080006,S0-C4,Retiring,24.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060080006,S0-C4,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.06,% Slots,,,0.00,5.33,
2.060080006,S0-C4,Bad_Speculation.Branch_Mispredicts,12.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S0-C4,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,4.95,
2.060080006,S0-C4,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,4.95,
2.060080006,S0-C4,Retiring.Microcode_Sequencer,2.47,% Slots,,idq.ms_uops,0.00,5.32,
2.060080006,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.23,
2.060080006,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
2.060080006,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.2,
2.060080006,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.80,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.59,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
2.060080006,S0-C4-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C5,Frontend_Bound,26.71,% Slots,,,0.00,5.33,
2.060080006,S0-C5,Backend_Bound,48.59,% Slots,,,0.00,5.33,<==
2.060080006,S0-C5,Retiring,12.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.060080006,S0-C5,Frontend_Bound.Frontend_Latency,19.85,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.52,% Slots,,,0.00,5.33,
2.060080006,S0-C5,Retiring.Microcode_Sequencer,4.78,% Slots,,idq.ms_uops,0.00,5.33,
2.060080006,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.21,
2.060080006,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.84,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C5-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C6,Frontend_Bound,26.94,% Slots,,,0.00,5.33,
2.060080006,S0-C6,Backend_Bound,19.01,% Slots,,,0.00,5.33,
2.060080006,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.33,
2.060080006,S0-C6,Backend_Bound.Core_Bound,21.18,% Slots,,,0.00,4.95,
2.060080006,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,85.08,% Core_Clocks,,,0.00,5.33,<==
2.060080006,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.16,% Clocks,,,0.00,5.32,
2.060080006,S0-C6-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C7,Frontend_Bound,26.26,% Slots,,,0.00,5.33,
2.060080006,S0-C7,Bad_Speculation,12.53,% Slots,,,0.00,5.33,
2.060080006,S0-C7,Backend_Bound,24.92,% Slots,,,0.00,5.33,
2.060080006,S0-C7,Retiring,32.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
2.060080006,S0-C7,Frontend_Bound.Frontend_Latency,15.07,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.19,% Slots,,,0.00,5.33,
2.060080006,S0-C7,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.33,
2.060080006,S0-C7,Backend_Bound.Core_Bound,27.64,% Slots,,,0.00,4.95,
2.060080006,S0-C7,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.33,<==
2.060080006,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.25,
2.060080006,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060080006,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.36,% Clocks,,idq.ms_switches,0.00,5.22,
2.060080006,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.90,% Core_Clocks,,,0.00,5.34,
2.060080006,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.86,% Core_Clocks,,,0.00,5.33,
2.060080006,S0-C7-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C0,Frontend_Bound,30.22,% Slots,,,0.00,5.33,
2.060080006,S1-C0,Bad_Speculation,18.45,% Slots,,,0.00,5.33,
2.060080006,S1-C0,Backend_Bound,20.45,% Slots,,,0.00,5.33,
2.060080006,S1-C0,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
2.060080006,S1-C0,Frontend_Bound.Frontend_Latency,21.77,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S1-C0,Frontend_Bound.Frontend_Bandwidth,28.44,% Slots,,,0.00,5.33,<==
2.060080006,S1-C0,Bad_Speculation.Branch_Mispredicts,18.10,% Slots,,br_misp_retired.all_branches,0.00,5.33,
2.060080006,S1-C0,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,4.95,
2.060080006,S1-C0,Retiring.Microcode_Sequencer,2.38,% Slots,,idq.ms_uops,0.00,5.31,
2.060080006,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060080006,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.34,
2.060080006,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.89,% Core_Clocks,,,0.00,5.33,
2.060080006,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.25,% Core_Clocks,,,0.00,5.33,
2.060080006,S1-C0-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C1,Frontend_Bound,33.74,% Slots,,,0.00,5.33,
2.060080006,S1-C1,Bad_Speculation,13.91,% Slots,,,0.00,5.33,
2.060080006,S1-C1,Backend_Bound,19.01,% Slots,,,0.00,5.33,
2.060080006,S1-C1,Retiring,27.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060080006,S1-C1,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S1-C1,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S1-C1,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,4.96,
2.060080006,S1-C1,Retiring.Microcode_Sequencer,2.38,% Slots,,idq.ms_uops,0.00,5.32,
2.060080006,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.33,<==
2.060080006,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.1,
2.060080006,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
2.060080006,S1-C1-T0,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C2,Frontend_Bound,21.06,% Slots,,,0.00,5.33,
2.060080006,S1-C2,Bad_Speculation,20.73,% Slots,,,0.00,5.33,
2.060080006,S1-C2,Backend_Bound,22.00,% Slots,,,0.00,5.33,
2.060080006,S1-C2,Retiring,35.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060080006,S1-C2,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S1-C2,Bad_Speculation.Branch_Mispredicts,20.54,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S1-C2,Backend_Bound.Core_Bound,26.96,% Slots,,,0.00,4.96,
2.060080006,S1-C2,Retiring.Microcode_Sequencer,1.69,% Slots,,idq.ms_uops,0.00,5.32,<==
2.060080006,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060080006,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.57,% Clocks,,idq.ms_switches,0.00,5.33,
2.060080006,S1-C2-T0,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C3,Frontend_Bound,26.47,% Slots,,,0.00,5.33,
2.060080006,S1-C3,Bad_Speculation,20.03,% Slots,,,0.00,5.33,
2.060080006,S1-C3,Backend_Bound,20.11,% Slots,,,0.00,5.33,
2.060080006,S1-C3,Retiring,24.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060080006,S1-C3,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S1-C3,Bad_Speculation.Branch_Mispredicts,19.79,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S1-C3,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,4.96,
2.060080006,S1-C3,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.32,
2.060080006,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060080006,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.96,% Clocks,,idq.ms_switches,0.00,5.33,<==
2.060080006,S1-C3-T0,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C4,Frontend_Bound,44.63,% Slots,,,0.00,5.33,
2.060080006,S1-C4,Bad_Speculation,12.44,% Slots,,,0.00,5.33,
2.060080006,S1-C4,Backend_Bound,21.99,% Slots,,,0.00,5.33,
2.060080006,S1-C4,Retiring,31.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
2.060080006,S1-C4,Frontend_Bound.Frontend_Latency,69.63,% Slots,,rs_events.empty_end,0.00,5.33,<==
2.060080006,S1-C4,Bad_Speculation.Branch_Mispredicts,11.87,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S1-C4,Backend_Bound.Core_Bound,30.97,% Slots,,,0.00,4.96,
2.060080006,S1-C4,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.31,
2.060080006,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060080006,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.33,
2.060080006,S1-C4-T0,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C5,Frontend_Bound,39.78,% Slots,,,0.00,5.32,
2.060080006,S1-C5,Backend_Bound,36.55,% Slots,,,0.00,5.32,
2.060080006,S1-C5,Retiring,22.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
2.060080006,S1-C5,Frontend_Bound.Frontend_Latency,68.98,% Slots,,rs_events.empty_end,0.00,5.32,<==
2.060080006,S1-C5,Backend_Bound.Core_Bound,28.01,% Slots,,,0.00,4.95,
2.060080006,S1-C5,Retiring.Microcode_Sequencer,2.70,% Slots,,idq.ms_uops,0.00,5.31,
2.060080006,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060080006,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.61,% Clocks,,idq.ms_switches,0.00,5.33,
2.060080006,S1-C5-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C6,Frontend_Bound,37.33,% Slots,,,0.00,5.33,
2.060080006,S1-C6,Backend_Bound,38.88,% Slots,,,0.00,5.33,
2.060080006,S1-C6,Retiring,28.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
2.060080006,S1-C6,Frontend_Bound.Frontend_Latency,62.20,% Slots,,rs_events.empty_end,0.00,5.33,
2.060080006,S1-C6,Backend_Bound.Memory_Bound,16.08,% Slots,,,0.00,4.95,
2.060080006,S1-C6,Backend_Bound.Core_Bound,22.80,% Slots,,,0.00,4.95,<==
2.060080006,S1-C6,Retiring.Microcode_Sequencer,3.85,% Slots,,idq.ms_uops,0.00,5.31,
2.060080006,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060080006,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.09,% Clocks,,idq.ms_switches,0.00,5.34,
2.060080006,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
2.060080006,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
2.060080006,S1-C6-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C7,Bad_Speculation,18.94,% Slots,,,0.00,5.33,
2.060080006,S1-C7,Bad_Speculation.Branch_Mispredicts,18.79,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060080006,S1-C7,Backend_Bound,23.88,% Slots,,,0.00,5.33,
2.060080006,S1-C7,Backend_Bound.Core_Bound,70.01,% Slots,,,0.00,4.95,<==
2.060080006,S1-C7-T0,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C0-T1,MUX,4.96,%,,,0.00,100.0,
2.060080006,S0-C1-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C2-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C3-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C4-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C5-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S0-C6-T1,MUX,4.96,%,,,0.00,100.0,
2.060080006,S0-C7-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C0-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C1-T1,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C2-T1,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C3-T1,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C4-T1,MUX,4.96,%,,,0.00,100.0,
2.060080006,S1-C5-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C6-T1,MUX,4.95,%,,,0.00,100.0,
2.060080006,S1-C7-T1,MUX,4.95,%,,,0.00,100.0,
3.563448928,S0-C0,Frontend_Bound,38.76,% Slots,,,0.00,5.3,
3.563448928,S0-C0,Bad_Speculation,13.93,% Slots,,,0.00,5.3,
3.563448928,S0-C0,Backend_Bound,18.18,% Slots,,,0.00,5.3,
3.563448928,S0-C0,Frontend_Bound.Frontend_Latency,28.02,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.3,
3.563448928,S0-C0,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C0,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.3,
3.563448928,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.07,
3.563448928,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
3.563448928,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.65,% Core_Clocks,,,0.00,5.31,
3.563448928,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.81,% Core_Clocks,,,0.00,5.31,
3.563448928,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.563448928,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C1,Bad_Speculation,17.38,% Slots,,,0.00,5.3,
3.563448928,S0-C1,Bad_Speculation.Branch_Mispredicts,17.04,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C1,Backend_Bound,38.23,% Slots,,,0.00,5.3,
3.563448928,S0-C1,Backend_Bound.Memory_Bound,53.03,% Slots,,,0.00,5.3,
3.563448928,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
3.563448928,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.563448928,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C2,Frontend_Bound,26.31,% Slots,,,0.00,5.3,
3.563448928,S0-C2,Bad_Speculation,18.28,% Slots,,,0.00,5.3,
3.563448928,S0-C2,Backend_Bound,19.38,% Slots,,,0.00,5.3,
3.563448928,S0-C2,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
3.563448928,S0-C2,Frontend_Bound.Frontend_Latency,30.87,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S0-C2,Bad_Speculation.Branch_Mispredicts,18.13,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C2,Backend_Bound.Core_Bound,38.91,% Slots,,,0.00,5.3,
3.563448928,S0-C2,Retiring.Microcode_Sequencer,12.41,% Slots,,idq.ms_uops,0.00,5.04,
3.563448928,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.06,
3.563448928,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
3.563448928,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.47,% Clocks,,idq.ms_switches,0.00,5.06,
3.563448928,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C3,Frontend_Bound,35.01,% Slots,,,0.00,5.3,
3.563448928,S0-C3,Bad_Speculation,15.04,% Slots,,,0.00,5.3,
3.563448928,S0-C3,Backend_Bound,15.63,% Slots,,,0.00,5.3,
3.563448928,S0-C3,Retiring,29.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
3.563448928,S0-C3,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.3,<==
3.563448928,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.92,% Slots,,,0.00,5.3,
3.563448928,S0-C3,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C3,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.3,
3.563448928,S0-C3,Retiring.Microcode_Sequencer,3.15,% Slots,,idq.ms_uops,0.00,5.04,
3.563448928,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
3.563448928,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.07,
3.563448928,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.06,% Core_Clocks,,,0.00,5.31,
3.563448928,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.563448928,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C4,Frontend_Bound,39.37,% Slots,,,0.00,5.3,
3.563448928,S0-C4,Bad_Speculation,24.25,% Slots,,,0.00,5.3,
3.563448928,S0-C4,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.95,% Slots,,,0.00,5.3,
3.563448928,S0-C4,Bad_Speculation.Branch_Mispredicts,23.85,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,<==
3.563448928,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.19,% Core_Clocks,,,0.00,5.31,
3.563448928,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C5,Frontend_Bound,20.68,% Slots,,,0.00,5.3,
3.563448928,S0-C5,Bad_Speculation,21.12,% Slots,,,0.00,5.3,
3.563448928,S0-C5,Backend_Bound,23.32,% Slots,,,0.00,5.3,<==
3.563448928,S0-C5,Frontend_Bound.Frontend_Bandwidth,29.30,% Slots,,,0.00,5.3,
3.563448928,S0-C5,Bad_Speculation.Branch_Mispredicts,20.87,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C5,Backend_Bound.Memory_Bound,12.84,% Slots,,,0.00,5.3,
3.563448928,S0-C5,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.3,
3.563448928,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
3.563448928,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.563448928,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.96,% Clocks,,,0.00,5.32,
3.563448928,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C6,Frontend_Bound,33.41,% Slots,,,0.00,5.3,<==
3.563448928,S0-C6,Bad_Speculation,10.11,% Slots,,,0.00,5.3,
3.563448928,S0-C6,Backend_Bound,14.73,% Slots,,,0.00,5.3,
3.563448928,S0-C6,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.97,% Slots,,,0.00,5.3,
3.563448928,S0-C6,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.06,
3.563448928,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
3.563448928,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.22,% Core_Clocks,,,0.00,5.31,
3.563448928,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C7,Frontend_Bound,42.13,% Slots,,,0.00,5.3,
3.563448928,S0-C7,Bad_Speculation,10.70,% Slots,,,0.00,5.3,
3.563448928,S0-C7,Backend_Bound,29.01,% Slots,,,0.00,5.3,
3.563448928,S0-C7,Retiring,20.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
3.563448928,S0-C7,Frontend_Bound.Frontend_Latency,56.07,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S0-C7,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S0-C7,Backend_Bound.Core_Bound,38.49,% Slots,,,0.00,5.3,
3.563448928,S0-C7,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.04,
3.563448928,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.07,
3.563448928,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.50,% Clocks,,idq.ms_switches,0.00,5.07,<==
3.563448928,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C0,Frontend_Bound,39.17,% Slots,,,0.00,5.31,
3.563448928,S1-C0,Bad_Speculation,13.04,% Slots,,,0.00,5.31,
3.563448928,S1-C0,Backend_Bound,21.00,% Slots,,,0.00,5.31,
3.563448928,S1-C0,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.08,% Slots,,,0.00,5.31,
3.563448928,S1-C0,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C0,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.3,
3.563448928,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.04,
3.563448928,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
3.563448928,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.03,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.19,% Core_Clocks,,,0.00,5.3,
3.563448928,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C1,Frontend_Bound,23.83,% Slots,,,0.00,5.3,
3.563448928,S1-C1,Bad_Speculation,20.12,% Slots,,,0.00,5.3,
3.563448928,S1-C1,Backend_Bound,17.03,% Slots,,,0.00,5.3,
3.563448928,S1-C1,Retiring,27.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
3.563448928,S1-C1,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S1-C1,Bad_Speculation.Branch_Mispredicts,19.78,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C1,Retiring.Microcode_Sequencer,3.68,% Slots,,idq.ms_uops,0.00,5.04,<==
3.563448928,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.04,
3.563448928,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
3.563448928,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.25,% Clocks,,idq.ms_switches,0.00,5.04,
3.563448928,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C2,Frontend_Bound,38.11,% Slots,,,0.00,5.3,
3.563448928,S1-C2,Bad_Speculation,13.39,% Slots,,,0.00,5.3,
3.563448928,S1-C2,Backend_Bound,20.41,% Slots,,,0.00,5.3,
3.563448928,S1-C2,Frontend_Bound.Frontend_Latency,28.94,% Slots,,rs_events.empty_end,0.00,5.3,
3.563448928,S1-C2,Bad_Speculation.Branch_Mispredicts,13.23,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C2,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.3,
3.563448928,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,,,0.00,5.05,
3.563448928,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
3.563448928,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C3,Frontend_Bound,23.56,% Slots,,,0.00,5.31,
3.563448928,S1-C3,Bad_Speculation,22.83,% Slots,,,0.00,5.31,
3.563448928,S1-C3,Backend_Bound,17.91,% Slots,,,0.00,5.31,
3.563448928,S1-C3,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
3.563448928,S1-C3,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.31,
3.563448928,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.3,
3.563448928,S1-C3,Bad_Speculation.Branch_Mispredicts,22.59,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C3,Backend_Bound.Core_Bound,20.94,% Slots,,,0.00,5.31,
3.563448928,S1-C3,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.04,<==
3.563448928,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
3.563448928,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.93,% Clocks,,idq.ms_switches,0.00,5.04,
3.563448928,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.16,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.64,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.31,
3.563448928,S1-C4,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.563448928,S1-C4,Backend_Bound.Memory_Bound,39.25,% Slots,,,0.00,5.31,
3.563448928,S1-C4,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.04,
3.563448928,S1-C4,Bad_Speculation,17.01,% Slots,,,0.00,5.31,
3.563448928,S1-C4,Backend_Bound,32.04,% Slots,,,0.00,5.31,
3.563448928,S1-C4,Retiring,25.77,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.04,
3.563448928,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.37,% Clocks,,idq.ms_switches,0.00,5.04,
3.563448928,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.23,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.44,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.08,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.32,<==
3.563448928,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C5,Frontend_Bound,28.26,% Slots,,,0.00,5.31,
3.563448928,S1-C5,Bad_Speculation,17.29,% Slots,,,0.00,5.31,
3.563448928,S1-C5,Backend_Bound,24.65,% Slots,,,0.00,5.31,
3.563448928,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.31,
3.563448928,S1-C5,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C5,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.31,
3.563448928,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.80,% Core_Clocks,,,0.00,5.31,<==
3.563448928,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.94,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.563448928,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C6,Frontend_Bound,23.60,% Slots,,,0.00,5.3,
3.563448928,S1-C6,Bad_Speculation,15.12,% Slots,,,0.00,5.3,
3.563448928,S1-C6,Backend_Bound,25.55,% Slots,,,0.00,5.3,
3.563448928,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.3,
3.563448928,S1-C6,Bad_Speculation.Branch_Mispredicts,14.98,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C6,Backend_Bound.Memory_Bound,20.73,% Slots,,,0.00,5.3,
3.563448928,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.84,% Core_Clocks,,,0.00,5.31,
3.563448928,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.93,% Core_Clocks,,,0.00,5.3,
3.563448928,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
3.563448928,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C7,Frontend_Bound,41.47,% Slots,,,0.00,5.31,
3.563448928,S1-C7,Bad_Speculation,14.21,% Slots,,,0.00,5.31,
3.563448928,S1-C7,Backend_Bound,20.99,% Slots,,,0.00,5.31,
3.563448928,S1-C7,Retiring,23.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
3.563448928,S1-C7,Frontend_Bound.Frontend_Latency,37.89,% Slots,,rs_events.empty_end,0.00,5.31,
3.563448928,S1-C7,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.563448928,S1-C7,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.31,
3.563448928,S1-C7,Retiring.Microcode_Sequencer,3.66,% Slots,,idq.ms_uops,0.00,5.03,
3.563448928,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.05,
3.563448928,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
3.563448928,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.05,
3.563448928,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
3.563448928,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
3.563448928,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
3.563448928,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
3.563448928,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
5.1042482,S0-C0,Frontend_Bound,36.17,% Slots,,,0.00,5.19,
5.1042482,S0-C0,Bad_Speculation,13.16,% Slots,,,0.00,5.19,
5.1042482,S0-C0,Backend_Bound,15.08,% Slots,,,0.00,5.19,
5.1042482,S0-C0,Frontend_Bound.Frontend_Latency,33.78,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.17,% Slots,,,0.00,5.19,
5.1042482,S0-C0,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S0-C0,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.19,
5.1042482,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.46,
5.1042482,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
5.1042482,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.08,% Core_Clocks,,,0.00,5.19,
5.1042482,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.18,% Core_Clocks,,,0.00,5.19,
5.1042482,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.1042482,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C1,Bad_Speculation,17.00,% Slots,,,0.00,5.19,
5.1042482,S0-C1,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S0-C1,Backend_Bound,40.21,% Slots,,,0.00,5.19,<==
5.1042482,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C2,Backend_Bound,69.71,% Slots,,,0.00,5.19,
5.1042482,S0-C2,Backend_Bound.Memory_Bound,43.24,% Slots,,,0.00,5.19,
5.1042482,S0-C2,Backend_Bound.Core_Bound,26.48,% Slots,,,0.00,5.19,
5.1042482,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,<==
5.1042482,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C3,Frontend_Bound,34.34,% Slots,,,0.00,5.2,
5.1042482,S0-C3,Bad_Speculation,14.81,% Slots,,,0.00,5.2,
5.1042482,S0-C3,Backend_Bound,19.61,% Slots,,,0.00,5.2,
5.1042482,S0-C3,Retiring,27.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
5.1042482,S0-C3,Frontend_Bound.Frontend_Latency,26.65,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.77,% Slots,,,0.00,5.19,
5.1042482,S0-C3,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.2,
5.1042482,S0-C3,Backend_Bound.Memory_Bound,23.11,% Slots,,,0.00,5.19,
5.1042482,S0-C3,Retiring.Microcode_Sequencer,1.89,% Slots,,idq.ms_uops,0.00,5.45,
5.1042482,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.45,
5.1042482,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
5.1042482,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,0.00,5.45,
5.1042482,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.53,% Core_Clocks,,,0.00,5.19,
5.1042482,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
5.1042482,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C4,Backend_Bound,59.09,% Slots,,,0.00,5.19,
5.1042482,S0-C4,Backend_Bound.Memory_Bound,40.72,% Slots,,,0.00,5.19,<==
5.1042482,S0-C4,Backend_Bound.Core_Bound,18.37,% Slots,,,0.00,5.19,
5.1042482,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C5,Frontend_Bound,27.10,% Slots,,,0.00,5.19,
5.1042482,S0-C5,Bad_Speculation,13.34,% Slots,,,0.00,5.19,
5.1042482,S0-C5,Backend_Bound,28.14,% Slots,,,0.00,5.19,
5.1042482,S0-C5,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S0-C5,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S0-C5,Backend_Bound.Memory_Bound,59.41,% Slots,,,0.00,5.19,
5.1042482,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
5.1042482,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,<==
5.1042482,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C6,Frontend_Bound,36.58,% Slots,,,0.00,5.19,
5.1042482,S0-C6,Bad_Speculation,14.04,% Slots,,,0.00,5.19,
5.1042482,S0-C6,Backend_Bound,12.77,% Slots,,,0.00,5.19,
5.1042482,S0-C6,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S0-C6,Frontend_Bound.Frontend_Bandwidth,35.29,% Slots,,,0.00,5.19,
5.1042482,S0-C6,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.45,
5.1042482,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
5.1042482,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.31,% Core_Clocks,,,0.00,5.2,<==
5.1042482,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
5.1042482,S0-C7,Frontend_Bound,38.96,% Slots,,,0.00,5.19,
5.1042482,S0-C7,Bad_Speculation,21.62,% Slots,,,0.00,5.19,
5.1042482,S0-C7,Backend_Bound,12.70,% Slots,,,0.00,5.19,
5.1042482,S0-C7,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S0-C7,Frontend_Bound.Frontend_Bandwidth,35.85,% Slots,,,0.00,5.19,
5.1042482,S0-C7,Bad_Speculation.Branch_Mispredicts,21.36,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.45,
5.1042482,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
5.1042482,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.61,% Core_Clocks,,,0.00,5.19,<==
5.1042482,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C0,Frontend_Bound,34.94,% Slots,,,0.00,5.19,
5.1042482,S1-C0,Bad_Speculation,12.34,% Slots,,,0.00,5.19,
5.1042482,S1-C0,Backend_Bound,17.11,% Slots,,,0.00,5.19,
5.1042482,S1-C0,Frontend_Bound.Frontend_Latency,22.81,% Slots,,rs_events.empty_end,0.00,5.19,<==
5.1042482,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.19,
5.1042482,S1-C0,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C0,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.19,
5.1042482,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.45,
5.1042482,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
5.1042482,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.49,% Core_Clocks,,,0.00,5.2,
5.1042482,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.94,% Core_Clocks,,,0.00,5.19,
5.1042482,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.1042482,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C1,Frontend_Bound,34.15,% Slots,,,0.00,5.19,
5.1042482,S1-C1,Bad_Speculation,14.54,% Slots,,,0.00,5.19,
5.1042482,S1-C1,Backend_Bound,22.40,% Slots,,,0.00,5.19,
5.1042482,S1-C1,Frontend_Bound.Frontend_Latency,33.97,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S1-C1,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C1,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.19,
5.1042482,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.45,
5.1042482,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
5.1042482,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.1042482,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C2,Frontend_Bound,32.08,% Slots,,,0.00,5.19,
5.1042482,S1-C2,Bad_Speculation,10.24,% Slots,,,0.00,5.19,
5.1042482,S1-C2,Backend_Bound,29.64,% Slots,,,0.00,5.19,
5.1042482,S1-C2,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.19,<==
5.1042482,S1-C2,Bad_Speculation.Branch_Mispredicts,10.07,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C2,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.19,
5.1042482,S1-C2,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.19,
5.1042482,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.45,
5.1042482,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
5.1042482,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
5.1042482,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
5.1042482,S1-C3,Frontend_Bound,41.33,% Slots,,,0.00,5.19,
5.1042482,S1-C3,Bad_Speculation,13.37,% Slots,,,0.00,5.19,
5.1042482,S1-C3,Backend_Bound,26.12,% Slots,,,0.00,5.19,
5.1042482,S1-C3,Frontend_Bound.Frontend_Latency,46.76,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S1-C3,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C3,Backend_Bound.Memory_Bound,36.12,% Slots,,,0.00,5.19,
5.1042482,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.45,
5.1042482,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
5.1042482,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
5.1042482,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
5.1042482,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C4,Frontend_Bound,36.52,% Slots,,,0.00,5.19,
5.1042482,S1-C4,Bad_Speculation,13.26,% Slots,,,0.00,5.19,
5.1042482,S1-C4,Backend_Bound,26.50,% Slots,,,0.00,5.19,
5.1042482,S1-C4,Frontend_Bound.Frontend_Latency,41.60,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S1-C4,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C4,Backend_Bound.Core_Bound,66.58,% Slots,,,0.00,5.19,
5.1042482,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.90,% Clocks,,,0.00,5.45,
5.1042482,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
5.1042482,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.11,% Clocks,,,0.00,5.19,
5.1042482,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C5,Frontend_Bound,42.96,% Slots,,,0.00,5.19,
5.1042482,S1-C5,Bad_Speculation,13.60,% Slots,,,0.00,5.19,
5.1042482,S1-C5,Backend_Bound,23.04,% Slots,,,0.00,5.19,
5.1042482,S1-C5,Frontend_Bound.Frontend_Latency,31.36,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S1-C5,Bad_Speculation.Branch_Mispredicts,13.27,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C5,Backend_Bound.Core_Bound,16.67,% Slots,,,0.00,5.19,
5.1042482,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.45,
5.1042482,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
5.1042482,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
5.1042482,S1-C6,Frontend_Bound,42.82,% Slots,,,0.00,5.19,
5.1042482,S1-C6,Backend_Bound,30.68,% Slots,,,0.00,5.19,
5.1042482,S1-C6,Frontend_Bound.Frontend_Latency,30.14,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S1-C6,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.19,
5.1042482,S1-C6,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.19,
5.1042482,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.45,
5.1042482,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
5.1042482,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C7,Frontend_Bound,27.75,% Slots,,,0.00,5.19,
5.1042482,S1-C7,Bad_Speculation,12.33,% Slots,,,0.00,5.19,
5.1042482,S1-C7,Backend_Bound,22.47,% Slots,,,0.00,5.19,
5.1042482,S1-C7,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.19,
5.1042482,S1-C7,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.1042482,S1-C7,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.19,
5.1042482,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.45,
5.1042482,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
5.1042482,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
5.1042482,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
5.1042482,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
5.1042482,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
6.624561914,S0-C0,Frontend_Bound,25.50,% Slots,,,0.00,5.25,
6.624561914,S0-C0,Bad_Speculation,12.13,% Slots,,,0.00,5.25,
6.624561914,S0-C0,Backend_Bound,27.87,% Slots,,,0.00,5.25,
6.624561914,S0-C0,Retiring,27.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.624561914,S0-C0,Frontend_Bound.Frontend_Latency,18.21,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S0-C0,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S0-C0,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.25,<==
6.624561914,S0-C0,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.25,
6.624561914,S0-C0,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.26,
6.624561914,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.26,
6.624561914,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.624561914,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.26,
6.624561914,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.624561914,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.624561914,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.47,% Clocks,,,0.00,5.26,
6.624561914,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C1,Frontend_Bound,26.27,% Slots,,,0.00,5.25,
6.624561914,S0-C1,Bad_Speculation,16.80,% Slots,,,0.00,5.25,
6.624561914,S0-C1,Backend_Bound,15.88,% Slots,,,0.00,5.25,
6.624561914,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.71,% Slots,,,0.00,5.25,
6.624561914,S0-C1,Bad_Speculation.Branch_Mispredicts,16.36,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.53,% Core_Clocks,,,0.00,5.26,<==
6.624561914,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.56,% Core_Clocks,,,0.00,5.25,
6.624561914,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C2,Frontend_Bound,33.37,% Slots,,,0.00,5.25,
6.624561914,S0-C2,Backend_Bound,34.42,% Slots,,,0.00,5.25,
6.624561914,S0-C2,Retiring,26.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.624561914,S0-C2,Frontend_Bound.Frontend_Latency,19.98,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.22,% Slots,,,0.00,5.25,
6.624561914,S0-C2,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.25,
6.624561914,S0-C2,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.25,
6.624561914,S0-C2,Retiring.Microcode_Sequencer,4.23,% Slots,,idq.ms_uops,0.00,5.26,
6.624561914,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.26,
6.624561914,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.624561914,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.26,
6.624561914,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.80,% Core_Clocks,,,0.00,5.26,
6.624561914,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
6.624561914,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.624561914,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C3,Frontend_Bound,31.37,% Slots,,,0.00,5.25,
6.624561914,S0-C3,Backend_Bound,33.23,% Slots,,,0.00,5.25,<==
6.624561914,S0-C3,Retiring,26.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
6.624561914,S0-C3,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S0-C3,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.25,
6.624561914,S0-C3,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.25,
6.624561914,S0-C3,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.25,
6.624561914,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.25,
6.624561914,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.624561914,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.44,% Clocks,,idq.ms_switches,0.00,5.25,
6.624561914,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.624561914,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
6.624561914,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C4,Frontend_Bound,25.26,% Slots,,,0.00,5.25,
6.624561914,S0-C4,Backend_Bound,40.79,% Slots,,,0.00,5.25,
6.624561914,S0-C4,Retiring,26.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
6.624561914,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.25,
6.624561914,S0-C4,Backend_Bound.Memory_Bound,29.32,% Slots,,,0.00,5.25,
6.624561914,S0-C4,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.25,
6.624561914,S0-C4,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.25,
6.624561914,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.66,% Clocks,,idq.ms_switches,0.00,5.26,
6.624561914,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
6.624561914,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C5,Frontend_Bound,24.53,% Slots,,,0.00,5.25,
6.624561914,S0-C5,Backend_Bound,41.48,% Slots,,,0.00,5.25,
6.624561914,S0-C5,Retiring,26.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
6.624561914,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.25,
6.624561914,S0-C5,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.25,
6.624561914,S0-C5,Backend_Bound.Core_Bound,17.78,% Slots,,,0.00,5.25,
6.624561914,S0-C5,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.25,
6.624561914,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.05,% Clocks,,idq.ms_switches,0.00,5.26,
6.624561914,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.27,% Core_Clocks,,,0.00,5.26,
6.624561914,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
6.624561914,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C6,Frontend_Bound,30.40,% Slots,,,0.00,5.25,
6.624561914,S0-C6,Backend_Bound,36.83,% Slots,,,0.00,5.25,
6.624561914,S0-C6,Retiring,27.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
6.624561914,S0-C6,Frontend_Bound.Frontend_Latency,21.77,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S0-C6,Backend_Bound.Memory_Bound,36.88,% Slots,,,0.00,5.25,
6.624561914,S0-C6,Retiring.Microcode_Sequencer,3.93,% Slots,,idq.ms_uops,0.00,5.25,
6.624561914,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.26,
6.624561914,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
6.624561914,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.26,
6.624561914,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
6.624561914,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C7,Frontend_Bound,23.57,% Slots,,,0.00,5.25,
6.624561914,S0-C7,Backend_Bound,41.28,% Slots,,,0.00,5.25,
6.624561914,S0-C7,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S0-C7,Backend_Bound.Memory_Bound,30.72,% Slots,,,0.00,5.25,
6.624561914,S0-C7,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.25,
6.624561914,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.26,
6.624561914,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.624561914,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
6.624561914,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C0,Frontend_Bound,37.26,% Slots,,,0.00,5.25,
6.624561914,S1-C0,Backend_Bound,17.28,% Slots,,,0.00,5.25,
6.624561914,S1-C0,Frontend_Bound.Frontend_Latency,35.69,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S1-C0,Backend_Bound.Memory_Bound,13.35,% Slots,,,0.00,5.25,
6.624561914,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
6.624561914,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.624561914,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.624561914,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C1,Frontend_Bound,32.04,% Slots,,,0.00,5.25,
6.624561914,S1-C1,Bad_Speculation,18.14,% Slots,,,0.00,5.25,
6.624561914,S1-C1,Backend_Bound,20.70,% Slots,,,0.00,5.25,
6.624561914,S1-C1,Frontend_Bound.Frontend_Latency,45.86,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S1-C1,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S1-C1,Backend_Bound.Memory_Bound,33.13,% Slots,,,0.00,5.25,
6.624561914,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.26,
6.624561914,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
6.624561914,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.624561914,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.624561914,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C2,Frontend_Bound,24.29,% Slots,,,0.00,5.25,
6.624561914,S1-C2,Bad_Speculation,22.28,% Slots,,,0.00,5.25,
6.624561914,S1-C2,Backend_Bound,18.99,% Slots,,,0.00,5.25,
6.624561914,S1-C2,Frontend_Bound.Frontend_Bandwidth,30.96,% Slots,,,0.00,5.25,<==
6.624561914,S1-C2,Bad_Speculation.Branch_Mispredicts,22.08,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.01,% Core_Clocks,,,0.00,5.26,
6.624561914,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.59,% Core_Clocks,,,0.00,5.26,
6.624561914,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
6.624561914,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.624561914,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C3,Frontend_Bound,26.11,% Slots,,,0.00,5.25,<==
6.624561914,S1-C3,Bad_Speculation,21.41,% Slots,,,0.00,5.25,
6.624561914,S1-C3,Backend_Bound,17.27,% Slots,,,0.00,5.25,
6.624561914,S1-C3,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
6.624561914,S1-C3,Frontend_Bound.Frontend_Latency,15.75,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.25,
6.624561914,S1-C3,Bad_Speculation.Branch_Mispredicts,21.14,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S1-C3,Backend_Bound.Core_Bound,30.33,% Slots,,,0.00,5.25,
6.624561914,S1-C3,Retiring.Microcode_Sequencer,4.33,% Slots,,idq.ms_uops,0.00,5.26,
6.624561914,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.624561914,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.26,
6.624561914,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.05,% Core_Clocks,,,0.00,5.25,
6.624561914,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.38,% Core_Clocks,,,0.00,5.25,
6.624561914,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.73,% Clocks,,,0.00,5.26,
6.624561914,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C4,Frontend_Bound,29.64,% Slots,,,0.00,5.26,
6.624561914,S1-C4,Bad_Speculation,14.35,% Slots,,,0.00,5.26,
6.624561914,S1-C4,Backend_Bound,24.64,% Slots,,,0.00,5.26,
6.624561914,S1-C4,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.95,% Slots,,,0.00,5.26,
6.624561914,S1-C4,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S1-C4,Backend_Bound.Memory_Bound,38.71,% Slots,,,0.00,5.25,
6.624561914,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.25,
6.624561914,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
6.624561914,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.73,% Core_Clocks,,,0.00,5.25,
6.624561914,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.51,% Core_Clocks,,,0.00,5.26,
6.624561914,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.624561914,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C5,Frontend_Bound,27.37,% Slots,,,0.00,5.25,
6.624561914,S1-C5,Backend_Bound,38.88,% Slots,,,0.00,5.25,
6.624561914,S1-C5,Frontend_Bound.Frontend_Latency,21.76,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S1-C5,Backend_Bound.Memory_Bound,50.77,% Slots,,,0.00,5.25,
6.624561914,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.25,
6.624561914,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
6.624561914,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
6.624561914,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C6,Frontend_Bound,35.75,% Slots,,,0.00,5.25,
6.624561914,S1-C6,Backend_Bound,24.43,% Slots,,,0.00,5.25,
6.624561914,S1-C6,Frontend_Bound.Frontend_Latency,23.56,% Slots,,rs_events.empty_end,0.00,5.25,
6.624561914,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.25,
6.624561914,S1-C6,Backend_Bound.Memory_Bound,22.67,% Slots,,,0.00,5.25,
6.624561914,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
6.624561914,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.60,% Core_Clocks,,,0.00,5.26,
6.624561914,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
6.624561914,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C7,Frontend_Bound,24.11,% Slots,,,0.00,5.25,
6.624561914,S1-C7,Bad_Speculation,12.97,% Slots,,,0.00,5.25,
6.624561914,S1-C7,Backend_Bound,37.41,% Slots,,,0.00,5.25,
6.624561914,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.25,
6.624561914,S1-C7,Bad_Speculation.Branch_Mispredicts,12.71,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.624561914,S1-C7,Backend_Bound.Memory_Bound,28.59,% Slots,,,0.00,5.25,
6.624561914,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.62,% Core_Clocks,,,0.00,5.27,
6.624561914,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
6.624561914,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
6.624561914,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
8.179583567,S0-C0,Backend_Bound,51.65,% Slots,,,0.00,5.15,
8.179583567,S0-C0,Backend_Bound.Memory_Bound,52.87,% Slots,,,0.00,5.15,<==
8.179583567,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
8.179583567,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C1,Backend_Bound,39.14,% Slots,,,0.00,5.15,
8.179583567,S0-C1,Backend_Bound.Memory_Bound,29.05,% Slots,,,0.00,5.15,<==
8.179583567,S0-C1,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.15,
8.179583567,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
8.179583567,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.14,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.3,
8.179583567,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
8.179583567,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C2,Backend_Bound,46.08,% Slots,,,0.00,5.16,
8.179583567,S0-C2,Backend_Bound.Memory_Bound,41.01,% Slots,,,0.00,5.15,
8.179583567,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
8.179583567,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C3,Frontend_Bound,25.73,% Slots,,,0.00,5.15,
8.179583567,S0-C3,Backend_Bound,31.11,% Slots,,,0.00,5.15,
8.179583567,S0-C3,Retiring,21.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.179583567,S0-C3,Frontend_Bound.Frontend_Latency,15.28,% Slots,,rs_events.empty_end,0.00,5.15,
8.179583567,S0-C3,Backend_Bound.Memory_Bound,30.38,% Slots,,,0.00,5.15,
8.179583567,S0-C3,Retiring.Microcode_Sequencer,3.49,% Slots,,idq.ms_uops,0.00,5.15,
8.179583567,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.15,
8.179583567,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
8.179583567,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.15,
8.179583567,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
8.179583567,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
8.179583567,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.88,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.41,<==
8.179583567,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C4,Backend_Bound,62.65,% Slots,,,0.00,5.15,
8.179583567,S0-C4,Backend_Bound.Memory_Bound,38.12,% Slots,,,0.00,5.15,<==
8.179583567,S0-C4,Backend_Bound.Core_Bound,24.53,% Slots,,,0.00,5.15,
8.179583567,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.81,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.29,
8.179583567,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
8.179583567,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
8.179583567,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.00,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.41,
8.179583567,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.54,% Clocks,,,0.00,5.15,
8.179583567,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
8.179583567,S0-C5,Backend_Bound,46.62,% Slots,,,0.00,5.42,
8.179583567,S0-C5,Backend_Bound.Memory_Bound,35.08,% Slots,,,0.00,5.15,<==
8.179583567,S0-C5,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.15,
8.179583567,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
8.179583567,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
8.179583567,S0-C6,Frontend_Bound,36.98,% Slots,,,0.00,5.41,
8.179583567,S0-C6,Backend_Bound,18.97,% Slots,,,0.00,5.41,
8.179583567,S0-C6,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.16,<==
8.179583567,S0-C6,Backend_Bound.Memory_Bound,24.68,% Slots,,,0.00,5.15,
8.179583567,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.15,
8.179583567,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
8.179583567,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
8.179583567,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C7,Frontend_Bound,21.69,% Slots,,,0.00,5.41,
8.179583567,S0-C7,Backend_Bound,37.37,% Slots,,,0.00,5.41,
8.179583567,S0-C7,Retiring,29.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.179583567,S0-C7,Frontend_Bound.Frontend_Latency,16.96,% Slots,,rs_events.empty_end,0.00,5.17,
8.179583567,S0-C7,Backend_Bound.Memory_Bound,30.62,% Slots,,,0.00,5.15,<==
8.179583567,S0-C7,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.15,
8.179583567,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.15,
8.179583567,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
8.179583567,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.15,
8.179583567,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
8.179583567,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C0,Backend_Bound,53.04,% Slots,,,0.00,5.41,
8.179583567,S1-C0,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.15,<==
8.179583567,S1-C0,Backend_Bound.Core_Bound,23.85,% Slots,,,0.00,5.15,
8.179583567,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
8.179583567,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C1,Backend_Bound,66.01,% Slots,,,0.00,5.41,<==
8.179583567,S1-C1,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.179583567,S1-C1,Backend_Bound.Memory_Bound,33.74,% Slots,,,0.00,5.19,
8.179583567,S1-C1,Backend_Bound.Core_Bound,32.27,% Slots,,,0.00,5.19,
8.179583567,S1-C1,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.15,
8.179583567,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.49,% Clocks,,idq.ms_switches,0.00,5.15,
8.179583567,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
8.179583567,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
8.179583567,S1-C2,Backend_Bound,54.68,% Slots,,,0.00,5.41,
8.179583567,S1-C2,Retiring,22.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
8.179583567,S1-C2,Backend_Bound.Memory_Bound,55.68,% Slots,,,0.00,5.41,
8.179583567,S1-C2,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.16,
8.179583567,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.77,% Clocks,,idq.ms_switches,0.00,5.15,
8.179583567,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
8.179583567,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C3,Backend_Bound,47.68,% Slots,,,0.00,5.41,
8.179583567,S1-C3,Backend_Bound.Core_Bound,62.31,% Slots,,,0.00,5.41,
8.179583567,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.94,% Clocks,,,0.00,5.14,<==
8.179583567,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C4,Backend_Bound,55.57,% Slots,,,0.00,5.41,
8.179583567,S1-C4,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.41,
8.179583567,S1-C4,Backend_Bound.Core_Bound,25.00,% Slots,,,0.00,5.41,
8.179583567,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
8.179583567,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.99,% Clocks,,,0.00,5.14,
8.179583567,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C5,Backend_Bound,52.26,% Slots,,,0.00,5.41,
8.179583567,S1-C5,Backend_Bound.Memory_Bound,34.05,% Slots,,,0.00,5.41,
8.179583567,S1-C5,Backend_Bound.Core_Bound,18.22,% Slots,,,0.00,5.41,
8.179583567,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,16.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
8.179583567,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.38,% Clocks,,,0.00,5.14,
8.179583567,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C6,Backend_Bound,51.73,% Slots,,,0.00,5.41,<==
8.179583567,S1-C6,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
8.179583567,S1-C6,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.16,
8.179583567,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.22,% Clocks,,idq.ms_switches,0.00,5.15,
8.179583567,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C7,Backend_Bound,59.98,% Slots,,,0.00,5.41,
8.179583567,S1-C7,Retiring,28.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.179583567,S1-C7,Backend_Bound.Memory_Bound,82.53,% Slots,,,0.00,5.41,
8.179583567,S1-C7,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.15,
8.179583567,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.15,
8.179583567,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
8.179583567,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.78,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.29,
8.179583567,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
8.179583567,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
8.179583567,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,27.47,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.4,<==
8.179583567,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
8.179583567,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
8.179583567,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
8.179583567,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
8.179583567,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
9.710810736,S0-C0,Frontend_Bound,20.35,% Slots,,,0.00,5.22,
9.710810736,S0-C0,Backend_Bound,55.60,% Slots,,,0.00,5.22,
9.710810736,S0-C0,Retiring,21.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S0-C0,Frontend_Bound.Frontend_Latency,16.02,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S0-C0,Backend_Bound.Memory_Bound,43.84,% Slots,,,0.00,5.22,<==
9.710810736,S0-C0,Backend_Bound.Core_Bound,11.76,% Slots,,,0.00,5.22,
9.710810736,S0-C0,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.22,
9.710810736,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.710810736,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
9.710810736,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.710810736,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.59,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
9.710810736,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.26,% Clocks,,,0.00,5.22,
9.710810736,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C1,Frontend_Bound,26.31,% Slots,,,0.00,5.22,
9.710810736,S0-C1,Backend_Bound,49.96,% Slots,,,0.00,5.22,
9.710810736,S0-C1,Retiring,15.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S0-C1,Frontend_Bound.Frontend_Latency,30.27,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S0-C1,Backend_Bound.Memory_Bound,30.97,% Slots,,,0.00,5.22,<==
9.710810736,S0-C1,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.22,
9.710810736,S0-C1,Retiring.Microcode_Sequencer,4.90,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.23,
9.710810736,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.710810736,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.73,% Clocks,,idq.ms_switches,0.00,5.23,
9.710810736,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
9.710810736,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.64,% Clocks,,,0.00,5.22,
9.710810736,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C2,Backend_Bound,71.59,% Slots,,,0.00,5.22,
9.710810736,S0-C2,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
9.710810736,S0-C2,Backend_Bound.Memory_Bound,56.48,% Slots,,,0.00,5.22,
9.710810736,S0-C2,Backend_Bound.Core_Bound,15.11,% Slots,,,0.00,5.22,
9.710810736,S0-C2,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.23,
9.710810736,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.23,
9.710810736,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.710810736,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
9.710810736,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.710810736,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,31.30,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
9.710810736,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.38,% Clocks,,,0.00,5.21,
9.710810736,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S0-C3,Frontend_Bound,28.31,% Slots,,,0.00,5.22,
9.710810736,S0-C3,Backend_Bound,46.05,% Slots,,,0.00,5.22,
9.710810736,S0-C3,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S0-C3,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S0-C3,Backend_Bound.Memory_Bound,17.44,% Slots,,,0.00,5.22,
9.710810736,S0-C3,Backend_Bound.Core_Bound,28.61,% Slots,,,0.00,5.22,
9.710810736,S0-C3,Retiring.Microcode_Sequencer,4.99,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.30,% Clocks,,idq.ms_switches,0.00,5.23,
9.710810736,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.710810736,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.57,% Clocks,,,0.00,5.22,<==
9.710810736,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C4,Backend_Bound,67.83,% Slots,,,0.00,5.22,
9.710810736,S0-C4,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
9.710810736,S0-C4,Backend_Bound.Memory_Bound,30.72,% Slots,,,0.00,5.21,
9.710810736,S0-C4,Backend_Bound.Core_Bound,37.11,% Slots,,,0.00,5.21,
9.710810736,S0-C4,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.23,
9.710810736,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.93,% Clocks,,idq.ms_switches,0.00,5.23,
9.710810736,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.710810736,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.710810736,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,23.44,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,
9.710810736,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.88,% Clocks,,,0.00,5.22,<==
9.710810736,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C5,Frontend_Bound,28.65,% Slots,,,0.00,5.22,
9.710810736,S0-C5,Backend_Bound,50.02,% Slots,,,0.00,5.22,<==
9.710810736,S0-C5,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S0-C5,Frontend_Bound.Frontend_Latency,22.46,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.80,% Slots,,,0.00,5.22,
9.710810736,S0-C5,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.21,
9.710810736,S0-C5,Backend_Bound.Core_Bound,26.28,% Slots,,,0.00,5.21,
9.710810736,S0-C5,Retiring.Microcode_Sequencer,4.55,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.22,
9.710810736,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.710810736,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.88,% Core_Clocks,,,0.00,5.22,
9.710810736,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.99,% Core_Clocks,,,0.00,5.48,
9.710810736,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.710810736,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.21,% Clocks,,,0.00,5.22,
9.710810736,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S0-C6,Frontend_Bound,35.07,% Slots,,,0.00,5.22,
9.710810736,S0-C6,Backend_Bound,44.39,% Slots,,,0.00,5.22,
9.710810736,S0-C6,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S0-C6,Frontend_Bound.Frontend_Latency,30.90,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S0-C6,Backend_Bound.Memory_Bound,29.22,% Slots,,,0.00,5.22,
9.710810736,S0-C6,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,5.22,
9.710810736,S0-C6,Retiring.Microcode_Sequencer,4.51,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.95,% Clocks,,,0.00,5.23,
9.710810736,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.01,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.22,
9.710810736,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.710810736,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.66,% Clocks,,idq.ms_switches,0.00,5.23,
9.710810736,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
9.710810736,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.28,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.45,
9.710810736,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
9.710810736,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.89,% Clocks,,,0.00,5.22,
9.710810736,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C7,Frontend_Bound,22.79,% Slots,,,0.00,5.22,
9.710810736,S0-C7,Backend_Bound,53.02,% Slots,,,0.00,5.22,
9.710810736,S0-C7,Retiring,22.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
9.710810736,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.42,% Slots,,,0.00,5.22,
9.710810736,S0-C7,Backend_Bound.Memory_Bound,39.59,% Slots,,,0.00,5.21,
9.710810736,S0-C7,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.21,
9.710810736,S0-C7,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.23,
9.710810736,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.89,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.89,% Core_Clocks,,,0.00,5.49,
9.710810736,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
9.710810736,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
9.710810736,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.19,% Clocks,,,0.00,5.22,
9.710810736,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C0,Frontend_Bound,31.71,% Slots,,,0.00,5.22,
9.710810736,S1-C0,Backend_Bound,31.35,% Slots,,,0.00,5.22,
9.710810736,S1-C0,Retiring,32.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C0,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.16,% Slots,,,0.00,5.22,
9.710810736,S1-C0,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.22,
9.710810736,S1-C0,Backend_Bound.Core_Bound,13.12,% Slots,,,0.00,5.22,
9.710810736,S1-C0,Retiring.Microcode_Sequencer,3.03,% Slots,,idq.ms_uops,0.00,5.22,<==
9.710810736,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.22,
9.710810736,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
9.710810736,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.23,% Core_Clocks,,,0.00,5.22,
9.710810736,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C1,Frontend_Bound,34.50,% Slots,,,0.00,5.22,
9.710810736,S1-C1,Backend_Bound,38.76,% Slots,,,0.00,5.22,
9.710810736,S1-C1,Retiring,21.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C1,Frontend_Bound.Frontend_Latency,32.40,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.22,
9.710810736,S1-C1,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.22,
9.710810736,S1-C1,Backend_Bound.Core_Bound,26.91,% Slots,,,0.00,5.22,
9.710810736,S1-C1,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.80,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.34,% Core_Clocks,,,0.00,5.22,
9.710810736,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.97,% Core_Clocks,,,0.00,5.49,
9.710810736,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
9.710810736,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
9.710810736,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.31,% Clocks,,,0.00,5.22,<==
9.710810736,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S1-C2,Backend_Bound,61.09,% Slots,,,0.00,5.22,
9.710810736,S1-C2,Retiring,24.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C2,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.21,
9.710810736,S1-C2,Backend_Bound.Core_Bound,38.11,% Slots,,,0.00,5.21,<==
9.710810736,S1-C2,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
9.710810736,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C3,Backend_Bound,58.85,% Slots,,,0.00,5.22,
9.710810736,S1-C3,Retiring,22.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C3,Backend_Bound.Memory_Bound,34.71,% Slots,,,0.00,5.21,
9.710810736,S1-C3,Backend_Bound.Core_Bound,24.14,% Slots,,,0.00,5.21,
9.710810736,S1-C3,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.26,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
9.710810736,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.710810736,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,24.97,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
9.710810736,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.05,% Clocks,,,0.00,5.22,
9.710810736,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C4,Frontend_Bound,33.61,% Slots,,,0.00,5.22,
9.710810736,S1-C4,Backend_Bound,40.20,% Slots,,,0.00,5.22,
9.710810736,S1-C4,Retiring,26.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C4,Frontend_Bound.Frontend_Latency,45.17,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S1-C4,Backend_Bound.Core_Bound,32.61,% Slots,,,0.00,5.21,<==
9.710810736,S1-C4,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.89,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C5,Frontend_Bound,35.92,% Slots,,,0.00,5.22,
9.710810736,S1-C5,Backend_Bound,38.35,% Slots,,,0.00,5.22,
9.710810736,S1-C5,Retiring,20.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C5,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,0.00,5.22,
9.710810736,S1-C5,Backend_Bound.Core_Bound,29.89,% Slots,,,0.00,5.21,<==
9.710810736,S1-C5,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.31,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C6,Backend_Bound,58.08,% Slots,,,0.00,5.22,<==
9.710810736,S1-C6,Retiring,27.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C6,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.22,
9.710810736,S1-C6,Backend_Bound.Core_Bound,30.78,% Slots,,,0.00,5.22,
9.710810736,S1-C6,Retiring.Microcode_Sequencer,8.35,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
9.710810736,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.95,% Clocks,,,0.00,5.22,
9.710810736,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
9.710810736,S1-C7,Backend_Bound,63.08,% Slots,,,0.00,5.22,
9.710810736,S1-C7,Retiring,23.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
9.710810736,S1-C7,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.22,
9.710810736,S1-C7,Backend_Bound.Core_Bound,37.16,% Slots,,,0.00,5.22,<==
9.710810736,S1-C7,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.22,
9.710810736,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.52,% Clocks,,idq.ms_switches,0.00,5.22,
9.710810736,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
9.710810736,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
9.710810736,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
9.710810736,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
9.710810736,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
9.710810736,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
9.710810736,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
9.710810736,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
11.201751613,S0-C0,Backend_Bound,51.85,% Slots,,,0.00,5.11,
11.201751613,S0-C0,Backend_Bound.Memory_Bound,59.57,% Slots,,,0.00,5.11,
11.201751613,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
11.201751613,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C1,Backend_Bound,68.51,% Slots,,,0.00,5.11,
11.201751613,S0-C1,Retiring,22.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S0-C1,Backend_Bound.Memory_Bound,48.63,% Slots,,,0.00,5.1,
11.201751613,S0-C1,Backend_Bound.Core_Bound,19.88,% Slots,,,0.00,5.1,
11.201751613,S0-C1,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
11.201751613,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
11.201751613,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C2,Frontend_Bound,23.44,% Slots,,,0.00,5.11,
11.201751613,S0-C2,Backend_Bound,58.64,% Slots,,,0.00,5.11,
11.201751613,S0-C2,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S0-C2,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.1,
11.201751613,S0-C2,Backend_Bound.Memory_Bound,39.18,% Slots,,,0.00,5.1,
11.201751613,S0-C2,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.1,
11.201751613,S0-C2,Retiring.Microcode_Sequencer,4.62,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.37,
11.201751613,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
11.201751613,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
11.201751613,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
11.201751613,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.83,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
11.201751613,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.41,% Clocks,,,0.00,5.1,
11.201751613,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S0-C3,Frontend_Bound,35.87,% Slots,,,0.00,5.11,
11.201751613,S0-C3,Backend_Bound,27.77,% Slots,,,0.00,5.11,
11.201751613,S0-C3,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
11.201751613,S0-C3,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.1,<==
11.201751613,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.11,
11.201751613,S0-C3,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.1,
11.201751613,S0-C3,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.1,
11.201751613,S0-C3,Retiring.Microcode_Sequencer,4.94,% Slots,,idq.ms_uops,0.00,5.38,
11.201751613,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.37,
11.201751613,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
11.201751613,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.52,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
11.201751613,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
11.201751613,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C4,Backend_Bound,56.46,% Slots,,,0.00,5.11,
11.201751613,S0-C4,Retiring,23.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S0-C4,Backend_Bound.Memory_Bound,36.97,% Slots,,,0.00,5.1,
11.201751613,S0-C4,Backend_Bound.Core_Bound,19.49,% Slots,,,0.00,5.1,
11.201751613,S0-C4,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.38,
11.201751613,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
11.201751613,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
11.201751613,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,25.80,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
11.201751613,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.05,% Clocks,,,0.00,5.1,
11.201751613,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S0-C5,Backend_Bound,59.07,% Slots,,,0.00,5.11,
11.201751613,S0-C5,Retiring,23.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S0-C5,Backend_Bound.Memory_Bound,38.92,% Slots,,,0.00,5.1,
11.201751613,S0-C5,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.1,
11.201751613,S0-C5,Retiring.Microcode_Sequencer,6.14,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
11.201751613,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
11.201751613,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
11.201751613,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,28.84,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
11.201751613,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C6,Frontend_Bound,30.23,% Slots,,,0.00,5.11,
11.201751613,S0-C6,Backend_Bound,48.20,% Slots,,,0.00,5.11,
11.201751613,S0-C6,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
11.201751613,S0-C6,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.1,
11.201751613,S0-C6,Frontend_Bound.Frontend_Bandwidth,32.28,% Slots,,,0.00,5.11,
11.201751613,S0-C6,Backend_Bound.Memory_Bound,29.78,% Slots,,,0.00,5.1,
11.201751613,S0-C6,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.1,
11.201751613,S0-C6,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.38,
11.201751613,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.88,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.58,% Core_Clocks,,,0.00,5.1,
11.201751613,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
11.201751613,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
11.201751613,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.98,% Slots,,,0.00,5.11,
11.201751613,S0-C7,Backend_Bound.Memory_Bound,47.36,% Slots,,,0.00,5.1,<==
11.201751613,S0-C7,Backend_Bound.Core_Bound,11.61,% Slots,,,0.00,5.1,
11.201751613,S0-C7,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S0-C7,Backend_Bound,58.97,% Slots,,,0.00,5.11,
11.201751613,S0-C7,Retiring,22.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.91,% Core_Clocks,,,0.00,5.1,
11.201751613,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
11.201751613,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
11.201751613,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.87,% Clocks,,,0.00,5.1,
11.201751613,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S1-C0,Backend_Bound,45.88,% Slots,,,0.00,5.1,
11.201751613,S1-C0,Retiring,24.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S1-C0,Backend_Bound.Memory_Bound,35.23,% Slots,,,0.00,5.1,
11.201751613,S1-C0,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.1,
11.201751613,S1-C0,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
11.201751613,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.14,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.75,
11.201751613,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
11.201751613,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
11.201751613,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C1,Frontend_Bound,25.34,% Slots,,,0.00,5.11,
11.201751613,S1-C1,Backend_Bound,56.36,% Slots,,,0.00,5.11,
11.201751613,S1-C1,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
11.201751613,S1-C1,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.1,
11.201751613,S1-C1,Backend_Bound.Memory_Bound,40.31,% Slots,,,0.00,5.1,
11.201751613,S1-C1,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.1,
11.201751613,S1-C1,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.38,
11.201751613,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.37,
11.201751613,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
11.201751613,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
11.201751613,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
11.201751613,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.35,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
11.201751613,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
11.201751613,S1-C2,Frontend_Bound,25.33,% Slots,,,0.00,5.1,
11.201751613,S1-C2,Backend_Bound,33.14,% Slots,,,0.00,5.1,<==
11.201751613,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.1,
11.201751613,S1-C2,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.1,
11.201751613,S1-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.1,
11.201751613,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.15,% Core_Clocks,,,0.00,5.1,
11.201751613,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
11.201751613,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C3,Frontend_Bound,21.65,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.11,
11.201751613,S1-C3,Backend_Bound,39.46,% Slots,,,0.00,5.11,
11.201751613,S1-C3,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S1-C3,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.11,
11.201751613,S1-C3,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.11,
11.201751613,S1-C3,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.38,
11.201751613,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
11.201751613,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
11.201751613,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C4,Frontend_Bound,20.63,% Slots,,,0.00,5.11,
11.201751613,S1-C4,Backend_Bound,60.30,% Slots,,,0.00,5.11,
11.201751613,S1-C4,Retiring,24.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S1-C4,Backend_Bound.Memory_Bound,35.26,% Slots,,,0.00,5.11,
11.201751613,S1-C4,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.11,
11.201751613,S1-C4,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.79,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
11.201751613,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
11.201751613,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,27.12,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
11.201751613,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C5,Frontend_Bound,20.40,% Slots,,,0.00,5.11,
11.201751613,S1-C5,Backend_Bound,52.32,% Slots,,,0.00,5.11,
11.201751613,S1-C5,Retiring,25.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S1-C5,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.1,
11.201751613,S1-C5,Backend_Bound.Core_Bound,28.76,% Slots,,,0.00,5.1,<==
11.201751613,S1-C5,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.94,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
11.201751613,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C6,Frontend_Bound,20.20,% Slots,,,0.00,5.1,
11.201751613,S1-C6,Backend_Bound,43.23,% Slots,,,0.00,5.1,
11.201751613,S1-C6,Retiring,22.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S1-C6,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.1,
11.201751613,S1-C6,Backend_Bound.Memory_Bound,26.00,% Slots,,,0.00,5.1,
11.201751613,S1-C6,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.1,
11.201751613,S1-C6,Retiring.Microcode_Sequencer,4.99,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.37,
11.201751613,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
11.201751613,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
11.201751613,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
11.201751613,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C7,Frontend_Bound,26.13,% Slots,,,0.00,5.1,
11.201751613,S1-C7,Backend_Bound,46.43,% Slots,,,0.00,5.1,
11.201751613,S1-C7,Retiring,23.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
11.201751613,S1-C7,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.1,
11.201751613,S1-C7,Backend_Bound.Core_Bound,29.21,% Slots,,,0.00,5.1,<==
11.201751613,S1-C7,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.37,
11.201751613,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.23,% Clocks,,idq.ms_switches,0.00,5.37,
11.201751613,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
11.201751613,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
11.201751613,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
11.201751613,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
11.201751613,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C0,Frontend_Bound,22.03,% Slots,,,0.00,5.35,
12.694385438,S0-C0,Backend_Bound,48.11,% Slots,,,0.00,5.35,<==
12.694385438,S0-C0,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
12.694385438,S0-C0,Frontend_Bound.Frontend_Latency,16.84,% Slots,,rs_events.empty_end,0.00,5.35,
12.694385438,S0-C0,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.36,
12.694385438,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.09,
12.694385438,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.694385438,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.77,% Clocks,,idq.ms_switches,0.00,5.09,
12.694385438,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C1,Backend_Bound,56.38,% Slots,,,0.00,5.36,
12.694385438,S0-C1,Retiring,24.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
12.694385438,S0-C1,Backend_Bound.Memory_Bound,49.94,% Slots,,,0.00,5.09,
12.694385438,S0-C1,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.36,
12.694385438,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.09,
12.694385438,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
12.694385438,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.13,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.18,
12.694385438,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,30.13,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
12.694385438,S0-C2,Frontend_Bound,22.73,% Slots,,,0.00,5.36,
12.694385438,S0-C2,Backend_Bound,49.62,% Slots,,,0.00,5.36,
12.694385438,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.36,
12.694385438,S0-C2,Backend_Bound.Memory_Bound,40.28,% Slots,,,0.00,5.09,
12.694385438,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.32,% Core_Clocks,,,0.00,5.36,
12.694385438,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.89,% Core_Clocks,,,0.00,5.35,
12.694385438,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
12.694385438,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.30,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.18,
12.694385438,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,30.00,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C3,Backend_Bound,56.06,% Slots,,,0.00,5.36,
12.694385438,S0-C3,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
12.694385438,S0-C3,Backend_Bound.Memory_Bound,52.82,% Slots,,,0.00,5.09,
12.694385438,S0-C3,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.36,
12.694385438,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.09,
12.694385438,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C4,Frontend_Bound,22.59,% Slots,,,0.00,5.35,
12.694385438,S0-C4,Backend_Bound,46.13,% Slots,,,0.00,5.35,
12.694385438,S0-C4,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
12.694385438,S0-C4,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.35,
12.694385438,S0-C4,Backend_Bound.Memory_Bound,45.48,% Slots,,,0.00,5.09,<==
12.694385438,S0-C4,Retiring.Microcode_Sequencer,4.54,% Slots,,idq.ms_uops,0.00,5.36,
12.694385438,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.09,
12.694385438,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.694385438,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.91,% Clocks,,idq.ms_switches,0.00,5.09,
12.694385438,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
12.694385438,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C5,Backend_Bound,48.74,% Slots,,,0.00,5.36,
12.694385438,S0-C5,Backend_Bound.Memory_Bound,41.63,% Slots,,,0.00,5.09,
12.694385438,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,<==
12.694385438,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C6,Backend_Bound,64.44,% Slots,,,0.00,5.35,
12.694385438,S0-C6,Retiring,22.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
12.694385438,S0-C6,Backend_Bound.Memory_Bound,52.55,% Slots,,,0.00,5.09,
12.694385438,S0-C6,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.09,
12.694385438,S0-C6,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.36,
12.694385438,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.64,% Clocks,,idq.ms_switches,0.00,5.09,
12.694385438,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.67,% Clocks,,,0.00,5.36,
12.694385438,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C7,Backend_Bound,52.78,% Slots,,,0.00,5.35,
12.694385438,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
12.694385438,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C0,Backend_Bound,58.60,% Slots,,,0.00,5.35,
12.694385438,S1-C0,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.694385438,S1-C0,Backend_Bound.Memory_Bound,32.22,% Slots,,,0.00,5.09,<==
12.694385438,S1-C0,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.09,
12.694385438,S1-C0,Retiring.Microcode_Sequencer,5.96,% Slots,,idq.ms_uops,0.00,5.35,
12.694385438,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.32,
12.694385438,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.21,% Clocks,,,0.00,5.36,
12.694385438,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C1,Frontend_Bound,36.06,% Slots,,,0.00,5.35,
12.694385438,S1-C1,Backend_Bound,34.51,% Slots,,,0.00,5.35,
12.694385438,S1-C1,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.694385438,S1-C1,Frontend_Bound.Frontend_Latency,33.03,% Slots,,rs_events.empty_end,0.00,5.35,
12.694385438,S1-C1,Backend_Bound.Memory_Bound,34.34,% Slots,,,0.00,5.09,
12.694385438,S1-C1,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.35,
12.694385438,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.34,
12.694385438,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
12.694385438,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.32,<==
12.694385438,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C2,Frontend_Bound,28.72,% Slots,,,0.00,5.35,
12.694385438,S1-C2,Backend_Bound,49.25,% Slots,,,0.00,5.35,
12.694385438,S1-C2,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.694385438,S1-C2,Frontend_Bound.Frontend_Latency,32.07,% Slots,,rs_events.empty_end,0.00,5.35,
12.694385438,S1-C2,Retiring.Microcode_Sequencer,5.40,% Slots,,idq.ms_uops,0.00,5.35,
12.694385438,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.34,
12.694385438,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
12.694385438,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.32,
12.694385438,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C3,Backend_Bound,61.14,% Slots,,,0.00,5.35,
12.694385438,S1-C3,Backend_Bound.Memory_Bound,50.40,% Slots,,,0.00,5.09,
12.694385438,S1-C3,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.09,
12.694385438,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,27.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.63,% Clocks,,,0.00,5.36,
12.694385438,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C4,Frontend_Bound,28.27,% Slots,,,0.00,5.36,
12.694385438,S1-C4,Backend_Bound,26.08,% Slots,,,0.00,5.36,
12.694385438,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.36,
12.694385438,S1-C4,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.09,
12.694385438,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.98,% Core_Clocks,,,0.00,5.36,<==
12.694385438,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C5,Frontend_Bound,33.66,% Slots,,,0.00,5.35,
12.694385438,S1-C5,Backend_Bound,46.64,% Slots,,,0.00,5.35,
12.694385438,S1-C5,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.694385438,S1-C5,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.35,
12.694385438,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.35,
12.694385438,S1-C5,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.09,
12.694385438,S1-C5,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.09,
12.694385438,S1-C5,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.35,
12.694385438,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.34,
12.694385438,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
12.694385438,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.58,% Clocks,,idq.ms_switches,0.00,5.32,
12.694385438,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.12,% Core_Clocks,,,0.00,5.36,
12.694385438,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.92,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.17,
12.694385438,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
12.694385438,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,31.82,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C6,Backend_Bound,62.75,% Slots,,,0.00,5.36,
12.694385438,S1-C6,Retiring,23.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.694385438,S1-C6,Backend_Bound.Memory_Bound,40.75,% Slots,,,0.00,5.09,
12.694385438,S1-C6,Backend_Bound.Core_Bound,22.00,% Slots,,,0.00,5.09,
12.694385438,S1-C6,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.35,
12.694385438,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,0.00,5.33,
12.694385438,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
12.694385438,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
12.694385438,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.25,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.09,<==
12.694385438,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.69,% Clocks,,,0.00,5.36,
12.694385438,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.35,
12.694385438,S1-C7,Backend_Bound.Memory_Bound,39.82,% Slots,,,0.00,5.09,
12.694385438,S1-C7,Backend_Bound,47.26,% Slots,,,0.00,5.35,
12.694385438,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.92,% Core_Clocks,,,0.00,5.36,
12.694385438,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.76,% Core_Clocks,,,0.00,5.36,
12.694385438,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
12.694385438,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
12.694385438,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
14.202755819,S0-C0,Backend_Bound,60.53,% Slots,,,0.00,5.25,
14.202755819,S0-C0,Retiring,24.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C0,Backend_Bound.Memory_Bound,35.48,% Slots,,,0.00,5.25,<==
14.202755819,S0-C0,Backend_Bound.Core_Bound,25.05,% Slots,,,0.00,5.25,
14.202755819,S0-C0,Retiring.Microcode_Sequencer,6.83,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.47,% Clocks,,idq.ms_switches,0.00,5.32,
14.202755819,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.202755819,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
14.202755819,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C1,Backend_Bound,56.48,% Slots,,,0.00,5.25,
14.202755819,S0-C1,Retiring,25.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C1,Backend_Bound.Memory_Bound,37.76,% Slots,,,0.00,5.25,
14.202755819,S0-C1,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.25,
14.202755819,S0-C1,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.64,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
14.202755819,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.74,% Clocks,,,0.00,5.16,
14.202755819,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C2,Backend_Bound,53.13,% Slots,,,0.00,5.25,<==
14.202755819,S0-C2,Retiring,26.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C2,Backend_Bound.Memory_Bound,24.29,% Slots,,,0.00,5.25,
14.202755819,S0-C2,Backend_Bound.Core_Bound,28.84,% Slots,,,0.00,5.25,
14.202755819,S0-C2,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
14.202755819,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C3,Backend_Bound,59.08,% Slots,,,0.00,5.26,
14.202755819,S0-C3,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C3,Backend_Bound.Memory_Bound,42.14,% Slots,,,0.00,5.26,
14.202755819,S0-C3,Backend_Bound.Core_Bound,16.94,% Slots,,,0.00,5.26,
14.202755819,S0-C3,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.202755819,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.202755819,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
14.202755819,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.31,% Clocks,,,0.00,5.12,
14.202755819,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C4,Frontend_Bound,23.24,% Slots,,,0.00,5.25,
14.202755819,S0-C4,Backend_Bound,55.28,% Slots,,,0.00,5.25,
14.202755819,S0-C4,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C4,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.25,
14.202755819,S0-C4,Backend_Bound.Memory_Bound,34.93,% Slots,,,0.00,5.25,
14.202755819,S0-C4,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.25,
14.202755819,S0-C4,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
14.202755819,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
14.202755819,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
14.202755819,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C5,Backend_Bound,61.99,% Slots,,,0.00,5.32,
14.202755819,S0-C5,Retiring,24.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C5,Backend_Bound.Memory_Bound,33.95,% Slots,,,0.00,5.31,
14.202755819,S0-C5,Backend_Bound.Core_Bound,28.04,% Slots,,,0.00,5.31,
14.202755819,S0-C5,Retiring.Microcode_Sequencer,6.62,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.64,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
14.202755819,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C6,Backend_Bound,57.96,% Slots,,,0.00,5.32,
14.202755819,S0-C6,Retiring,29.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C6,Backend_Bound.Memory_Bound,23.43,% Slots,,,0.00,5.3,
14.202755819,S0-C6,Backend_Bound.Core_Bound,34.53,% Slots,,,0.00,5.3,
14.202755819,S0-C6,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.10,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
14.202755819,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.82,% Clocks,,,0.00,5.12,<==
14.202755819,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C7,Frontend_Bound,22.13,% Slots,,,0.00,5.31,
14.202755819,S0-C7,Backend_Bound,45.12,% Slots,,,0.00,5.31,
14.202755819,S0-C7,Retiring,32.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S0-C7,Frontend_Bound.Frontend_Latency,16.37,% Slots,,rs_events.empty_end,0.00,5.31,
14.202755819,S0-C7,Backend_Bound.Memory_Bound,19.14,% Slots,,,0.00,5.31,
14.202755819,S0-C7,Backend_Bound.Core_Bound,25.98,% Slots,,,0.00,5.31,<==
14.202755819,S0-C7,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
14.202755819,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.94,% Clocks,,idq.ms_switches,0.00,5.31,
14.202755819,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
14.202755819,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
14.202755819,S1-C0,Frontend_Bound,22.28,% Slots,,,0.00,5.31,
14.202755819,S1-C0,Backend_Bound,56.08,% Slots,,,0.00,5.31,
14.202755819,S1-C0,Retiring,21.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C0,Backend_Bound.Memory_Bound,31.05,% Slots,,,0.00,5.31,
14.202755819,S1-C0,Backend_Bound.Core_Bound,25.03,% Slots,,,0.00,5.31,
14.202755819,S1-C0,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.10,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
14.202755819,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C1,Backend_Bound,55.48,% Slots,,,0.00,5.31,
14.202755819,S1-C1,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C1,Backend_Bound.Memory_Bound,31.72,% Slots,,,0.00,5.31,
14.202755819,S1-C1,Backend_Bound.Core_Bound,23.76,% Slots,,,0.00,5.31,
14.202755819,S1-C1,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
14.202755819,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C2,Backend_Bound,64.80,% Slots,,,0.00,5.31,<==
14.202755819,S1-C2,Retiring,23.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C2,Backend_Bound.Memory_Bound,34.86,% Slots,,,0.00,5.3,
14.202755819,S1-C2,Backend_Bound.Core_Bound,29.95,% Slots,,,0.00,5.3,
14.202755819,S1-C2,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
14.202755819,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
14.202755819,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.18,
14.202755819,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C3,Backend_Bound,62.94,% Slots,,,0.00,5.31,<==
14.202755819,S1-C3,Retiring,22.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C3,Backend_Bound.Memory_Bound,32.05,% Slots,,,0.00,5.31,
14.202755819,S1-C3,Backend_Bound.Core_Bound,30.89,% Slots,,,0.00,5.31,
14.202755819,S1-C3,Retiring.Microcode_Sequencer,5.70,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.72,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
14.202755819,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
14.202755819,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C4,Frontend_Bound,32.00,% Slots,,,0.00,5.31,<==
14.202755819,S1-C4,Backend_Bound,22.17,% Slots,,,0.00,5.31,
14.202755819,S1-C4,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.31,
14.202755819,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.00,% Slots,,,0.00,5.31,
14.202755819,S1-C4,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.31,
14.202755819,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.05,
14.202755819,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.202755819,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.04,% Core_Clocks,,,0.00,5.31,
14.202755819,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C5,Backend_Bound,59.20,% Slots,,,0.00,5.31,
14.202755819,S1-C5,Retiring,23.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C5,Backend_Bound.Memory_Bound,58.46,% Slots,,,0.00,5.31,
14.202755819,S1-C5,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.202755819,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.05,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.62,
14.202755819,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
14.202755819,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,<==
14.202755819,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.22,% Slots,,,0.00,5.31,
14.202755819,S1-C6,Backend_Bound.Memory_Bound,49.59,% Slots,,,0.00,5.31,<==
14.202755819,S1-C6,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C6,Backend_Bound,57.76,% Slots,,,0.00,5.31,
14.202755819,S1-C6,Retiring,24.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
14.202755819,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
14.202755819,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C7,Frontend_Bound,21.49,% Slots,,,0.00,5.31,
14.202755819,S1-C7,Backend_Bound,60.21,% Slots,,,0.00,5.31,
14.202755819,S1-C7,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
14.202755819,S1-C7,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.31,
14.202755819,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.94,% Slots,,,0.00,5.31,
14.202755819,S1-C7,Backend_Bound.Memory_Bound,40.76,% Slots,,,0.00,5.31,
14.202755819,S1-C7,Backend_Bound.Core_Bound,19.45,% Slots,,,0.00,5.31,
14.202755819,S1-C7,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.05,
14.202755819,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.05,
14.202755819,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
14.202755819,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.74,% Clocks,,idq.ms_switches,0.00,5.05,
14.202755819,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.25,% Core_Clocks,,,0.00,5.32,
14.202755819,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
14.202755819,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
14.202755819,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
14.202755819,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
14.202755819,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
15.622437278,S0-C0,Backend_Bound,56.59,% Slots,,,0.00,5.1,
15.622437278,S0-C0,Retiring,20.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C0,Backend_Bound.Memory_Bound,36.15,% Slots,,,0.00,5.06,
15.622437278,S0-C0,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,5.06,
15.622437278,S0-C0,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.63,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.61,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.622437278,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.43,% Clocks,,,0.00,5.06,
15.622437278,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C1,Frontend_Bound,31.95,% Slots,,,0.00,5.12,
15.622437278,S0-C1,Backend_Bound,49.79,% Slots,,,0.00,5.11,
15.622437278,S0-C1,Retiring,20.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C1,Frontend_Bound.Frontend_Latency,28.91,% Slots,,rs_events.empty_end,0.00,5.06,
15.622437278,S0-C1,Backend_Bound.Memory_Bound,33.03,% Slots,,,0.00,5.06,
15.622437278,S0-C1,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.06,
15.622437278,S0-C1,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.39,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.622437278,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,<==
15.622437278,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C2,Backend_Bound,60.28,% Slots,,,0.00,5.1,<==
15.622437278,S0-C2,Retiring,20.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C2,Backend_Bound.Memory_Bound,29.36,% Slots,,,0.00,5.06,
15.622437278,S0-C2,Backend_Bound.Core_Bound,30.92,% Slots,,,0.00,5.06,
15.622437278,S0-C2,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.54,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,
15.622437278,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C3,Frontend_Bound,32.44,% Slots,,,0.00,5.11,
15.622437278,S0-C3,Backend_Bound,47.01,% Slots,,,0.00,5.1,
15.622437278,S0-C3,Retiring,20.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C3,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.06,
15.622437278,S0-C3,Backend_Bound.Memory_Bound,38.49,% Slots,,,0.00,5.06,<==
15.622437278,S0-C3,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.13,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C4,Backend_Bound,56.48,% Slots,,,0.00,5.1,
15.622437278,S0-C4,Retiring,21.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C4,Backend_Bound.Memory_Bound,39.35,% Slots,,,0.00,5.06,
15.622437278,S0-C4,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.06,
15.622437278,S0-C4,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.622437278,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.622437278,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.17,% Clocks,,,0.00,5.07,
15.622437278,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
15.622437278,S0-C5,Frontend_Bound,35.91,% Slots,,,0.00,5.16,
15.622437278,S0-C5,Backend_Bound,42.99,% Slots,,,0.00,5.16,
15.622437278,S0-C5,Retiring,21.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C5,Frontend_Bound.Frontend_Latency,51.80,% Slots,,rs_events.empty_end,0.00,5.05,
15.622437278,S0-C5,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.03,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,20.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.622437278,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,31.03,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.622437278,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C6,Backend_Bound,58.19,% Slots,,,0.00,5.16,
15.622437278,S0-C6,Retiring,24.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C6,Backend_Bound.Memory_Bound,36.93,% Slots,,,0.00,5.06,
15.622437278,S0-C6,Backend_Bound.Core_Bound,21.26,% Slots,,,0.00,5.06,
15.622437278,S0-C6,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.53,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.622437278,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,26.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.622437278,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C7,Backend_Bound,59.45,% Slots,,,0.00,5.16,
15.622437278,S0-C7,Retiring,24.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S0-C7,Backend_Bound.Memory_Bound,53.66,% Slots,,,0.00,5.06,
15.622437278,S0-C7,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.51,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,27.15,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.622437278,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C0,Frontend_Bound,29.53,% Slots,,,0.00,5.17,
15.622437278,S1-C0,Backend_Bound,56.20,% Slots,,,0.00,5.17,
15.622437278,S1-C0,Retiring,13.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C0,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.05,
15.622437278,S1-C0,Backend_Bound.Memory_Bound,43.02,% Slots,,,0.00,5.05,<==
15.622437278,S1-C0,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.05,
15.622437278,S1-C0,Retiring.Microcode_Sequencer,4.47,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.33,
15.622437278,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.43,% Clocks,,idq.ms_switches,0.00,5.33,
15.622437278,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.622437278,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,
15.622437278,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C1,Backend_Bound,60.08,% Slots,,,0.00,5.16,<==
15.622437278,S1-C1,Retiring,23.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C1,Backend_Bound.Memory_Bound,27.82,% Slots,,,0.00,5.06,
15.622437278,S1-C1,Backend_Bound.Core_Bound,32.26,% Slots,,,0.00,5.06,
15.622437278,S1-C1,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.33,
15.622437278,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.70,% Clocks,,,0.00,5.06,
15.622437278,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C2,Frontend_Bound,30.59,% Slots,,,0.00,5.16,
15.622437278,S1-C2,Backend_Bound,42.69,% Slots,,,0.00,5.16,
15.622437278,S1-C2,Retiring,25.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C2,Frontend_Bound.Frontend_Latency,36.62,% Slots,,rs_events.empty_end,0.00,5.06,
15.622437278,S1-C2,Backend_Bound.Memory_Bound,14.63,% Slots,,,0.00,5.06,
15.622437278,S1-C2,Backend_Bound.Core_Bound,28.05,% Slots,,,0.00,5.06,<==
15.622437278,S1-C2,Retiring.Microcode_Sequencer,7.68,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C3,Frontend_Bound,23.85,% Slots,,,0.00,5.17,
15.622437278,S1-C3,Backend_Bound,57.00,% Slots,,,0.00,5.17,
15.622437278,S1-C3,Retiring,23.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C3,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,5.06,
15.622437278,S1-C3,Backend_Bound.Memory_Bound,21.33,% Slots,,,0.00,5.06,
15.622437278,S1-C3,Backend_Bound.Core_Bound,35.67,% Slots,,,0.00,5.06,<==
15.622437278,S1-C3,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.33,
15.622437278,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
15.622437278,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.20,% Slots,,,0.00,5.06,
15.622437278,S1-C4,Backend_Bound.Memory_Bound,32.00,% Slots,,,0.00,5.06,
15.622437278,S1-C4,Backend_Bound.Core_Bound,23.97,% Slots,,,0.00,5.06,
15.622437278,S1-C4,Retiring.Microcode_Sequencer,6.27,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C4,Backend_Bound,55.97,% Slots,,,0.00,5.17,
15.622437278,S1-C4,Retiring,23.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.18,% Clocks,,idq.ms_switches,0.00,5.33,
15.622437278,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
15.622437278,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C5,Frontend_Bound,27.03,% Slots,,,0.00,5.17,
15.622437278,S1-C5,Backend_Bound,49.39,% Slots,,,0.00,5.17,
15.622437278,S1-C5,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C5,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.06,
15.622437278,S1-C5,Backend_Bound.Memory_Bound,28.31,% Slots,,,0.00,5.06,
15.622437278,S1-C5,Backend_Bound.Core_Bound,21.08,% Slots,,,0.00,5.06,
15.622437278,S1-C5,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
15.622437278,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
15.622437278,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,29.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
15.622437278,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C6,Frontend_Bound,33.75,% Slots,,,0.00,5.17,
15.622437278,S1-C6,Backend_Bound,20.49,% Slots,,,0.00,5.17,
15.622437278,S1-C6,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.06,<==
15.622437278,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.06,
15.622437278,S1-C6,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.06,
15.622437278,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.34,
15.622437278,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
15.622437278,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.36,% Core_Clocks,,,0.00,5.35,
15.622437278,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C7,Frontend_Bound,27.51,% Slots,,,0.00,5.17,
15.622437278,S1-C7,Backend_Bound,49.97,% Slots,,,0.00,5.17,
15.622437278,S1-C7,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
15.622437278,S1-C7,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.06,
15.622437278,S1-C7,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.06,
15.622437278,S1-C7,Backend_Bound.Core_Bound,35.50,% Slots,,,0.00,5.06,<==
15.622437278,S1-C7,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.34,
15.622437278,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.63,% Clocks,,idq.ms_switches,0.00,5.34,
15.622437278,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
15.622437278,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
15.622437278,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
15.622437278,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.622437278,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
16.712637875,S0-C0,Backend_Bound,69.10,% Slots,,,0.00,5.27,<==
16.712637875,S0-C0,Retiring,24.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S0-C0,Backend_Bound.Memory_Bound,35.48,% Slots,,,0.00,5.13,
16.712637875,S0-C0,Backend_Bound.Core_Bound,33.62,% Slots,,,0.00,5.13,
16.712637875,S0-C0,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
16.712637875,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
16.712637875,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,23.46,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,
16.712637875,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.47,% Clocks,,,0.00,5.49,
16.712637875,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
16.712637875,S0-C1,Frontend_Bound,21.91,% Slots,,,0.00,5.31,
16.712637875,S0-C1,Backend_Bound,52.42,% Slots,,,0.00,5.27,
16.712637875,S0-C1,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S0-C1,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.35,
16.712637875,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.21,
16.712637875,S0-C1,Backend_Bound.Memory_Bound,42.86,% Slots,,,0.00,5.13,<==
16.712637875,S0-C1,Retiring.Microcode_Sequencer,4.50,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.13,
16.712637875,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
16.712637875,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.10,% Core_Clocks,,,0.00,5.13,
16.712637875,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.09,% Core_Clocks,,,0.00,5.5,
16.712637875,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
16.712637875,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
16.712637875,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C2,Frontend_Bound,25.00,% Slots,,,0.00,5.31,
16.712637875,S0-C2,Backend_Bound,40.18,% Slots,,,0.00,5.27,
16.712637875,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.21,
16.712637875,S0-C2,Backend_Bound.Memory_Bound,59.33,% Slots,,,0.00,5.13,
16.712637875,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.47,% Core_Clocks,,,0.00,5.49,
16.712637875,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
16.712637875,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
16.712637875,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C3,Backend_Bound,60.87,% Slots,,,0.00,5.27,
16.712637875,S0-C3,Retiring,22.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S0-C3,Backend_Bound.Memory_Bound,82.23,% Slots,,,0.00,5.14,
16.712637875,S0-C3,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.22,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
16.712637875,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
16.712637875,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C4,Backend_Bound,66.58,% Slots,,,0.00,5.27,
16.712637875,S0-C4,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S0-C4,Backend_Bound.Memory_Bound,23.52,% Slots,,,0.00,5.13,
16.712637875,S0-C4,Backend_Bound.Core_Bound,43.07,% Slots,,,0.00,5.13,
16.712637875,S0-C4,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.14,
16.712637875,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
16.712637875,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.87,% Clocks,,,0.00,5.5,<==
16.712637875,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C5,Backend_Bound,68.67,% Slots,,,0.00,5.26,
16.712637875,S0-C5,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S0-C5,Backend_Bound.Memory_Bound,58.12,% Slots,,,0.00,5.14,
16.712637875,S0-C5,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.14,
16.712637875,S0-C5,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.14,
16.712637875,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
16.712637875,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.33,% Clocks,,,0.00,5.49,
16.712637875,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C6,Frontend_Bound,21.63,% Slots,,,0.00,5.3,
16.712637875,S0-C6,Backend_Bound,57.47,% Slots,,,0.00,5.27,
16.712637875,S0-C6,Backend_Bound.Memory_Bound,53.61,% Slots,,,0.00,5.14,
16.712637875,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
16.712637875,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
16.712637875,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
16.712637875,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,33.66,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.14,<==
16.712637875,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C7,Backend_Bound,73.83,% Slots,,,0.00,5.26,
16.712637875,S0-C7,Backend_Bound.Memory_Bound,54.94,% Slots,,,0.00,5.13,
16.712637875,S0-C7,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.13,
16.712637875,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,25.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
16.712637875,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
16.712637875,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
16.712637875,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,36.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
16.712637875,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.42,% Clocks,,,0.00,5.5,
16.712637875,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C0,Backend_Bound,57.75,% Slots,,,0.00,5.26,
16.712637875,S1-C0,Backend_Bound.Memory_Bound,34.30,% Slots,,,0.00,5.14,
16.712637875,S1-C0,Backend_Bound.Core_Bound,23.44,% Slots,,,0.00,5.14,
16.712637875,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
16.712637875,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
16.712637875,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
16.712637875,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,27.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
16.712637875,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.15,% Clocks,,,0.00,5.5,
16.712637875,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C1,Backend_Bound,57.78,% Slots,,,0.00,5.26,
16.712637875,S1-C1,Retiring,24.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
16.712637875,S1-C1,Backend_Bound.Memory_Bound,44.88,% Slots,,,0.00,5.14,
16.712637875,S1-C1,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.14,
16.712637875,S1-C1,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.13,
16.712637875,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
16.712637875,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
16.712637875,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
16.712637875,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,30.11,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
16.712637875,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.96,% Clocks,,,0.00,5.5,
16.712637875,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C2,Frontend_Bound,31.00,% Slots,,,0.00,5.3,
16.712637875,S1-C2,Backend_Bound,50.47,% Slots,,,0.00,5.26,<==
16.712637875,S1-C2,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S1-C2,Frontend_Bound.Frontend_Latency,29.98,% Slots,,rs_events.empty_end,0.00,5.33,
16.712637875,S1-C2,Backend_Bound.Memory_Bound,27.35,% Slots,,,0.00,5.13,
16.712637875,S1-C2,Backend_Bound.Core_Bound,23.12,% Slots,,,0.00,5.13,
16.712637875,S1-C2,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.13,
16.712637875,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
16.712637875,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
16.712637875,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.34,% Clocks,,,0.00,5.5,
16.712637875,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C3,Backend_Bound,62.82,% Slots,,,0.00,5.26,
16.712637875,S1-C3,Retiring,24.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S1-C3,Backend_Bound.Memory_Bound,39.27,% Slots,,,0.00,5.14,
16.712637875,S1-C3,Backend_Bound.Core_Bound,23.56,% Slots,,,0.00,5.14,
16.712637875,S1-C3,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
16.712637875,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C4,Backend_Bound,66.69,% Slots,,,0.00,5.26,
16.712637875,S1-C4,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
16.712637875,S1-C4,Backend_Bound.Memory_Bound,39.79,% Slots,,,0.00,5.14,
16.712637875,S1-C4,Backend_Bound.Core_Bound,26.90,% Slots,,,0.00,5.14,
16.712637875,S1-C4,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.14,
16.712637875,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
16.712637875,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.26,
16.712637875,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,19.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
16.712637875,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,28.49,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
16.712637875,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.21,% Clocks,,,0.00,5.5,
16.712637875,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C5,Backend_Bound,58.44,% Slots,,,0.00,5.27,
16.712637875,S1-C5,Retiring,21.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
16.712637875,S1-C5,Backend_Bound.Memory_Bound,42.16,% Slots,,,0.00,5.14,
16.712637875,S1-C5,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.14,
16.712637875,S1-C5,Retiring.Microcode_Sequencer,5.66,% Slots,,idq.ms_uops,0.00,5.13,
16.712637875,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
16.712637875,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.52,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.27,
16.712637875,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
16.712637875,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
16.712637875,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,29.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,<==
16.712637875,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.21,% Clocks,,,0.00,5.5,
16.712637875,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C6,Frontend_Bound,34.86,% Slots,,,0.00,5.3,<==
16.712637875,S1-C6,Bad_Speculation,10.26,% Slots,,,0.00,5.26,
16.712637875,S1-C6,Backend_Bound,14.29,% Slots,,,0.00,5.26,
16.712637875,S1-C6,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.32,
16.712637875,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.3,
16.712637875,S1-C6,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.13,
16.712637875,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.13,
16.712637875,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
16.712637875,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.97,% Core_Clocks,,,0.00,5.13,
16.712637875,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C7,Backend_Bound,66.33,% Slots,,,0.00,5.26,<==
16.712637875,S1-C7,Retiring,23.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
16.712637875,S1-C7,Backend_Bound.Memory_Bound,33.71,% Slots,,,0.00,5.14,
16.712637875,S1-C7,Backend_Bound.Core_Bound,32.62,% Slots,,,0.00,5.14,
16.712637875,S1-C7,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.13,
16.712637875,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.13,
16.712637875,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
16.712637875,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
16.712637875,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.67,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.13,
16.712637875,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
16.712637875,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
16.712637875,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
