<profile>

<section name = "Vivado HLS Report for 'stream_in_row_2'" level="0">
<item name = "Date">Tue May 10 21:16:16 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.199 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 179, 4.000 ns, 0.716 us, 1, 179, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">177, 177, 3, 1, 1, 176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 167, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 129, -</column>
<column name="Register">-, -, 132, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln321_fu_189_p2">*, 0, 0, 40, 2, 8</column>
<column name="add_ln28_fu_201_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln321_fu_285_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln42_fu_275_p2">+, 0, 0, 16, 9, 9</column>
<column name="peIdx_fu_233_p2">+, 0, 0, 15, 5, 1</column>
<column name="w_fu_227_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_112">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_97">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op29_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln28_fu_195_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln29_fu_207_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln33_fu_221_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln28_1_fu_239_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln28_fu_213_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_peIdx_0_phi_fu_130_p4">9, 2, 5, 10</column>
<column name="ap_phi_reg_pp0_iter1_reg_V_reg_161">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_v1_V_reg_174">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter2_reg_V_reg_161">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter2_v1_V_reg_174">9, 2, 16, 32</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_115">9, 2, 8, 16</column>
<column name="peIdx_0_reg_126">9, 2, 5, 10</column>
<column name="v2_V_reg_138">9, 2, 16, 32</column>
<column name="w_0_reg_150">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln321_reg_355">10, 0, 10, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_reg_V_reg_161">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_v1_V_reg_174">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_reg_V_reg_161">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_v1_V_reg_174">16, 0, 16, 0</column>
<column name="icmp_ln28_reg_312">1, 0, 1, 0</column>
<column name="icmp_ln28_reg_312_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln29_reg_321">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_331">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_115">8, 0, 8, 0</column>
<column name="mul_ln321_reg_307">6, 0, 10, 4</column>
<column name="peIdx_0_reg_126">5, 0, 5, 0</column>
<column name="select_ln28_1_reg_340">5, 0, 5, 0</column>
<column name="select_ln28_reg_326">4, 0, 4, 0</column>
<column name="v2_V_reg_138">16, 0, 16, 0</column>
<column name="w_0_reg_150">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stream_in_row.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stream_in_row.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stream_in_row.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stream_in_row.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stream_in_row.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stream_in_row.2, return value</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="row_buffer_V_address1">out, 10, ap_memory, row_buffer_V, array</column>
<column name="row_buffer_V_ce1">out, 1, ap_memory, row_buffer_V, array</column>
<column name="row_buffer_V_we1">out, 1, ap_memory, row_buffer_V, array</column>
<column name="row_buffer_V_d1">out, 32, ap_memory, row_buffer_V, array</column>
<column name="skip_flag">in, 1, ap_none, skip_flag, scalar</column>
<column name="rowBufferIdx_V">in, 2, ap_none, rowBufferIdx_V, scalar</column>
</table>
</item>
</section>
</profile>
