
---------- Begin Simulation Statistics ----------
final_tick                                37559396000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 528323                       # Simulator instruction rate (inst/s)
host_mem_usage                                8608972                       # Number of bytes of host memory used
host_op_rate                                   986727                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.25                       # Real time elapsed on the host
host_tick_rate                             2834749569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13073730                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.037559                       # Number of seconds simulated
sim_ticks                                 37559396000                       # Number of ticks simulated
system.cpu.Branches                           1575890                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13073730                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1699826                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           160                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      931623                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           139                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9063726                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           184                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         37559396                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   37559396                       # Number of busy cycles
system.cpu.num_cc_register_reads              7919169                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4334652                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1175418                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 113507                       # Number of float alu accesses
system.cpu.num_fp_insts                        113507                       # number of float instructions
system.cpu.num_fp_register_reads               181441                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               90306                       # number of times the floating registers were written
system.cpu.num_func_calls                      248938                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12956928                       # Number of integer alu accesses
system.cpu.num_int_insts                     12956928                       # number of integer instructions
system.cpu.num_int_register_reads            25602448                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10447881                       # number of times the integer registers were written
system.cpu.num_load_insts                     1698437                       # Number of load instructions
system.cpu.num_mem_refs                       2629626                       # number of memory refs
system.cpu.num_store_insts                     931189                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 38706      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                  10315792     78.90%     79.20% # Class of executed instruction
system.cpu.op_class::IntMult                     1174      0.01%     79.21% # Class of executed instruction
system.cpu.op_class::IntDiv                       924      0.01%     79.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                     429      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                    40204      0.31%     79.53% # Class of executed instruction
system.cpu.op_class::SimdCmp                      820      0.01%     79.53% # Class of executed instruction
system.cpu.op_class::SimdCvt                    22518      0.17%     79.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                   23357      0.18%     79.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 226      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.89% # Class of executed instruction
system.cpu.op_class::MemRead                  1676055     12.82%     92.71% # Class of executed instruction
system.cpu.op_class::MemWrite                  929265      7.11%     99.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead               22382      0.17%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1924      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13073792                       # Class of executed instruction
system.cpu.workload.numSyscalls                    31                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        93806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        53953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         188393                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            53953                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23535                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9973                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          334                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8794                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4434                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4434                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9973                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        37942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        37942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       943424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       943424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  943424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14407                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14407    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14407                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24871000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           77247750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9003681                       # number of demand (read+write) hits
system.icache.demand_hits::total              9003681                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9003681                       # number of overall hits
system.icache.overall_hits::total             9003681                       # number of overall hits
system.icache.demand_misses::.cpu.inst          60045                       # number of demand (read+write) misses
system.icache.demand_misses::total              60045                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         60045                       # number of overall misses
system.icache.overall_misses::total             60045                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   8973103000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   8973103000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   8973103000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   8973103000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9063726                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9063726                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9063726                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9063726                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006625                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006625                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006625                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006625                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 149439.636939                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 149439.636939                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 149439.636939                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 149439.636939                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        60045                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         60045                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        60045                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        60045                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   8853013000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   8853013000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   8853013000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   8853013000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006625                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006625                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006625                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006625                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 147439.636939                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 147439.636939                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 147439.636939                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 147439.636939                       # average overall mshr miss latency
system.icache.replacements                      59533                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9003681                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9003681                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         60045                       # number of ReadReq misses
system.icache.ReadReq_misses::total             60045                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   8973103000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   8973103000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9063726                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9063726                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006625                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006625                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 149439.636939                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 149439.636939                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        60045                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        60045                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   8853013000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   8853013000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006625                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006625                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 147439.636939                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 147439.636939                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               499.143537                       # Cycle average of tags in use
system.icache.tags.total_refs                 9063726                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 60045                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                150.948888                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   499.143537                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.974890                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.974890                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          132                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9123771                       # Number of tag accesses
system.icache.tags.data_accesses              9123771                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          567808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          354240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              922048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       567808                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         567808                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        21376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            21376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             8872                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             5535                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14407                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           15117602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9431462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               24549064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      15117602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          15117602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          569125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                569125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          569125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          15117602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9431462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              25118189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      8872.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5519.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.017641876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            17                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            17                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                38758                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 290                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        14407                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         334                       # Number of write requests accepted
system.mem_ctrl.readBursts                      14407                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                716                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                541                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               3716                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1075                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               3007                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1387                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                361                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                404                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                333                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                380                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               426                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               524                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               363                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               305                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               499                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 58                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 97                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 85                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 20                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 2                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.97                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     163569250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    71955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                433400500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      11366.08                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30116.08                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      8042                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      255                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  55.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 76.35                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  14407                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   334                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    14377                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      17                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         6399                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     146.922957                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    115.838417                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    118.894891                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3004     46.94%     46.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2287     35.74%     82.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          623      9.74%     92.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          320      5.00%     97.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          137      2.14%     99.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      0.25%     99.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      0.03%     99.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.03%     99.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          6399                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      841.764706                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     512.078927                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     911.353974                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              2     11.76%     11.76% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            4     23.53%     35.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      5.88%     41.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-639            1      5.88%     47.06% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::640-767            1      5.88%     52.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-895            2     11.76%     64.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-1023            1      5.88%     70.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1151            1      5.88%     76.47% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1407            2     11.76%     88.24% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1408-1535            1      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-3967            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             17                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                17    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             17                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  921024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1024                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    19584                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   922048                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 21376                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         24.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      24.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.20                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    37557817000                       # Total gap between requests
system.mem_ctrl.avgGap                     2547847.30                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       567808                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       353216                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        19584                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 15117601.997646607459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9404198.086678497493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 521414.135626675095                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         8872                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         5535                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          334                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    256854500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    176546000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 757257192250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28951.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31896.30                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 2267237102.54                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     56.35                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              11552520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               6140310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             22733760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              203580                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2964408720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3584682120                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       11404128480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         17993849490                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         479.077179                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  29612762250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1253980000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   6692653750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              34143480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              18143895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             80017980                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             1393740                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2964408720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8388382200                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7358907360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         18845397375                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         501.749213                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  19049915750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1253980000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  17255500250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           35604                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           21885                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               57489                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          35604                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          21885                       # number of overall hits
system.l2cache.overall_hits::total              57489                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         24441                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         12657                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             37098                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        24441                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        12657                       # number of overall misses
system.l2cache.overall_misses::total            37098                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   7924934000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4739840000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  12664774000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   7924934000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4739840000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  12664774000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        60045                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        34542                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           94587                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        60045                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        34542                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          94587                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.407045                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.366423                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.392210                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.407045                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.366423                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.392210                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 324247.534880                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 374483.684917                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 341386.975039                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 324247.534880                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 374483.684917                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 341386.975039                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8572                       # number of writebacks
system.l2cache.writebacks::total                 8572                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        24441                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        12657                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        37098                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        24441                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        12657                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        37098                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   7436114000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   4486700000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  11922814000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   7436114000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   4486700000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  11922814000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.407045                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.366423                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.392210                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.407045                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.366423                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.392210                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 304247.534880                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 354483.684917                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 321386.975039                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 304247.534880                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 354483.684917                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 321386.975039                       # average overall mshr miss latency
system.l2cache.replacements                     48699                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        25014                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        25014                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        25014                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        25014                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        25560                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        25560                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          151                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             151                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           92                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            92                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      1098000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      1098000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          243                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          243                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.378601                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.378601                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 11934.782609                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 11934.782609                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           92                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           92                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data      7169000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7169000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.378601                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.378601                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 77923.913043                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 77923.913043                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         4663                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4663                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         4827                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           4827                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3251989000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3251989000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         9490                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         9490                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.508641                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.508641                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 673708.100269                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 673708.100269                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         4827                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         4827                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3155449000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3155449000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.508641                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.508641                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 653708.100269                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 653708.100269                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        35604                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        17222                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52826                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        24441                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         7830                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        32271                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   7924934000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1487851000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   9412785000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        60045                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        25052                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        85097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.407045                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.312550                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.379226                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 324247.534880                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 190019.284802                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 291679.371572                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        24441                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         7830                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        32271                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   7436114000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1331251000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   8767365000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.407045                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.312550                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.379226                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 304247.534880                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 170019.284802                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 271679.371572                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              998.763917                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 162748                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                49723                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.273093                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   190.940366                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   301.963240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   505.860311                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.186465                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.294886                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.494004                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.975355                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          721                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               238115                       # Number of tag accesses
system.l2cache.tags.data_accesses              238115                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            15103                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             6736                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                21839                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           15103                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            6736                       # number of overall hits
system.l3Dram.overall_hits::total               21839                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           9338                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           5921                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              15259                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          9338                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          5921                       # number of overall misses
system.l3Dram.overall_misses::total             15259                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   6152598000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   3876891000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  10029489000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   6152598000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   3876891000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  10029489000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        24441                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        12657                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            37098                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        24441                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        12657                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           37098                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.382063                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.467804                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.411316                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.382063                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.467804                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.411316                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 658877.489827                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 654769.633508                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 657283.504817                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 658877.489827                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 654769.633508                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 657283.504817                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            1402                       # number of writebacks
system.l3Dram.writebacks::total                  1402                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         9338                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         5921                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         15259                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         9338                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         5921                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        15259                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   5676360000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   3574920000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   9251280000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   5676360000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   3574920000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   9251280000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.382063                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.467804                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.411316                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.382063                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.467804                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.411316                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 607877.489827                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 603769.633508                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 606283.504817                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 607877.489827                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 603769.633508                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 606283.504817                       # average overall mshr miss latency
system.l3Dram.replacements                      12241                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         8572                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         8572                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         8572                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         8572                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         7819                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         7819                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data           89                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total               89                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            3                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              3                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           92                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.032609                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.032609                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data       543000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total       543000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.032609                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.032609                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           363                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               363                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         4464                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            4464                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3035569000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3035569000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         4827                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          4827                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.924798                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.924798                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 680010.976703                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 680010.976703                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         4464                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         4464                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   2807905000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   2807905000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.924798                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.924798                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 629010.976703                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 629010.976703                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        15103                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         6373                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         21476                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         9338                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         1457                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        10795                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   6152598000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    841322000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   6993920000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        24441                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         7830                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        32271                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.382063                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.186079                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.334511                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 658877.489827                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 577434.454358                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 647885.132006                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         9338                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         1457                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        10795                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   5676360000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    767015000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   6443375000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.382063                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186079                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.334511                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 607877.489827                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 526434.454358                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 596885.132006                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3189.292459                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   68378                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 16289                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  4.197802                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   142.676301                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   849.886770                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2196.729389                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.034833                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.207492                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.536311                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.778636                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4048                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1022                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2875                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 92493                       # Number of tag accesses
system.l3Dram.tags.data_accesses                92493                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2596527                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2596527                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2596602                       # number of overall hits
system.dcache.overall_hits::total             2596602                       # number of overall hits
system.dcache.demand_misses::.cpu.data          34785                       # number of demand (read+write) misses
system.dcache.demand_misses::total              34785                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         34785                       # number of overall misses
system.dcache.overall_misses::total             34785                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   5401148000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   5401148000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   5401148000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   5401148000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2631312                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2631312                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2631387                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2631387                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.013220                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.013220                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.013219                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.013219                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 155272.330027                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 155272.330027                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 155272.330027                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 155272.330027                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           25014                       # number of writebacks
system.dcache.writebacks::total                 25014                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        34785                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         34785                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        34785                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        34785                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   5331578000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   5331578000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   5331578000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   5331578000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.013220                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.013220                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.013219                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.013219                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 153272.330027                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 153272.330027                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 153272.330027                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 153272.330027                       # average overall mshr miss latency
system.dcache.replacements                      34030                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1674699                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1674699                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         25052                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             25052                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1986739000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1986739000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1699751                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1699751                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014739                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014739                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 79304.606419                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 79304.606419                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        25052                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        25052                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1936635000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1936635000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014739                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014739                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77304.606419                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 77304.606419                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         921828                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             921828                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9733                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9733                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   3414409000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   3414409000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       931561                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         931561                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.010448                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.010448                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 350807.459160                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 350807.459160                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9733                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9733                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   3394943000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   3394943000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010448                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.010448                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 348807.459160                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 348807.459160                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               495.420468                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2631387                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 34542                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 76.179347                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   495.420468                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.967618                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.967618                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2665929                       # Number of tag accesses
system.dcache.tags.data_accesses              2665929                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          466                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          386                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total            852                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          466                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          386                       # number of overall hits
system.DynamicCache.overall_hits::total           852                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         8872                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         5535                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        14407                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         8872                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         5535                       # number of overall misses
system.DynamicCache.overall_misses::total        14407                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   5139542000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   3222769000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   8362311000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   5139542000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   3222769000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   8362311000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         9338                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         5921                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        15259                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         9338                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         5921                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        15259                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.950096                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.934808                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.944164                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.950096                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.934808                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.944164                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579299.143372                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 582252.755194                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 580433.886305                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579299.143372                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 582252.755194                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 580433.886305                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks          334                       # number of writebacks
system.DynamicCache.writebacks::total             334                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         8872                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         5535                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        14407                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         8872                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         5535                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        14407                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   3986182000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   2503219000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   6489401000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   3986182000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   2503219000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   6489401000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.950096                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.934808                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.944164                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.950096                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.934808                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.944164                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449299.143372                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 452252.755194                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 450433.886305                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449299.143372                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 452252.755194                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 450433.886305                       # average overall mshr miss latency
system.DynamicCache.replacements                11717                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         1402                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         1402                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         1402                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         1402                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         8735                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         8735                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            3                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           30                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           30                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         4434                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         4434                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   2576341000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   2576341000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         4464                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         4464                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.993280                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.993280                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 581042.174109                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 581042.174109                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         4434                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         4434                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   1999921000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   1999921000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.993280                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.993280                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 451042.174109                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 451042.174109                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          466                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          356                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total          822                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         8872                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         1101                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         9973                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   5139542000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    646428000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   5785970000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         9338                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         1457                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        10795                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.950096                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.755662                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.923854                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579299.143372                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 587128.065395                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580163.441291                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         8872                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         1101                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         9973                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3986182000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    503298000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   4489480000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.950096                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.755662                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.923854                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449299.143372                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 457128.065395                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450163.441291                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3189.306470                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             17560                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           15765                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.113860                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   382.216227                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   769.083649                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2038.006594                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.093315                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.187765                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.497560                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.778639                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4048                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1012                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         2895                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           42060                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          42060                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               85097                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         35322                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            129554                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               243                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              243                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               9490                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              9490                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          85097                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       103600                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       179623                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  283223                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3811584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3842880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  7654464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             71313                       # Total snoops (count)
system.l2bar.snoopTraffic                      659712                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             166143                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.324744                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.468281                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   112189     67.53%     67.53% # Request fanout histogram
system.l2bar.snoop_fanout::1                    53954     32.47%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               166143                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            238421000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           180135000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           103869000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37559396000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  37559396000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
