// Seed: 2233235711
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    output uwire id_8
);
  assign module_1.id_4 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5
);
  assign id_4 = 1;
  logic ["" : -1 'b0] id_7;
  assign id_2 = id_1;
  wire  id_8;
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_2,
      id_5,
      id_4,
      id_5,
      id_1,
      id_2
  );
  wire [1 : -1 'b0] id_10;
endmodule
