Classic Timing Analyzer report for mipsHardware
<<<<<<< HEAD
Wed Oct 09 17:40:02 2019
=======
Wed Oct 09 17:45:09 2019
>>>>>>> 1102ebb6945a4b53415577eff151244d7e7e508e
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                               ;
+------------------------------+-------+---------------+-------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.220 ns    ; pin_name2                   ; Instr_Reg:inst|Instr15_0[0] ; --         ; pin_name ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.901 ns    ; Instr_Reg:inst|Instr15_0[6] ; sadsa[6]                    ; pin_name   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.255 ns   ; A[6]                        ; Instr_Reg:inst|Instr15_0[6] ; --         ; pin_name ; 0            ;
; Total number of failed paths ;       ;               ;             ;                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pin_name        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------+
; tsu                                                                                     ;
+-------+--------------+------------+-----------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                           ; To Clock ;
+-------+--------------+------------+-----------+------------------------------+----------+
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[15] ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[14] ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[13] ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[12] ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[11] ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[10] ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[9]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[8]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[7]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[6]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[5]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[4]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[3]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[2]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[1]  ; pin_name ;
; N/A   ; None         ; 4.220 ns   ; pin_name2 ; Instr_Reg:inst|Instr15_0[0]  ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr25_21[4] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr25_21[3] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr25_21[2] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr25_21[1] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr25_21[0] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr20_16[4] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr20_16[3] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr20_16[2] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr20_16[1] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr20_16[0] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr31_26[5] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr31_26[4] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr31_26[3] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr31_26[2] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr31_26[1] ; pin_name ;
; N/A   ; None         ; 4.041 ns   ; pin_name2 ; Instr_Reg:inst|Instr31_26[0] ; pin_name ;
; N/A   ; None         ; 3.556 ns   ; A[27]     ; Instr_Reg:inst|Instr31_26[1] ; pin_name ;
; N/A   ; None         ; 3.552 ns   ; A[24]     ; Instr_Reg:inst|Instr25_21[3] ; pin_name ;
; N/A   ; None         ; 3.475 ns   ; A[31]     ; Instr_Reg:inst|Instr31_26[5] ; pin_name ;
; N/A   ; None         ; 3.391 ns   ; A[23]     ; Instr_Reg:inst|Instr25_21[2] ; pin_name ;
; N/A   ; None         ; 3.357 ns   ; A[12]     ; Instr_Reg:inst|Instr15_0[12] ; pin_name ;
; N/A   ; None         ; 3.352 ns   ; A[29]     ; Instr_Reg:inst|Instr31_26[3] ; pin_name ;
; N/A   ; None         ; 3.344 ns   ; A[14]     ; Instr_Reg:inst|Instr15_0[14] ; pin_name ;
; N/A   ; None         ; 3.300 ns   ; A[10]     ; Instr_Reg:inst|Instr15_0[10] ; pin_name ;
; N/A   ; None         ; 3.253 ns   ; A[25]     ; Instr_Reg:inst|Instr25_21[4] ; pin_name ;
; N/A   ; None         ; 3.217 ns   ; A[9]      ; Instr_Reg:inst|Instr15_0[9]  ; pin_name ;
; N/A   ; None         ; 3.209 ns   ; A[17]     ; Instr_Reg:inst|Instr20_16[1] ; pin_name ;
; N/A   ; None         ; 3.188 ns   ; A[5]      ; Instr_Reg:inst|Instr15_0[5]  ; pin_name ;
; N/A   ; None         ; 3.173 ns   ; A[20]     ; Instr_Reg:inst|Instr20_16[4] ; pin_name ;
; N/A   ; None         ; 3.171 ns   ; A[2]      ; Instr_Reg:inst|Instr15_0[2]  ; pin_name ;
; N/A   ; None         ; 3.168 ns   ; A[15]     ; Instr_Reg:inst|Instr15_0[15] ; pin_name ;
; N/A   ; None         ; 3.122 ns   ; A[26]     ; Instr_Reg:inst|Instr31_26[0] ; pin_name ;
; N/A   ; None         ; 3.116 ns   ; A[22]     ; Instr_Reg:inst|Instr25_21[1] ; pin_name ;
; N/A   ; None         ; 3.111 ns   ; A[7]      ; Instr_Reg:inst|Instr15_0[7]  ; pin_name ;
; N/A   ; None         ; 3.083 ns   ; A[19]     ; Instr_Reg:inst|Instr20_16[3] ; pin_name ;
; N/A   ; None         ; 3.080 ns   ; A[16]     ; Instr_Reg:inst|Instr20_16[0] ; pin_name ;
; N/A   ; None         ; 3.078 ns   ; A[8]      ; Instr_Reg:inst|Instr15_0[8]  ; pin_name ;
; N/A   ; None         ; 3.074 ns   ; A[0]      ; Instr_Reg:inst|Instr15_0[0]  ; pin_name ;
; N/A   ; None         ; 3.038 ns   ; A[11]     ; Instr_Reg:inst|Instr15_0[11] ; pin_name ;
; N/A   ; None         ; 3.020 ns   ; A[18]     ; Instr_Reg:inst|Instr20_16[2] ; pin_name ;
; N/A   ; None         ; 2.877 ns   ; A[1]      ; Instr_Reg:inst|Instr15_0[1]  ; pin_name ;
; N/A   ; None         ; 2.739 ns   ; A[3]      ; Instr_Reg:inst|Instr15_0[3]  ; pin_name ;
; N/A   ; None         ; 2.687 ns   ; A[30]     ; Instr_Reg:inst|Instr31_26[4] ; pin_name ;
; N/A   ; None         ; 2.661 ns   ; A[21]     ; Instr_Reg:inst|Instr25_21[0] ; pin_name ;
; N/A   ; None         ; 2.638 ns   ; A[4]      ; Instr_Reg:inst|Instr15_0[4]  ; pin_name ;
; N/A   ; None         ; 2.617 ns   ; A[13]     ; Instr_Reg:inst|Instr15_0[13] ; pin_name ;
; N/A   ; None         ; 2.551 ns   ; A[28]     ; Instr_Reg:inst|Instr31_26[2] ; pin_name ;
; N/A   ; None         ; 2.494 ns   ; A[6]      ; Instr_Reg:inst|Instr15_0[6]  ; pin_name ;
+-------+--------------+------------+-----------+------------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To          ; From Clock ;
+-------+--------------+------------+------------------------------+-------------+------------+
; N/A   ; None         ; 7.901 ns   ; Instr_Reg:inst|Instr15_0[6]  ; sadsa[6]    ; pin_name   ;
; N/A   ; None         ; 6.948 ns   ; Instr_Reg:inst|Instr20_16[3] ; DSADADSA[3] ; pin_name   ;
; N/A   ; None         ; 6.821 ns   ; Instr_Reg:inst|Instr25_21[0] ; ABCZ[0]     ; pin_name   ;
; N/A   ; None         ; 6.575 ns   ; Instr_Reg:inst|Instr15_0[2]  ; sadsa[2]    ; pin_name   ;
; N/A   ; None         ; 6.540 ns   ; Instr_Reg:inst|Instr15_0[1]  ; sadsa[1]    ; pin_name   ;
; N/A   ; None         ; 6.434 ns   ; Instr_Reg:inst|Instr31_26[4] ; S[4]        ; pin_name   ;
; N/A   ; None         ; 6.428 ns   ; Instr_Reg:inst|Instr25_21[3] ; ABCZ[3]     ; pin_name   ;
; N/A   ; None         ; 6.246 ns   ; Instr_Reg:inst|Instr15_0[7]  ; sadsa[7]    ; pin_name   ;
; N/A   ; None         ; 6.081 ns   ; Instr_Reg:inst|Instr20_16[0] ; DSADADSA[0] ; pin_name   ;
; N/A   ; None         ; 6.046 ns   ; Instr_Reg:inst|Instr15_0[3]  ; sadsa[3]    ; pin_name   ;
; N/A   ; None         ; 5.876 ns   ; Instr_Reg:inst|Instr15_0[9]  ; sadsa[9]    ; pin_name   ;
; N/A   ; None         ; 5.866 ns   ; Instr_Reg:inst|Instr31_26[0] ; S[0]        ; pin_name   ;
; N/A   ; None         ; 5.839 ns   ; Instr_Reg:inst|Instr31_26[3] ; S[3]        ; pin_name   ;
; N/A   ; None         ; 5.809 ns   ; Instr_Reg:inst|Instr20_16[4] ; DSADADSA[4] ; pin_name   ;
; N/A   ; None         ; 5.804 ns   ; Instr_Reg:inst|Instr15_0[4]  ; sadsa[4]    ; pin_name   ;
; N/A   ; None         ; 5.652 ns   ; Instr_Reg:inst|Instr15_0[0]  ; sadsa[0]    ; pin_name   ;
; N/A   ; None         ; 5.650 ns   ; Instr_Reg:inst|Instr25_21[4] ; ABCZ[4]     ; pin_name   ;
; N/A   ; None         ; 5.593 ns   ; Instr_Reg:inst|Instr25_21[1] ; ABCZ[1]     ; pin_name   ;
; N/A   ; None         ; 5.589 ns   ; Instr_Reg:inst|Instr31_26[1] ; S[1]        ; pin_name   ;
; N/A   ; None         ; 5.577 ns   ; Instr_Reg:inst|Instr15_0[12] ; sadsa[12]   ; pin_name   ;
; N/A   ; None         ; 5.468 ns   ; Instr_Reg:inst|Instr25_21[2] ; ABCZ[2]     ; pin_name   ;
; N/A   ; None         ; 5.463 ns   ; Instr_Reg:inst|Instr31_26[2] ; S[2]        ; pin_name   ;
; N/A   ; None         ; 5.463 ns   ; Instr_Reg:inst|Instr31_26[5] ; S[5]        ; pin_name   ;
; N/A   ; None         ; 5.438 ns   ; Instr_Reg:inst|Instr20_16[2] ; DSADADSA[2] ; pin_name   ;
; N/A   ; None         ; 5.394 ns   ; Instr_Reg:inst|Instr20_16[1] ; DSADADSA[1] ; pin_name   ;
; N/A   ; None         ; 5.393 ns   ; Instr_Reg:inst|Instr15_0[14] ; sadsa[14]   ; pin_name   ;
; N/A   ; None         ; 5.373 ns   ; Instr_Reg:inst|Instr15_0[15] ; sadsa[15]   ; pin_name   ;
; N/A   ; None         ; 5.364 ns   ; Instr_Reg:inst|Instr15_0[5]  ; sadsa[5]    ; pin_name   ;
; N/A   ; None         ; 5.355 ns   ; Instr_Reg:inst|Instr15_0[11] ; sadsa[11]   ; pin_name   ;
; N/A   ; None         ; 5.350 ns   ; Instr_Reg:inst|Instr15_0[10] ; sadsa[10]   ; pin_name   ;
; N/A   ; None         ; 5.350 ns   ; Instr_Reg:inst|Instr15_0[13] ; sadsa[13]   ; pin_name   ;
; N/A   ; None         ; 5.305 ns   ; Instr_Reg:inst|Instr15_0[8]  ; sadsa[8]    ; pin_name   ;
+-------+--------------+------------+------------------------------+-------------+------------+


+-----------------------------------------------------------------------------------------------+
; th                                                                                            ;
+---------------+-------------+-----------+-----------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                           ; To Clock ;
+---------------+-------------+-----------+-----------+------------------------------+----------+
; N/A           ; None        ; -2.255 ns ; A[6]      ; Instr_Reg:inst|Instr15_0[6]  ; pin_name ;
; N/A           ; None        ; -2.312 ns ; A[28]     ; Instr_Reg:inst|Instr31_26[2] ; pin_name ;
; N/A           ; None        ; -2.378 ns ; A[13]     ; Instr_Reg:inst|Instr15_0[13] ; pin_name ;
; N/A           ; None        ; -2.399 ns ; A[4]      ; Instr_Reg:inst|Instr15_0[4]  ; pin_name ;
; N/A           ; None        ; -2.422 ns ; A[21]     ; Instr_Reg:inst|Instr25_21[0] ; pin_name ;
; N/A           ; None        ; -2.448 ns ; A[30]     ; Instr_Reg:inst|Instr31_26[4] ; pin_name ;
; N/A           ; None        ; -2.500 ns ; A[3]      ; Instr_Reg:inst|Instr15_0[3]  ; pin_name ;
; N/A           ; None        ; -2.638 ns ; A[1]      ; Instr_Reg:inst|Instr15_0[1]  ; pin_name ;
; N/A           ; None        ; -2.781 ns ; A[18]     ; Instr_Reg:inst|Instr20_16[2] ; pin_name ;
; N/A           ; None        ; -2.799 ns ; A[11]     ; Instr_Reg:inst|Instr15_0[11] ; pin_name ;
; N/A           ; None        ; -2.835 ns ; A[0]      ; Instr_Reg:inst|Instr15_0[0]  ; pin_name ;
; N/A           ; None        ; -2.839 ns ; A[8]      ; Instr_Reg:inst|Instr15_0[8]  ; pin_name ;
; N/A           ; None        ; -2.841 ns ; A[16]     ; Instr_Reg:inst|Instr20_16[0] ; pin_name ;
; N/A           ; None        ; -2.844 ns ; A[19]     ; Instr_Reg:inst|Instr20_16[3] ; pin_name ;
; N/A           ; None        ; -2.872 ns ; A[7]      ; Instr_Reg:inst|Instr15_0[7]  ; pin_name ;
; N/A           ; None        ; -2.877 ns ; A[22]     ; Instr_Reg:inst|Instr25_21[1] ; pin_name ;
; N/A           ; None        ; -2.883 ns ; A[26]     ; Instr_Reg:inst|Instr31_26[0] ; pin_name ;
; N/A           ; None        ; -2.929 ns ; A[15]     ; Instr_Reg:inst|Instr15_0[15] ; pin_name ;
; N/A           ; None        ; -2.932 ns ; A[2]      ; Instr_Reg:inst|Instr15_0[2]  ; pin_name ;
; N/A           ; None        ; -2.934 ns ; A[20]     ; Instr_Reg:inst|Instr20_16[4] ; pin_name ;
; N/A           ; None        ; -2.949 ns ; A[5]      ; Instr_Reg:inst|Instr15_0[5]  ; pin_name ;
; N/A           ; None        ; -2.970 ns ; A[17]     ; Instr_Reg:inst|Instr20_16[1] ; pin_name ;
; N/A           ; None        ; -2.978 ns ; A[9]      ; Instr_Reg:inst|Instr15_0[9]  ; pin_name ;
; N/A           ; None        ; -3.014 ns ; A[25]     ; Instr_Reg:inst|Instr25_21[4] ; pin_name ;
; N/A           ; None        ; -3.061 ns ; A[10]     ; Instr_Reg:inst|Instr15_0[10] ; pin_name ;
; N/A           ; None        ; -3.105 ns ; A[14]     ; Instr_Reg:inst|Instr15_0[14] ; pin_name ;
; N/A           ; None        ; -3.113 ns ; A[29]     ; Instr_Reg:inst|Instr31_26[3] ; pin_name ;
; N/A           ; None        ; -3.118 ns ; A[12]     ; Instr_Reg:inst|Instr15_0[12] ; pin_name ;
; N/A           ; None        ; -3.152 ns ; A[23]     ; Instr_Reg:inst|Instr25_21[2] ; pin_name ;
; N/A           ; None        ; -3.236 ns ; A[31]     ; Instr_Reg:inst|Instr31_26[5] ; pin_name ;
; N/A           ; None        ; -3.313 ns ; A[24]     ; Instr_Reg:inst|Instr25_21[3] ; pin_name ;
; N/A           ; None        ; -3.317 ns ; A[27]     ; Instr_Reg:inst|Instr31_26[1] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr25_21[4] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr25_21[3] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr25_21[2] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr25_21[1] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr25_21[0] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr20_16[4] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr20_16[3] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr20_16[2] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr20_16[1] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr20_16[0] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr31_26[5] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr31_26[4] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr31_26[3] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr31_26[2] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr31_26[1] ; pin_name ;
; N/A           ; None        ; -3.802 ns ; pin_name2 ; Instr_Reg:inst|Instr31_26[0] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[15] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[14] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[13] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[12] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[11] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[10] ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[9]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[8]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[7]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[6]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[5]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[4]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[3]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[2]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[1]  ; pin_name ;
; N/A           ; None        ; -3.981 ns ; pin_name2 ; Instr_Reg:inst|Instr15_0[0]  ; pin_name ;
+---------------+-------------+-----------+-----------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
<<<<<<< HEAD
    Info: Processing started: Wed Oct 09 17:40:02 2019
=======
    Info: Processing started: Wed Oct 09 17:45:09 2019
>>>>>>> 1102ebb6945a4b53415577eff151244d7e7e508e
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "pin_name" is an undefined clock
Info: No valid register-to-register data paths exist for clock "pin_name"
Info: tsu for register "Instr_Reg:inst|Instr15_0[15]" (data pin = "pin_name2", clock pin = "pin_name") is 4.220 ns
    Info: + Longest pin to register delay is 6.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_B13; Fanout = 32; PIN Node = 'pin_name2'
        Info: 2: + IC(5.037 ns) + CELL(0.746 ns) = 6.602 ns; Loc. = LCFF_X30_Y6_N1; Fanout = 1; REG Node = 'Instr_Reg:inst|Instr15_0[15]'
        Info: Total cell delay = 1.565 ns ( 23.70 % )
        Info: Total interconnect delay = 5.037 ns ( 76.30 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "pin_name" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'pin_name'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pin_name~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N1; Fanout = 1; REG Node = 'Instr_Reg:inst|Instr15_0[15]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
Info: tco from clock "pin_name" to destination pin "sadsa[6]" through register "Instr_Reg:inst|Instr15_0[6]" is 7.901 ns
    Info: + Longest clock path from clock "pin_name" to source register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'pin_name'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pin_name~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N23; Fanout = 1; REG Node = 'Instr_Reg:inst|Instr15_0[6]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y6_N23; Fanout = 1; REG Node = 'Instr_Reg:inst|Instr15_0[6]'
        Info: 2: + IC(3.393 ns) + CELL(1.942 ns) = 5.335 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'sadsa[6]'
        Info: Total cell delay = 1.942 ns ( 36.40 % )
        Info: Total interconnect delay = 3.393 ns ( 63.60 % )
Info: th for register "Instr_Reg:inst|Instr15_0[6]" (data pin = "A[6]", clock pin = "pin_name") is -2.255 ns
    Info: + Longest clock path from clock "pin_name" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'pin_name'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'pin_name~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X30_Y6_N23; Fanout = 1; REG Node = 'Instr_Reg:inst|Instr15_0[6]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R3; Fanout = 1; PIN Node = 'A[6]'
        Info: 2: + IC(3.858 ns) + CELL(0.053 ns) = 4.721 ns; Loc. = LCCOMB_X30_Y6_N22; Fanout = 1; COMB Node = 'Instr_Reg:inst|Instr15_0[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.876 ns; Loc. = LCFF_X30_Y6_N23; Fanout = 1; REG Node = 'Instr_Reg:inst|Instr15_0[6]'
        Info: Total cell delay = 1.018 ns ( 20.88 % )
        Info: Total interconnect delay = 3.858 ns ( 79.12 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
<<<<<<< HEAD
    Info: Peak virtual memory: 4367 megabytes
    Info: Processing ended: Wed Oct 09 17:40:02 2019
=======
    Info: Peak virtual memory: 4366 megabytes
    Info: Processing ended: Wed Oct 09 17:45:09 2019
>>>>>>> 1102ebb6945a4b53415577eff151244d7e7e508e
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


