Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 19 20:08:43 2025
| Host         : my_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           15 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |              26 |            9 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                    Enable Signal                    |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clkgen_200kHz_inst/clk_2ms |                                                     | seven_seg_display_inst/switch[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG        | spi_slave_inst/MISO_i_1_n_0                         |                                          |                1 |              1 |         1.00 |
|  w_200kHz_BUFG              | i2c_master_inst/FSM_sequential_state_reg[4]_i_1_n_0 | reset_IBUF                               |                2 |              5 |         2.50 |
|  clkgen_200kHz_inst/clk_2ms |                                                     |                                          |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        |                                                     | clkgen_200kHz_inst/clk_reg               |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG        | spi_slave_inst/data_shreg[7]_i_1_n_0                |                                          |                1 |              8 |         8.00 |
|  w_200kHz_BUFG              |                                                     |                                          |                6 |              9 |         1.50 |
|  CLK100MHZ_IBUF_BUFG        |                                                     |                                          |                5 |             14 |         2.80 |
|  CLK100MHZ_IBUF_BUFG        |                                                     | clkgen_200kHz_inst/clk_2ms_reg           |                5 |             17 |         3.40 |
|  w_200kHz_BUFG              |                                                     | reset_IBUF                               |                5 |             17 |         3.40 |
+-----------------------------+-----------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


