INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Branch_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Head
WARNING: [VRFC 10-3380] identifier 'opcode' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:30]
WARNING: [VRFC 10-3380] identifier 'DataMem_rd' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:31]
WARNING: [VRFC 10-3380] identifier 'Data_we' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:32]
WARNING: [VRFC 10-3380] identifier 'funct3' is used before its declaration [C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Head.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/Instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/imm_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/head_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module head_test
