#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 22 23:12:24 2020
# Process ID: 3048
# Current directory: C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.runs/synth_1
# Command line: vivado.exe -log system3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system3.tcl
# Log file: C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.runs/synth_1/system3.vds
# Journal file: C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system3.tcl -notrace
Command: synth_design -top system3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9688 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 393.754 ; gain = 112.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system3' [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/clockDiv.v:23]
INFO: [Synth 8-3876] $readmem data file 'rom2.data' is read successfully [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:60]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (2#1) [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (3#1) [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/imports/sources_1/imports/new/quadSevenSeg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:66]
WARNING: [Synth 8-3848] Net num3 in module/entity system3 does not have driver. [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'system3' (4#1) [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:23]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 427.422 ; gain = 145.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin q7Seg:num3[3] to constant 0 [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:56]
WARNING: [Synth 8-3295] tying undriven pin q7Seg:num3[2] to constant 0 [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:56]
WARNING: [Synth 8-3295] tying undriven pin q7Seg:num3[1] to constant 0 [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:56]
WARNING: [Synth 8-3295] tying undriven pin q7Seg:num3[0] to constant 0 [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/sources_1/new/system3.v:56]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 427.422 ; gain = 145.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 427.422 ; gain = 145.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.srcs/constrs_1/imports/new/Basys 3 Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.754 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 749.754 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 749.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 749.754 ; gain = 468.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.754 ; gain = 468.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.754 ; gain = 468.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.754 ; gain = 468.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design system3 has port dp driven by constant 1
WARNING: [Synth 8-3331] design system3 has unconnected port sw[15]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[14]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[13]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[12]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[11]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[10]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[9]
WARNING: [Synth 8-3331] design system3 has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 749.754 ; gain = 468.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|system3     | p_0_out    | 1024x8        | LUT            | 
|system3     | p_0_out    | 1024x8        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 759.297 ; gain = 477.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 759.445 ; gain = 477.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    20|
|3     |LUT2  |     5|
|4     |LUT3  |     3|
|5     |LUT4  |    12|
|6     |LUT5  |    15|
|7     |LUT6  |   119|
|8     |MUXF7 |    49|
|9     |FDRE  |    31|
|10    |IBUF  |    13|
|11    |OBUF  |    12|
+------+------+------+

Report Instance Areas: 
+------+---------------------+-------------+------+
|      |Instance             |Module       |Cells |
+------+---------------------+-------------+------+
|1     |top                  |             |   280|
|2     |  fdivTarget         |clockDiv     |     3|
|3     |  \genblk1[0].fdiv   |clockDiv_0   |     2|
|4     |  \genblk1[10].fdiv  |clockDiv_1   |     2|
|5     |  \genblk1[11].fdiv  |clockDiv_2   |     2|
|6     |  \genblk1[12].fdiv  |clockDiv_3   |     2|
|7     |  \genblk1[13].fdiv  |clockDiv_4   |     2|
|8     |  \genblk1[14].fdiv  |clockDiv_5   |     2|
|9     |  \genblk1[15].fdiv  |clockDiv_6   |     2|
|10    |  \genblk1[16].fdiv  |clockDiv_7   |     2|
|11    |  \genblk1[17].fdiv  |clockDiv_8   |     2|
|12    |  \genblk1[1].fdiv   |clockDiv_9   |     2|
|13    |  \genblk1[2].fdiv   |clockDiv_10  |     2|
|14    |  \genblk1[3].fdiv   |clockDiv_11  |     2|
|15    |  \genblk1[4].fdiv   |clockDiv_12  |     2|
|16    |  \genblk1[5].fdiv   |clockDiv_13  |     2|
|17    |  \genblk1[6].fdiv   |clockDiv_14  |     2|
|18    |  \genblk1[7].fdiv   |clockDiv_15  |     2|
|19    |  \genblk1[8].fdiv   |clockDiv_16  |     2|
|20    |  \genblk1[9].fdiv   |clockDiv_17  |     2|
|21    |  q7Seg              |quadSevenSeg |    19|
+------+---------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 770.352 ; gain = 488.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 770.352 ; gain = 166.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 770.352 ; gain = 488.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 779.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 779.969 ; gain = 510.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 779.969 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tongplw/Desktop/Vivado/Lab04/Lab04.runs/synth_1/system3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system3_utilization_synth.rpt -pb system3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 23:13:06 2020...
