PROJECT		:= intercon_top

SOURCE 		:= $(PROJECT).v

SIMULATION_STEPS := 100
include ../makeVerilog.mk