<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>bk_uart_excute_v1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_BKP01</spirit:name>
      <spirit:displayName>S_BKP01</spirit:displayName>
      <spirit:description>slave</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="BKP" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="BKP_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BKP_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BKP01_data_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BKP_busy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BKP01_busy_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BKP_ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BKP01_ready_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_BKP02</spirit:name>
      <spirit:displayName>M_BKP02</spirit:displayName>
      <spirit:description>master</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="BKP" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="BKP_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BKP_data</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BKP02_data_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BKP_busy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BKP02_busy_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BKP_ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>BKP02_ready_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_BKP02.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_BKP02.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART</spirit:name>
      <spirit:displayName>UART</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Tx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Rx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>bk_uart_excute_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fc240749</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>bk_uart_excute_v1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fc240749</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>000cb7fa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BKP01_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BKP01_ready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BKP01_busy_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BKP02_data_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BKP02_ready_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BKP02_busy_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>sys_clk_freq</spirit:name>
        <spirit:displayName>Sys Clk Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sys_clk_freq">50000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BandRate</spirit:name>
        <spirit:displayName>Bandrate</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BandRate">921600</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bk_uart_excute_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fc240749</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bk_uart_excute_v1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/bk_uart_excute_v1_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_000cb7fa</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>bk_uart_excute_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>sys_clk_freq</spirit:name>
      <spirit:displayName>Sys Clk Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.sys_clk_freq">50000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BandRate</spirit:name>
      <spirit:displayName>Bandrate</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BandRate">921600</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">bk_uart_excute_v1_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>bk_uart_excute_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-05-03T00:43:22Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143825c1_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e93eaff_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc54815_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101e5a7_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2852473b_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bbb04a_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d1dba6_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6772eb1c_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a57093d_ARCHIVE_LOCATION">d:/xilinx_prj/z7_lite_sar_1pics_top_dbg1/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519e9165_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5540ca2f_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5114f4f2_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731a434b_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4700766b_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386d7bc9_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5237ef7d_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491b995b_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce8b7c9_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245070c5_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a61289_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37543316_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f8dada_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd83b96_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc03c3_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cad51be_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d590c7_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3f9551_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f24546f_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0392f3_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f862c74_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aa6b0_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c447fe_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789f9d9f_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1719be03_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2648e8b5_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0b492f_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36266397_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe249f9_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2363cc76_ARCHIVE_LOCATION">d:/pre/z7_lite_bk_uart_test/userip/bk_uart</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6c79fa7c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3bc24536"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="59ae7d26"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7f890b0c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="69b62e31"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
