Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Tue Jan 11 21:35:42 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg_submodules/point_add/post_synth_power.rpt
| Design           : point_add
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 167.432      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 63.935       |
| Device Static (mW)       | 103.497      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    29.577  |        3 |       --- |             --- |
| Slice Logic             |    17.797  |    15683 |       --- |             --- |
|   LUT as Logic          |    16.795  |     7409 |     53200 |           13.93 |
|   Register              |     1.000  |     6176 |    106400 |            5.80 |
|   CARRY4                |     0.002  |       51 |     13300 |            0.38 |
|   Others                |     0.000  |       17 |       --- |             --- |
|   LUT as Shift Register |     0.000  |       12 |     17400 |            0.07 |
| Signals                 |    16.560  |    13872 |       --- |             --- |
| Static Power            |   103.497  |          |           |                 |
| Total                   |   167.432  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.072 |       0.064 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+------------+
| Name            | Power (mW) |
+-----------------+------------+
| point_add       |    63.935  |
|   ins10         |    26.164  |
|     ins1        |    18.684  |
|     ins2        |     4.142  |
|     ins7        |     0.010  |
|   ins11         |    35.098  |
|     ins11       |     0.010  |
|     ins12       |     0.010  |
|     ins2        |     0.546  |
|       aa[0].aa  |     0.010  |
|       aa[10].aa |     0.005  |
|       aa[11].aa |     0.006  |
|       aa[12].aa |     0.011  |
|       aa[13].aa |     0.011  |
|       aa[14].aa |     0.006  |
|       aa[15].aa |     0.006  |
|       aa[16].aa |     0.005  |
|       aa[17].aa |     0.005  |
|       aa[18].aa |     0.005  |
|       aa[19].aa |     0.006  |
|       aa[1].aa  |     0.005  |
|       aa[20].aa |     0.005  |
|       aa[21].aa |     0.005  |
|       aa[22].aa |     0.005  |
|       aa[23].aa |     0.005  |
|       aa[24].aa |     0.006  |
|       aa[25].aa |     0.005  |
|       aa[26].aa |     0.005  |
|       aa[27].aa |     0.006  |
|       aa[28].aa |     0.005  |
|       aa[29].aa |     0.006  |
|       aa[2].aa  |     0.005  |
|       aa[30].aa |     0.005  |
|       aa[31].aa |     0.005  |
|       aa[32].aa |     0.006  |
|       aa[33].aa |     0.005  |
|       aa[34].aa |     0.005  |
|       aa[35].aa |     0.006  |
|       aa[36].aa |     0.005  |
|       aa[37].aa |     0.006  |
|       aa[38].aa |     0.006  |
|       aa[39].aa |     0.005  |
|       aa[3].aa  |     0.006  |
|       aa[40].aa |     0.006  |
|       aa[41].aa |     0.005  |
|       aa[42].aa |     0.005  |
|       aa[43].aa |     0.006  |
|       aa[44].aa |     0.005  |
|       aa[45].aa |     0.006  |
|       aa[46].aa |     0.005  |
|       aa[47].aa |     0.005  |
|       aa[48].aa |     0.006  |
|       aa[49].aa |     0.005  |
|       aa[4].aa  |     0.005  |
|       aa[50].aa |     0.006  |
|       aa[51].aa |     0.006  |
|       aa[52].aa |     0.005  |
|       aa[53].aa |     0.006  |
|       aa[54].aa |     0.005  |
|       aa[55].aa |     0.005  |
|       aa[56].aa |     0.006  |
|       aa[57].aa |     0.005  |
|       aa[58].aa |     0.005  |
|       aa[59].aa |     0.006  |
|       aa[5].aa  |     0.006  |
|       aa[60].aa |     0.005  |
|       aa[61].aa |     0.006  |
|       aa[62].aa |     0.005  |
|       aa[63].aa |     0.005  |
|       aa[64].aa |     0.006  |
|       aa[65].aa |     0.005  |
|       aa[66].aa |     0.005  |
|       aa[67].aa |     0.005  |
|       aa[68].aa |     0.005  |
|       aa[69].aa |     0.005  |
|       aa[6].aa  |     0.006  |
|       aa[70].aa |     0.005  |
|       aa[71].aa |     0.005  |
|       aa[72].aa |     0.005  |
|       aa[73].aa |     0.005  |
|       aa[74].aa |     0.006  |
|       aa[75].aa |     0.005  |
|       aa[76].aa |     0.005  |
|       aa[77].aa |     0.005  |
|       aa[78].aa |     0.005  |
|       aa[79].aa |     0.006  |
|       aa[7].aa  |     0.005  |
|       aa[80].aa |     0.005  |
|       aa[81].aa |     0.005  |
|       aa[82].aa |     0.006  |
|       aa[83].aa |     0.005  |
|       aa[84].aa |     0.005  |
|       aa[85].aa |     0.006  |
|       aa[86].aa |     0.005  |
|       aa[87].aa |     0.006  |
|       aa[88].aa |     0.005  |
|       aa[89].aa |     0.006  |
|       aa[8].aa  |     0.006  |
|       aa[90].aa |     0.006  |
|       aa[91].aa |     0.005  |
|       aa[92].aa |     0.005  |
|       aa[93].aa |     0.005  |
|       aa[94].aa |     0.005  |
|       aa[95].aa |     0.005  |
|       aa[96].aa |     0.005  |
|       aa[9].aa  |     0.006  |
|     ins3        |    19.551  |
|     ins4        |     7.630  |
|     ins5        |     5.472  |
+-----------------+------------+


