# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV02.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port D2_OUT[0] = B66_L4_P (J1:130)
set_property PACKAGE_PIN G3 [get_ports D2_OUT[0]]
set_property PULLDOWN true [get_ports D2_OUT[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[0]]

# Port D2_OUT[1] = B66_L16_N (J1:131)
set_property PACKAGE_PIN F7 [get_ports D2_OUT[1]]
set_property PULLDOWN true [get_ports D2_OUT[1]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[1]]

# Port D2_OUT[2] = B66_L15_N (J1:134)
set_property PACKAGE_PIN F6 [get_ports D2_OUT[2]]
set_property PULLDOWN true [get_ports D2_OUT[2]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[2]]

# Port D2_OUT[3] = B66_L6_N (J1:135)
set_property PACKAGE_PIN F5 [get_ports D2_OUT[3]]
set_property PULLDOWN true [get_ports D2_OUT[3]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[3]]

# Port D2_OUT[4] = B66_L15_P (J1:136)
set_property PACKAGE_PIN G6 [get_ports D2_OUT[4]]
set_property PULLDOWN true [get_ports D2_OUT[4]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[4]]

# Port D2_OUT[5] = B66_L6_P (J1:137)
set_property PACKAGE_PIN G5 [get_ports D2_OUT[5]]
set_property PULLDOWN true [get_ports D2_OUT[5]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[5]]

# Port D2_OUT[6] = B66_L5_P (J1:140)
set_property PACKAGE_PIN E4 [get_ports D2_OUT[6]]
set_property PULLDOWN true [get_ports D2_OUT[6]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[6]]

# Port D2_OUT[7] = B66_T3 (J1:141)
set_property PACKAGE_PIN C7 [get_ports D2_OUT[7]]
set_property PULLDOWN true [get_ports D2_OUT[7]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[7]]

# Port D2_OUT[8] = B66_L5_N (J1:142)
set_property PACKAGE_PIN E3 [get_ports D2_OUT[8]]
set_property PULLDOWN true [get_ports D2_OUT[8]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[8]]

# Port D2_OUT[9] = B66_T2 (J1:143)
set_property PACKAGE_PIN E7 [get_ports D2_OUT[9]]
set_property PULLDOWN true [get_ports D2_OUT[9]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[9]]

# Port D2_OUT[10] = B66_T1 (J1:145)
set_property PACKAGE_PIN D2 [get_ports D2_OUT[10]]
set_property PULLDOWN true [get_ports D2_OUT[10]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[10]]

# Port D2_OUT[11] = B66_L14_N (J1:146)
set_property PACKAGE_PIN D5 [get_ports D2_OUT[11]]
set_property PULLDOWN true [get_ports D2_OUT[11]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[11]]

# Port D2_OUT[12] = B66_T0 (J1:147)
set_property PACKAGE_PIN G4 [get_ports D2_OUT[12]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[12]]

# Port D2_OUT[13] = B66_L14_P (J1:148)
set_property PACKAGE_PIN E5 [get_ports D2_OUT[13]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[13]]

# Port D2_OUT[14] = B65_T3 (J4:1)
set_property PACKAGE_PIN K5 [get_ports D2_OUT[14]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[14]]

# Port D2_OUT[15] = B65_T2 (J4:3)
set_property PACKAGE_PIN P9 [get_ports D2_OUT[15]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[15]]

# Port D2_OUT[16] = B65_T1 (J4:5)
set_property PACKAGE_PIN H2 [get_ports D2_OUT[16]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[16]]

# Port D2_OUT[17] = B65_T0 (J4:7)
set_property PACKAGE_PIN W9 [get_ports D2_OUT[17]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[17]]

# Port D2_OUT[18] = B65_L8_P (J4:11)
set_property PACKAGE_PIN J1 [get_ports D2_OUT[18]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[18]]

# Port D2_OUT[19] = B65_L8_N (J4:13)
set_property PACKAGE_PIN H1 [get_ports D2_OUT[19]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[19]]

# Port D2_OUT[20] = B65_L7_N (J4:23)
set_property PACKAGE_PIN K1 [get_ports D2_OUT[20]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[20]]

# Port D2_OUT[21] = B65_L7_P (J4:25)
set_property PACKAGE_PIN L1 [get_ports D2_OUT[21]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[21]]

# Port D2_OUT[22] = B65_L16_N (J4:41)
set_property PACKAGE_PIN P6 [get_ports D2_OUT[22]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[22]]

# Port D2_OUT[23] = B65_L16_P (J4:43)
set_property PACKAGE_PIN P7 [get_ports D2_OUT[23]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[23]]

# Port D2_OUT[24] = B66_L17_N (J1:122)
set_property PACKAGE_PIN E8 [get_ports D2_OUT[24]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[24]]

# Port D2_OUT[25] = B66_L18_N (J1:123)
set_property PACKAGE_PIN D9 [get_ports D2_OUT[25]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT[25]]

# Port D2_OUT_26[0] = B66_L17_P (J1:124)
set_property PACKAGE_PIN F8 [get_ports D2_OUT_26[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT_26[0]]

# Port D2_OUT_27[0] = B66_L18_P (J1:125)
set_property PACKAGE_PIN E9 [get_ports D2_OUT_27[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT_27[0]]

# Port D2_OUT_28[0] = B66_L4_N (J1:128)
set_property PACKAGE_PIN F3 [get_ports D2_OUT_28[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT_28[0]]

# Port D2_OUT_29[0] = B66_L16_P (J1:129)
set_property PACKAGE_PIN G8 [get_ports D2_OUT_29[0]]
set_property IOSTANDARD LVCMOS18 [get_ports D2_OUT_29[0]]

