{"Source Block": ["oh/elink/dv/elink_e16_model.v@5772:5788@HdlStmAssign", "\n\n   output [DW-1:0] out;\n   \n  \n   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n\t\t\t {(DW){sel2}} & in2[DW-1:0] |\n\t\t\t {(DW){sel3}} & in3[DW-1:0] |\n\t\t\t {(DW){sel4}} & in4[DW-1:0] |\n\t\t\t {(DW){sel5}} & in5[DW-1:0] |\n\t\t\t {(DW){sel6}} & in6[DW-1:0]);\n   \n\n   // synthesis translate_off\n   always @*\n     if((sel0+sel1+sel2+sel3+sel4+sel5+sel6>1) & $time>0)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[5777, "   assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |\n"], [5778, "\t\t\t {(DW){sel1}} & in1[DW-1:0] |\n"], [5779, "\t\t\t {(DW){sel2}} & in2[DW-1:0] |\n"], [5780, "\t\t\t {(DW){sel3}} & in3[DW-1:0] |\n"], [5781, "\t\t\t {(DW){sel4}} & in4[DW-1:0] |\n"], [5782, "\t\t\t {(DW){sel5}} & in5[DW-1:0] |\n"], [5783, "\t\t\t {(DW){sel6}} & in6[DW-1:0]);\n"]], "Add": []}}