// Seed: 3843178451
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input supply0 id_10,
    inout wire id_11,
    output uwire id_12
);
  wire id_14, id_15, id_16, id_17, id_18;
  assign module_1.id_7 = 0;
  tri id_19, id_20 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    output supply1 void id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor void id_8
);
  wire id_10;
  xor primCall (id_6, id_10, id_7, id_5, id_14, id_12, id_13, id_4, id_11, id_0, id_15, id_8);
  tri1 id_11 = id_4, id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_3,
      id_13,
      id_8,
      id_15,
      id_6,
      id_3,
      id_11,
      id_12,
      id_8,
      id_15,
      id_6
  );
endmodule
