# IS316_DSD_VerilogLab
* This is the assignment for IS316-Digital_System_Design(DSD).
* It is completed via Verilog under ModelSim-10.7. Detailes are provided in Report.md.
