
---------- Begin Simulation Statistics ----------
final_tick                               16848450585432                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151409                       # Simulator instruction rate (inst/s)
host_mem_usage                               17214624                       # Number of bytes of host memory used
host_op_rate                                   259378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4199.42                       # Real time elapsed on the host
host_tick_rate                                7929590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   635829800                       # Number of instructions simulated
sim_ops                                    1089236382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033300                       # Number of seconds simulated
sim_ticks                                 33299679321                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          316                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1454265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2909505                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2229                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu0.num_int_insts                          10                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     17.39%     17.39% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     17.39% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     17.39% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.35%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      8.70%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     30.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     17.39%     47.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     47.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     47.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      4.35%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     21.74%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     73.91% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      4.35%     78.26% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      4.35%     82.61% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     17.39%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        23                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        38015                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1743658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3488303                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   8                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     1                       # Number of float alu accesses
system.cpu1.num_fp_insts                            1                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  1                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         5                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      5     20.83%     95.83% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  1      4.17%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    2                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           93                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2407851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4800557                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          312                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1958176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          285                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3912042                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          285                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu3.num_fp_insts                           13                       # number of float instructions
system.cpu3.num_fp_register_reads                  19                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 28                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     35.00%     35.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     35.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2     10.00%     45.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     45.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     45.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      5.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      5.00%     55.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     55.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2     10.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     65.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      5.00%     70.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     70.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  6     30.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1367643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2750756                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       558445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1196245                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         50616880                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        45692317                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126931483                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            230010045                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.787819                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.787819                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        170323236                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       105853830                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 398900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       110095                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        12894437                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.342527                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            46963886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10832075                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        2018265                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     35069871                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          100                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         6706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     11010783                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    234734221                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     36131811                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189082                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    234250393                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          5241                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     12168207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        111402                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     12235181                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         2741                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        71948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        38147                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        280015305                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            232869890                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600579                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        168171299                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.328722                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             232973088                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       215161400                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      102755423                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.269327                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.269327                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       115633      0.05%      0.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113572179     48.44%     48.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25925      0.01%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     48.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     18104354      7.72%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     56.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      7356498      3.14%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     59.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      6217937      2.65%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     18230540      7.78%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        50784      0.02%     69.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      4749463      2.03%     71.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      1226498      0.52%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17748073      7.57%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt         4234      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      9459089      4.03%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7351391      3.14%     87.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     26726495     11.40%     98.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3500382      1.49%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     234439475                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      116665502                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    232886926                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    114861394                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    118154315                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2070966                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008834                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1164546     56.23%     56.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     56.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     56.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        20655      1.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        225381     10.88%     68.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        21333      1.03%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        20805      1.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        25514      1.23%     71.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv         1607      0.08%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22312      1.08%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        317535     15.33%     87.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       148567      7.17%     95.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        73120      3.53%     98.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        29591      1.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     119729306                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    337681038                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    118008496                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    121306819                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         234730594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        234439475                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         3627                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      4724176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        17942                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      5254902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99600106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.353807                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.528875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     41518376     41.69%     41.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      6517018      6.54%     48.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9381513      9.42%     57.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      9708356      9.75%     67.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9458468      9.50%     76.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8079299      8.11%     85.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6734489      6.76%     91.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4223634      4.24%     96.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      3978953      3.99%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99600106                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.344418                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      2774066                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       511325                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     35069871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     11010783                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       89481287                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99999006                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  11292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204811178                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100704280                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450562993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.399996                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.399996                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        147777770                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84846195                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  99127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1114818                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46357211                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.809768                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140947479                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42745867                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6390750                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102949037                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45389707                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    503506168                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98201612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3007649                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    480972012                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents          9645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       197782                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        996951                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       212004                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        18563                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       728220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       386598                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        629450009                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            479127527                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567196                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        357021350                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.791323                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             480381517                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       665360820                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299670723                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.500025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.500025                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2597937      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289952567     59.91%     60.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       973428      0.20%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1295050      0.27%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3134845      0.65%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       204018      0.04%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17532686      3.62%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        60184      0.01%     65.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7672092      1.59%     66.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       602006      0.12%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17421771      3.60%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        41995      0.01%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61412007     12.69%     83.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36567693      7.56%     90.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     38014659      7.85%     98.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6496731      1.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     483979669                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      104042627                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    202973056                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     97468259                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    109758494                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13674804                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028255                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3921612     28.68%     28.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        11975      0.09%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        242720      1.77%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc           10      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     30.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       509413      3.73%     34.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        51837      0.38%     34.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       351523      2.57%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3356539     24.55%     61.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1094528      8.00%     69.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3606557     26.37%     96.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       528090      3.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     391013909                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    879277363                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381659268                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    446709109                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         503506158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        483979669                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     52943116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       716406                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75351923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99899879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.844647                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.694618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     13998919     14.01%     14.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2725091      2.73%     16.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5128532      5.13%     21.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6728928      6.74%     28.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9500025      9.51%     38.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12302283     12.31%     50.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15068489     15.08%     65.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14692615     14.71%     80.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19754997     19.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99899879                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.839845                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5414072                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2530824                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102949037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45389707                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236692034                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus1.numCycles                99999006                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        107110427                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        44066672                       # number of cc regfile writes
system.switch_cpus2.committedInsts           70374277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121283854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.420960                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420960                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   7826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1690097                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28214189                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.947010                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            48314265                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          10020787                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       37071353                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     44547753                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        58817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     11661059                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    223566343                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     38293478                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5056025                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    194699102                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        211063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3522622                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638136                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3918816                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         8543                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       933303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       756794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        203679123                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            192188472                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655353                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        133481715                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.921904                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             193504125                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       278532073                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      156414590                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.703750                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703750                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass        84400      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    148490367     74.34%     74.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205759      0.10%     74.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       523030      0.26%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     40005215     20.03%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     10446356      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     199755127                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3878883                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019418                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        3363713     86.72%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     86.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        480442     12.39%     99.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        34728      0.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     203549610                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    504125420                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    192188472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    325856970                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         223566343                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        199755127                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    102282390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       745103                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    112207947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99991180                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.997727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.775171                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57276478     57.28%     57.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      6462924      6.46%     63.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4343940      4.34%     68.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3023281      3.02%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4482776      4.48%     75.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5833149      5.83%     81.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      6911777      6.91%     88.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6287871      6.29%     94.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5368984      5.37%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99991180                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.997571                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      4483448                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1428601                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     44547753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     11661059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      104767088                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99999006                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        110907800                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        53910724                       # number of cc regfile writes
system.switch_cpus3.committedInsts          188523979                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            287379399                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.530431                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.530431                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309766722                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       147995782                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  18680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       209264                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        19455120                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.023005                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            61074001                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12958636                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26728984                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     48910925                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         1006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     13397939                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    310507280                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     48115365                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       339416                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    302297508                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        328748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        18417                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        208792                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       464271                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          460                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       117662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        91602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        424748174                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            302177639                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.556177                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        236234997                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.021806                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             302247521                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       249892346                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      114637371                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.885259                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.885259                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1165      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    148069583     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1555739      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      3036726      1.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4322053      1.43%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      1674212      0.55%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     32187412     10.64%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      9383596      3.10%     66.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      1816037      0.60%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     37945526     12.54%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1480577      0.49%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      8601991      2.84%     82.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4078402      1.35%     83.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     39592009     13.08%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      8891896      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     302636924                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      168517916                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    335382056                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    166585567                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    183626875                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2379941                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007864                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          39799      1.67%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         52271      2.20%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       265224     11.14%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     15.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       135650      5.70%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     20.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        374570     15.74%     36.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       285260     11.99%     48.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       624364     26.23%     74.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       602803     25.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     136497784                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    372322497                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    135592072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    150008642                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         310507280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        302636924                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23127777                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        70438                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     24111337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99980326                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.026965                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.636811                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30783400     30.79%     30.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5705282      5.71%     36.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8995811      9.00%     45.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9884383      9.89%     55.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13043814     13.05%     68.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10944412     10.95%     79.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8654847      8.66%     88.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5286543      5.29%     93.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      6681834      6.68%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99980326                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.026399                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3748054                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       344409                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     48910925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     13397939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      117720910                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99999006                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     78                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     42822891                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        42822894                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     42838121                       # number of overall hits
system.cpu0.dcache.overall_hits::total       42838124                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       676375                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        676378                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       679193                       # number of overall misses
system.cpu0.dcache.overall_misses::total       679196                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16649574678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16649574678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16649574678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16649574678                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     43499266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43499272                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     43517314                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43517320                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015549                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015549                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.015607                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015607                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24615.893074                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24615.783893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24513.760710                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24513.652433                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        46974                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1551                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            126                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.286267                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   182.190476                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       658872                       # number of writebacks
system.cpu0.dcache.writebacks::total           658872                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        17969                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17969                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        17969                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17969                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       658406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       658406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       659430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       659430                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  15418756728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15418756728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  15489846567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15489846567                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.015136                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015136                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.015153                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015153                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 23418.311388                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23418.311388                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 23489.751099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23489.751099                       # average overall mshr miss latency
system.cpu0.dcache.replacements                658872                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32689796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32689799                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       186066                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       186068                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   6062486112                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6062486112                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     32875862                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     32875867                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.400000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.005660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 32582.449840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32582.099619                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        17961                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17961                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       168105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       168105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4995229437                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4995229437                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005113                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 29714.936718                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29714.936718                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10133095                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10133095                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       490309                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       490310                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  10587088566                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  10587088566                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10623404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10623405                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.046154                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046154                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 21592.686583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21592.642545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       490301                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       490301                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  10423527291                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10423527291                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.046153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.046153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 21259.445302                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21259.445302                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        15230                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15230                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         2818                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         2818                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        18048                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        18048                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.156139                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.156139                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1024                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1024                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     71089839                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     71089839                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.056738                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.056738                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 69423.670898                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 69423.670898                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          503.683912                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           43497558                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           659384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.966960                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.186073                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.497840                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.983394                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        348797944                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       348797944                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     15583839                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15583858                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     15583839                       # number of overall hits
system.cpu0.icache.overall_hits::total       15583858                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       802540                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        802543                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       802540                       # number of overall misses
system.cpu0.icache.overall_misses::total       802543                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   4105192032                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4105192032                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   4105192032                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4105192032                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     16386379                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16386401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     16386379                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16386401                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.048976                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.048976                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.048976                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048976                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5115.249124                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5115.230003                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5115.249124                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5115.230003                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       795343                       # number of writebacks
system.cpu0.icache.writebacks::total           795343                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         6688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         6688                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6688                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       795852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       795852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       795852                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       795852                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   3787522020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3787522020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   3787522020                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3787522020                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.048568                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.048568                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.048568                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.048568                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4759.078346                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4759.078346                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4759.078346                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4759.078346                       # average overall mshr miss latency
system.cpu0.icache.replacements                795343                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     15583839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15583858                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       802540                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       802543                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   4105192032                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4105192032                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     16386379                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16386401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.048976                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.048976                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5115.249124                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5115.230003                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         6688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       795852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       795852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   3787522020                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3787522020                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.048568                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.048568                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4759.078346                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4759.078346                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          490.130563                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16379713                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           795855                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            20.581278                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.872296                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   488.258266                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003657                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.953629                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.957286                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        131887063                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       131887063                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         964986                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       593894                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       986267                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           50                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           50                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        490254                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       490253                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       964986                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2387053                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1977741                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            4364794                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    101836672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84368384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           186205056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       125946                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                8060544                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1581236                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001610                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.040086                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1578691     99.84%     99.84% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                2545      0.16%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1581236                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1937370357                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      795062456                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      658762505                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       793271                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       533638                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1326909                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       793271                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       533638                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1326909                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2581                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       125744                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       128331                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2581                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       125744                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       128331                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    224996112                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  12304608741                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  12529604853                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    224996112                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  12304608741                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  12529604853                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       795852                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       659382                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1455240                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       795852                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       659382                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1455240                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.003243                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.190700                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.088185                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.003243                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.190700                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.088185                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 87174.006974                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 97854.440299                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 97635.059752                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 87174.006974                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 97854.440299                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 97635.059752                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       125946                       # number of writebacks
system.cpu0.l2cache.writebacks::total          125946                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2581                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       125744                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       128325                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2581                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       125744                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       128325                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    224136639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  12262736322                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  12486872961                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    224136639                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  12262736322                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  12486872961                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003243                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.190700                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.088181                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003243                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.190700                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.088181                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86841.006974                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97521.442948                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 97306.627399                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86841.006974                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97521.442948                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 97306.627399                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               125946                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       505638                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       505638                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       505638                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       505638                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       948261                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       948261                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       948261                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       948261                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           50                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           50                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           50                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       407787                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       407787                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        82466                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        82467                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7886392713                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7886392713                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       490253                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       490254                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.168211                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.168213                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 95632.050942                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 95630.891302                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        82466                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        82466                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7858931868                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7858931868                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.168211                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.168211                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 95299.054980                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 95299.054980                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       793271                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       125851                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       919122                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2581                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        43278                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        45864                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    224996112                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4418216028                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   4643212140                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       795852                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       169129                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       964986                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.003243                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.255888                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.047528                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87174.006974                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102089.191460                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 101238.708791                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2581                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        43278                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        45859                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    224136639                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   4403804454                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   4627941093                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.003243                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.255888                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.047523                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86841.006974                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 101756.191460                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100916.746833                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3540.670580                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2909188                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          130042                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           22.371142                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    71.749981                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.978987                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.405085                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   311.716767                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3154.819759                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.017517                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000239                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000343                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.076103                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.770220                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.864422                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3097                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        46677066                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       46677066                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33299668998                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30777.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30777.numOps                      0                       # Number of Ops committed
system.cpu0.thread30777.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116435195                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116435199                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116446547                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116446551                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3517822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3517827                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3542963                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3542968                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  17098418466                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17098418466                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  17098418466                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17098418466                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    119953017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    119953026                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    119989510                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    119989519                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.555556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.029327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.555556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.029527                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029527                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4860.512688                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4860.505780                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4826.022306                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4826.015495                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          289                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          289                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1743474                       # number of writebacks
system.cpu1.dcache.writebacks::total          1743474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1782962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1782962                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1782962                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1782962                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1734860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1734860                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1743986                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1743986                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   8003270385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8003270385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8043202080                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8043202080                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014463                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014463                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014534                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4613.208204                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4613.208204                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4611.964821                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4611.964821                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1743474                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76354573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76354574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3167220                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3167223                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  15358585374                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15358585374                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79521793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79521797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.750000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4849.232252                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4849.227659                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1776307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1776307                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1390913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1390913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6397480782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6397480782                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4599.483060                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4599.483060                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40080622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40080625                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       350602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       350604                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1739833092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1739833092                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40431224                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40431229                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.400000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008672                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4962.416335                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4962.388028                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6655                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       343947                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       343947                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1605789603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1605789603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008507                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4668.712339                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4668.712339                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        11352                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11352                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        25141                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        36493                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        36493                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.688927                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.688927                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9126                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     39931695                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     39931695                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.250075                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.250075                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4375.596647                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4375.596647                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          505.301482                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118190542                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1743986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            67.770350                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.633528                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   501.667954                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.007097                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.979820                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          336                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        961660138                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       961660138                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          5                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45494532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45494550                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45494532                       # number of overall hits
system.cpu1.icache.overall_hits::total       45494550                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          754                       # number of overall misses
system.cpu1.icache.overall_misses::total          757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     68102829                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     68102829                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     68102829                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     68102829                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45495286                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45495307                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45495286                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45495307                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 90322.054377                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 89964.107001                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 90322.054377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 89964.107001                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          173                       # number of writebacks
system.cpu1.icache.writebacks::total              173                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           92                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           92                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          662                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          662                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     59513094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     59513094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     59513094                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     59513094                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89898.933535                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89898.933535                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89898.933535                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89898.933535                       # average overall mshr miss latency
system.cpu1.icache.replacements                   173                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45494532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45494550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     68102829                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     68102829                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45495286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45495307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 90322.054377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 89964.107001                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           92                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     59513094                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     59513094                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 89898.933535                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89898.933535                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          450.393664                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45495215                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              665                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68413.857143                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   447.393664                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.873816                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.879675                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363963121                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363963121                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1400707                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       476105                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1267542                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        343944                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       343944                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1400707                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1498                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5231455                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5232953                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        53312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    223197376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           223250688                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            6                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    384                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1744656                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.021796                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.146016                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1706630     97.82%     97.82% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               38026      2.18%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1744656                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2322871137                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         664990                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1742238684                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          107                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1742018                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1742125                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          107                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1742018                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1742125                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          550                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1962                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2520                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          550                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1962                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2520                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     58641966                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    197258544                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    255900510                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     58641966                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    197258544                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    255900510                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          657                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1743980                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1744645                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          657                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1743980                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1744645                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.837139                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.001125                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.001444                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.837139                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.001125                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.001444                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 106621.756364                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 100539.522936                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 101547.821429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 106621.756364                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 100539.522936                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 101547.821429                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          543                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1962                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2505                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          543                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1962                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2505                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     57928347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    196605198                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    254533545                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     57928347                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    196605198                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    254533545                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.826484                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.001125                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.001436                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.826484                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.001125                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.001436                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 106682.038674                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 100206.522936                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 101610.197605                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 106682.038674                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 100206.522936                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 101610.197605                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       476105                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       476105                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1231472                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1231472                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1231472                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1231472                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            5                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       343320                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       343320                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          621                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          623                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     65971296                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     65971296                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       343941                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       343943                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001806                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001811                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 106233.971014                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 105892.930979                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          621                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          621                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     65764503                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     65764503                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001806                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001806                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 105900.971014                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 105900.971014                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          107                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1398698                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1398805                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          550                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1341                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1897                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     58641966                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    131287248                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    189929214                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          657                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1400039                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1400702                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.837139                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000958                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.001354                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 106621.756364                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97902.496644                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 100120.829731                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          543                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1341                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1884                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     57928347                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    130840695                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    188769042                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.826484                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000958                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001345                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 106682.038674                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 97569.496644                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100195.882166                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1504.972303                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3452220                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2513                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1373.744528                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   465.207261                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1031.765042                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.001221                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.113576                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.251896                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.367425                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2513                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1267                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1246                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.613525                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        55238145                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       55238145                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33299668998                       # Cumulative time (in ticks) in various power states
system.cpu1.thread22320.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread22320.numOps                      0                       # Number of Ops committed
system.cpu1.thread22320.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     35139949                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35139954                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     35139951                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35139956                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3531770                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3531775                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3531773                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3531778                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 115827295095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 115827295095                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 115827295095                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 115827295095                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     38671719                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     38671729                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     38671724                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     38671734                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.091327                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091327                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.091327                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091327                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 32795.820536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32795.774107                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 32795.792678                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32795.746249                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3415                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.673077                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2392107                       # number of writebacks
system.cpu2.dcache.writebacks::total          2392107                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1123462                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1123462                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1123462                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1123462                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2408308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2408308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2408310                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2408310                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  57365138106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57365138106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57365262315                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57365262315                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.062276                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062276                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.062276                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062276                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 23819.685068                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23819.685068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 23819.716862                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23819.716862                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2392107                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     28715918                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28715921                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3229587                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3229591                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 112066223265                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 112066223265                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     31945505                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     31945512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.101097                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101097                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 34699.862015                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34699.819037                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1123394                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1123394                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2106193                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2106193                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  53704882359                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  53704882359                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065931                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065931                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 25498.557045                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25498.557045                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      6424031                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6424033                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       302183                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       302184                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3761071830                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3761071830                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      6726214                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6726217                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044926                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044926                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 12446.338245                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 12446.297057                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       302115                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       302115                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3660255747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3660255747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044916                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044916                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 12115.438648                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12115.438648                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       124209                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       124209                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 62104.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 62104.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.900744                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           37560395                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2392619                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.698444                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.018557                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.882187                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000036                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999770                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999806                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        311766491                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       311766491                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     30298021                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30298040                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     30298021                       # number of overall hits
system.cpu2.icache.overall_hits::total       30298040                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          156                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           159                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          156                       # number of overall misses
system.cpu2.icache.overall_misses::total          159                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     10680309                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10680309                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     10680309                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10680309                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     30298177                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30298199                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     30298177                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30298199                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 68463.519231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67171.754717                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 68463.519231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67171.754717                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           76                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           76                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      6899760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6899760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      6899760                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6899760                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        86247                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        86247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        86247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        86247                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     30298021                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30298040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          156                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     10680309                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10680309                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     30298177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30298199                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 68463.519231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67171.754717                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           76                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      6899760                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6899760                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst        86247                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        86247                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           81.995474                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           30298123                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         365037.626506                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    78.995474                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.154288                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.160147                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           83                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.162109                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        242385675                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       242385675                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2106275                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1514790                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2006879                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        15744                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        15744                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        286427                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       286427                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2106279                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      7208837                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            7209003                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    306222464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           306227776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1129562                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               72291968                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3538012                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000114                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.010699                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3537607     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 405      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3538012                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3191726079                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           9.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2395464138                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          7.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1259190                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1259190                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1259190                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1259190                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           80                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1133428                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1133516                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           80                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1133428                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1133516                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      6844815                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  50700340575                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  50707185390                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      6844815                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  50700340575                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  50707185390                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           80                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2392618                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2392706                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           80                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2392618                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2392706                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.473719                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.473738                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.473719                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.473738                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 85560.187500                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 44731.858199                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 44734.424031                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 85560.187500                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 44731.858199                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 44734.424031                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1129562                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1129562                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1133428                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1133508                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1133428                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1133508                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      6818175                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  50322910383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  50329728558                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      6818175                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  50322910383                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  50329728558                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.473719                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.473735                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.473719                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.473735                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 85227.187500                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 44398.859374                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 44401.740930                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 85227.187500                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 44398.859374                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 44401.740930                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1129562                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1267268                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1267268                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1267268                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1267268                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1124746                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1124746                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1124746                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1124746                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        15744                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        15744                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        15744                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        15744                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       139939                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       139939                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       146487                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       146488                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   2837620206                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   2837620206                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       286426                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       286427                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.511431                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.511432                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19371.140142                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19371.007905                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       146487                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       146487                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2788840035                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   2788840035                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.511431                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.511429                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 19038.140142                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 19038.140142                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1119251                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1119251                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       986941                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       987028                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6844815                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  47862720369                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  47869565184                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2106192                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2106279                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.468590                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.468612                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85560.187500                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 48496.030025                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 48498.690193                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       986941                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       987021                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6818175                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  47534070348                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  47540888523                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.468590                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.468609                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 85227.187500                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 48163.031375                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48166.035498                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4088.935553                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4800460                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1133658                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.234487                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.898406                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.011223                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.016844                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.273312                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4087.735768                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000219                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000067                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997982                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998275                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          547                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1541                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2008                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        77941082                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       77941082                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33299668998                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     55646204                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        55646205                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     55646204                       # number of overall hits
system.cpu3.dcache.overall_hits::total       55646205                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      2736711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2736717                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      2736711                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2736717                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  24344434863                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24344434863                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  24344434863                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24344434863                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     58382915                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     58382922                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     58382915                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     58382922                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.046875                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.046875                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.046875                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.046875                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8895.508098                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8895.488596                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8895.508098                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8895.488596                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1953248                       # number of writebacks
system.cpu3.dcache.writebacks::total          1953248                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       778028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       778028                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       778028                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       778028                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1958683                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1958683                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1958683                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1958683                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  18621212814                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18621212814                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  18621212814                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18621212814                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.033549                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033549                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.033549                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033549                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  9507.006909                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9507.006909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  9507.006909                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9507.006909                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1953248                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     45014598                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       45014599                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            6                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2731751                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2731757                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  24320410578                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24320410578                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     47746349                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     47746356                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.857143                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.057214                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.057214                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8902.865077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8902.845523                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       778028                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       778028                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1953723                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1953723                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  18598840209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18598840209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040919                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  9519.691486                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9519.691486                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     10631606                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10631606                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         4960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     24024285                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24024285                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     10636566                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10636566                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000466                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000466                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4843.605847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4843.605847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         4960                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4960                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     22372605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22372605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4510.605847                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4510.605847                       # average WriteReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.635582                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           57606662                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1953760                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.485025                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150906777                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.003493                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   507.632089                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.007819                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.991469                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999288                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          430                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        469017136                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       469017136                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     23690715                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23690736                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     23690715                       # number of overall hits
system.cpu3.icache.overall_hits::total       23690736                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          124                       # number of overall misses
system.cpu3.icache.overall_misses::total          126                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11902752                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11902752                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11902752                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11902752                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     23690839                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23690862                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     23690839                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23690862                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.086957                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.086957                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 95989.935484                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 94466.285714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 95989.935484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 94466.285714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     10310013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     10310013                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     10310013                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     10310013                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 100097.213592                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 100097.213592                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 100097.213592                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 100097.213592                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     23690715                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23690736                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          126                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11902752                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11902752                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     23690839                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23690862                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 95989.935484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 94466.285714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     10310013                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     10310013                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 100097.213592                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 100097.213592                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.647080                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23690841                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         225627.057143                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   102.647080                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.200483                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204389                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        189527001                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       189527001                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1953833                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       619811                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1448234                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4928                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4928                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           32                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1953834                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5870625                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5870835                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    250048512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           250055232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       114797                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7347008                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2073591                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000137                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.011723                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2073306     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 285      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2073591                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2603570490                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           7.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         103229                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1953441270                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1835131                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1835131                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1835131                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1835131                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       118624                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       118735                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       118624                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       118735                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     10240749                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  10145509002                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  10155749751                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     10240749                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  10145509002                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  10155749751                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1953755                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1953866                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1953755                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1953866                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.060716                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.060769                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.060716                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.060769                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 99424.747573                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 85526.613518                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 85532.907323                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 99424.747573                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 85526.613518                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 85532.907323                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       114797                       # number of writebacks
system.cpu3.l2cache.writebacks::total          114797                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       118624                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       118727                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       118624                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       118727                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     10206450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  10106007543                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  10116213993                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     10206450                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  10106007543                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  10116213993                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.060716                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.060765                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.060716                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.060765                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99091.747573                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85193.616326                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 85205.673461                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99091.747573                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85193.616326                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 85205.673461                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               114797                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       611779                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       611779                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       611779                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       611779                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1341469                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1341469                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1341469                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1341469                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4928                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4928                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4928                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4928                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           28                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       659673                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       659673                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.125000                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 164918.250000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 164918.250000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       658341                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       658341                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 164585.250000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 164585.250000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1835103                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1835103                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       118620                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       118731                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     10240749                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  10144849329                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  10155090078                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1953723                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1953834                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.060715                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.060768                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 99424.747573                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 85523.936343                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 85530.232863                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       118620                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       118723                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     10206450                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10105349202                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  10115555652                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.060715                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060764                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 99091.747573                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 85190.939150                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85202.999015                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4058.705990                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3912041                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          118893                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           32.903880                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150906444                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     6.176775                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.054486                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.241175                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     2.423485                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4048.810069                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001508                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000013                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000303                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000592                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.988479                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.990895                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1473                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1709                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          631                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        62711565                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       62711565                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150916434                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33299668998                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1153508                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        416207                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1023669                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            485963                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             229582                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            229581                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1153513                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       380378                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         5026                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3396278                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       351981                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4133663                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     16131008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       160832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    144816768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     14927744                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                176036352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            558360                       # Total snoops (count)
system.l3bus.snoopTraffic                     4633408                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1941558                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1941558    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1941558                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1371418373                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            85743328                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1670986                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           754952840                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79339108                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.2                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           58                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         2692                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       728117                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        14343                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              745210                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           58                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         2692                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       728117                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        14343                       # number of overall hits
system.l3cache.overall_hits::total             745210                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         2523                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       123052                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          543                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data         1962                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       405311                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       104281                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            637885                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         2523                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       123052                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          543                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data         1962                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       405311                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       104281                       # number of overall misses
system.l3cache.overall_misses::total           637885                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    212963490                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11720036836                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     55752192                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data    188742069                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      6498162                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  35562303079                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      9794529                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   9428235658                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  57184326015                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    212963490                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11720036836                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     55752192                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data    188742069                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      6498162                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  35562303079                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      9794529                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   9428235658                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  57184326015                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2581                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       125744                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          543                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data         1962                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1133428                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       118624                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1383095                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2581                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       125744                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          543                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data         1962                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1133428                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       118624                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1383095                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.977528                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.978591                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.357597                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.879089                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.461201                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.977528                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.978591                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.357597                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.879089                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.461201                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 84408.834721                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 95244.586321                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 102674.386740                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 96198.811927                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 81227.025000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87740.779498                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 95092.514563                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 90411.826296                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89646.763939                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 84408.834721                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 95244.586321                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 102674.386740                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 96198.811927                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 81227.025000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87740.779498                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 95092.514563                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 90411.826296                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89646.763939                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          72397                       # number of writebacks
system.l3cache.writebacks::total                72397                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         2523                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       123052                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          543                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data         1962                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       405311                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       104281                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       637855                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         2523                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       123052                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          543                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data         1962                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       405311                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       104281                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       637855                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    196160310                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10900517176                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     52135812                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    175675149                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      5965362                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  32862958459                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      9108549                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   8733730858                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  52936251675                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    196160310                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10900517176                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     52135812                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    175675149                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      5965362                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  32862958459                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      9108549                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   8733730858                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  52936251675                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.977528                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.978591                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.357597                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.879089                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.461179                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.977528                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.978591                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.357597                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.879089                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.461179                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77748.834721                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 88584.640445                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96014.386740                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 89538.811927                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74567.025000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 81080.845225                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88432.514563                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 83751.890162                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 82991.042909                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77748.834721                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 88584.640445                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96014.386740                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 89538.811927                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74567.025000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 81080.845225                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88432.514563                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 83751.890162                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 82991.042909                       # average overall mshr miss latency
system.l3cache.replacements                    558360                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       343810                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       343810                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       343810                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       343810                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1023669                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1023669                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1023669                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1023669                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          326                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       144712                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           145038                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        82140                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          621                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         1775                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          84544                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7523806984                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     63272664                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    174277881                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       642357                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   7761999886                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        82466                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          621                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       146487                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       229582                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.996047                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.012117                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.368252                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 91597.357974                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 101888.347826                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 98184.721690                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 160589.250000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91810.180332                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        82140                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          621                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         1775                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        84540                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6976761244                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     59136804                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    162456381                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       615717                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   7198970146                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.996047                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.012117                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.368234                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84937.439055                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 95228.347826                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 91524.721690                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 153929.250000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 85154.603099                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           58                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         2366                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       583405                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        14343                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       600172                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         2523                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        40912                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          543                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       403536                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       104277                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       553341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    212963490                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   4196229852                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     55752192                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    125469405                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6498162                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  35388025198                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9794529                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   9427593301                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  49422326129                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2581                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        43278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          543                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       986941                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       118620                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1153513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.977528                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945330                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.408876                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.879084                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.479701                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 84408.834721                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102567.213825                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 102674.386740                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 93564.060403                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 81227.025000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87694.840604                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95092.514563                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 90409.134335                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 89316.219346                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2523                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        40912                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          543                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1341                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       403536                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       104277                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       553315                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    196160310                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   3923755932                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     52135812                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    116538345                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      5965362                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  32700502078                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9108549                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   8733115141                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  45737281529                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.977528                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945330                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.408876                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.879084                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.479678                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 77748.834721                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95907.213825                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 96014.386740                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 86904.060403                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 74567.025000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 81034.906620                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88432.514563                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 83749.198203                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 82660.476454                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59523.715552                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2112689                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1367479                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.544952                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815210510447                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59523.715552                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.908260                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.908260                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63909                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          651                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2609                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        26737                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        33912                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.975174                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             45376663                       # Number of tag accesses
system.l3cache.tags.data_accesses            45376663                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     72397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      2523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    123041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples      1962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    405307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    104230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006240610334                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1275606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72397                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637855                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72397                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     66                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.87                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  285527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   4685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.937236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.770014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1559.998536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         4463     99.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           23      0.51%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-104447            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.099711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.511517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4291     95.50%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.56%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139      3.09%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.56%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.09%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40822720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4633408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1225.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33299560773                       # Total gap between requests
system.mem_ctrls.avgGap                      46884.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       161472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7874624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        34752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       125568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     25939648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6670720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4629504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 4849055.705415451899                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 236477472.473255097866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1043613.653603087761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 3770847.124068615027                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 153755.234416661173                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 778975909.946421146393                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 197959.864311451267                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 200323851.040607422590                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 139025482.959545046091                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         2523                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       123052                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          543                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data         1962                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       405311                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       104281                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        72397                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst    101611817                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   6286841688                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     31791534                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    102127551                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      2966444                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  17667552719                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      5248066                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4826828119                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1630469887322                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     40274.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     51090.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     58547.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     52052.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     37080.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43590.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50952.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     46286.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22521235.51                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           273300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7243                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      432                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  16796                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       161472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7875328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        34752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       125568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     25939648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6673920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40824320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       161472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4633408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4633408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         2523                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       123052                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data         1962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       405307                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       104280                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         637880                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         9610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      4849056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    236498614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1043614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      3770847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       153755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    778975910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       197960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    200419948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1225967362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      4849056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1043614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       153755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       197960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6265526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    139142721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       139142721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    139142721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         9610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      4849056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    236498614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1043614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      3770847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       153755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    778975910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       197960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    200419948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1365110083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               637789                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               72336                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        19962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        21973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        21824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        19255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        19160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        19629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        19463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        18310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        18892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        18234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        20022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        18423                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        20270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        18827                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        19091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        18867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        19648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        20481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         2021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         2251                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         2433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         2239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         2156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         2360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         2018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         2235                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         2246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         2497                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             17868762750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2125112948                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        29024967938                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28016.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           45508.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              424685                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12055                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       273363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   166.245995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.953813                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   245.234566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       199839     73.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31817     11.64%     84.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9587      3.51%     88.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5537      2.03%     90.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3725      1.36%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4476      1.64%     93.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3310      1.21%     94.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1537      0.56%     95.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13535      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       273363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              40818496                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4629504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1225.792465                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              139.025483                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    852620015.520000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1133456160.110386                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2682734172.921568                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  271874566.655996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11871300887.475349                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28063864973.996555                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 174781451.443204                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45050632228.123291                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1352.884867                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     25050110                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30275468888                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             553336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72397                       # Transaction distribution
system.membus.trans_dist::CleanEvict           485963                       # Transaction distribution
system.membus.trans_dist::ReadExReq             84544                       # Transaction distribution
system.membus.trans_dist::ReadExResp            84543                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         553341                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1834124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1834124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1834124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     45457664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     45457664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                45457664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637885                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           494772470                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1169104961                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       13238500                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7589313                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       111554                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4262782                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4225207                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.118533                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1731655                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      1665199                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1646278                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        18921                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         2244                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      4613359                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       104504                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     98962253                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.324220                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.974434                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     46849051     47.34%     47.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     12794423     12.93%     60.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3498171      3.53%     63.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7764318      7.85%     71.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4688593      4.74%     76.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3045877      3.08%     79.47% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3095769      3.13%     82.59% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3440453      3.48%     86.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     13785598     13.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     98962253                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126931483                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     230010045                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44939661                       # Number of memory references committed
system.switch_cpus0.commit.loads             34316624                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          12739113                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         113719125                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          150820491                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1695937                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        56740      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    111849571     48.63%     48.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        25482      0.01%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     48.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     17745370      7.72%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      7275048      3.16%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      6199207      2.70%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     18204563      7.91%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        48938      0.02%     70.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      4728653      2.06%     72.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      1214218      0.53%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     17718360      7.70%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt         4234      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9264189      4.03%     84.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7239723      3.15%     87.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     25052435     10.89%     98.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3383314      1.47%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    230010045                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     13785598                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15939260                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     52623268                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         18525544                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12400631                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        111402                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      4169851                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        23784                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     235811811                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       109688                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           36751618                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10832482                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               179526                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                95145                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     10699149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             131317571                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           13238500                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7603140                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             88647230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         270302                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles        16550                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles       102026                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         16386379                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        27700                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99600106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.390472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.313795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59899319     60.14%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2112254      2.12%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         3012451      3.02%     65.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4319221      4.34%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2115498      2.12%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3280886      3.29%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2107089      2.12%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2539594      2.55%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        20213794     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99600106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.132386                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.313189                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           16403474                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                17179                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2459563                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads         753247                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         2741                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        387746                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1238337                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          1536                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33299679321                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        111402                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        20308056                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15828769                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         26439733                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     36912118                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     235362353                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       364441                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      14409935                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2164226                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      17143582                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    256884386                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          528397206                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       215125475                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        172835845                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    251360596                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         5523790                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         56470338                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               319743275                       # The number of ROB reads
system.switch_cpus0.rob.writes              469885420                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126931483                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          230010045                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52471379                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32619213                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1046586                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22377159                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21969113                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.176507                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8300711                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2895068                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2731023                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       164045                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       130876                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     52943081                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       980908                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92790528                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.855700                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.281038                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     16047687     17.29%     17.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7362992      7.94%     25.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5049528      5.44%     30.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10269892     11.07%     41.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3262959      3.52%     45.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2283880      2.46%     47.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3437091      3.70%     51.42% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3414505      3.68%     55.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41661994     44.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92790528                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450562993                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          131981279                       # Number of memory references committed
system.switch_cpus1.commit.loads             91550045                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44222774                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          94449970                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395548180                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6918503                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2383670      0.53%      0.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268536342     59.60%     60.13% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       963814      0.21%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1235506      0.27%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.62% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3069046      0.68%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       203930      0.05%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17111147      3.80%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        60184      0.01%     65.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7483230      1.66%     66.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       601059      0.13%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16892262      3.75%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        41524      0.01%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56358685     12.51%     83.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     33999096      7.55%     90.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35191360      7.81%     98.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6432138      1.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450562993                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41661994                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5992605                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15396877                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71346005                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6167436                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        996951                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21335685                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        66258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     522054421                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       387390                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98405315                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42745867                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               598441                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               106282                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       985147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             295127564                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52471379                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33000847                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97851311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2125436                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           97                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          606                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         45495286                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99899879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.349932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.951596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11818959     11.83%     11.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4197586      4.20%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6690409      6.70%     22.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4401767      4.41%     27.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11977581     11.99%     39.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3260683      3.26%     42.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8479211      8.49%     50.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4004641      4.01%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45069042     45.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99899879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.524719                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.951305                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45495385                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  175                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18559688                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11398982                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         3187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        18563                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4958472                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        68987                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33299679321                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        996951                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8986015                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6846011                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles           48                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74422905                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8647936                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     515831640                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        40290                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2423851                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1663059                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2976841                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    521974318                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1358468295                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       721013357                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        158300498                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455258681                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        66715556                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23299065                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               554634582                       # The number of ROB reads
system.switch_cpus1.rob.writes             1014128948                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450562993                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       40627745                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     27171560                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1630420                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     14120863                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14102252                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.868202                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        5550000                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      5207288                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      5152996                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        54292                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        11154                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    102294822                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1630386                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85582622                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.417155                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.578000                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     56139312     65.60%     65.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      8270569      9.66%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3611902      4.22%     79.48% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3886243      4.54%     84.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2437756      2.85%     86.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1051501      1.23%     88.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       613588      0.72%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1133313      1.32%     90.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8438438      9.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85582622                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     70374277                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     121283854                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           30803500                       # Number of memory references committed
system.switch_cpus2.commit.loads             24077286                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18104891                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          121135888                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      2314933                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        75998      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     89741181     73.99%     74.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       159462      0.13%     74.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       503713      0.42%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     24077286     19.85%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6726214      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    121283854                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8438438                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5113379                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     55701564                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32978852                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      4559239                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638136                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     13098709                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     247953701                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          172                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           38293401                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           10020787                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               475638                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                85831                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1348691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             155027849                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           40627745                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     24805248                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97004319                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3276340                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         30298177                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99991180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.677143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.214261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        50767236     50.77%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3913378      3.91%     54.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         3436915      3.44%     58.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         6196890      6.20%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6036072      6.04%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3418378      3.42%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         3266351      3.27%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         6169172      6.17%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        16786788     16.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99991180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.406281                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.550294                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           30298177                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    4                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            6347171                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       20470441                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       113194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         8543                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4934835                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          699                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            33                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33299679321                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638136                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         7167311                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       45563495                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         34946108                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     10676120                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     239249825                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       882915                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4792339                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       6569042                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        106821                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    250596647                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          640139148                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       358131055                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    128168367                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       122428153                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         12987340                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               300722860                       # The number of ROB reads
system.switch_cpus2.rob.writes              461648439                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         70374277                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          121283854                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       20327679                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     18278753                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       208374                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      8732177                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8731880                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996599                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         217675                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       599179                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       599052                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          127                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     23127810                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       208332                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     97000081                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.962672                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.314339                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     37182484     38.33%     38.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15157411     15.63%     53.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      4649295      4.79%     58.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      4668563      4.81%     63.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5901330      6.08%     69.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1958693      2.02%     71.67% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2003322      2.07%     73.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       332872      0.34%     74.08% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     25146111     25.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     97000081                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    188523979                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     287379399                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           56739459                       # Number of memory references committed
system.switch_cpus3.commit.loads             46102893                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18494544                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         160889817                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          173634126                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       214014                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          991      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    139872045     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1481568      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2568880      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      3872936      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1498098      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     31849033     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      9182205      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      1719048      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     37114559     12.91%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1480577      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      8092853      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      2999169      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     38010040     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7637397      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    287379399                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     25146111                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8121442                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     50721308                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         25451226                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     15477548                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        208792                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      8711878                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     314249730                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          171                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           48115365                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12958636                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                47532                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       208229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             208635442                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           20327679                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9548607                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             99563263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         417668                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         23690839                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           60                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99980326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.188919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.453766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        44740528     44.75%     44.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4621605      4.62%     49.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4873047      4.87%     54.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4263591      4.26%     58.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         5584255      5.59%     64.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         4001943      4.00%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1866914      1.87%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2105123      2.11%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27923320     27.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99980326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.203279                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.086375                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           23690839                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16848450585432                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             369015                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        2808013                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          460                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       2761373                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33299679321                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        208792                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13336449                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       29435190                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         35545321                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     21454564                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     312862626                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        39499                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      15324762                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2113788                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents            30                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    328585843                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          818243470                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       259410244                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323960675                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    302473615                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        26112120                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63686371                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               382361179                       # The number of ROB reads
system.switch_cpus3.rob.writes              623994807                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        188523979                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          287379399                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
