Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/student/Desktop/p9/multi_cycle/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to C:/Users/student/Desktop/p9/multi_cycle/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: mul_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mul_CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mul_CPU"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : mul_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : mul_CPU.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "adder_32bits.v" in library work
Module <adder_32bits> compiled
Compiling verilog file "timer_1s.v" in library work
Module <adder_1bit> compiled
Compiling verilog file "state_control.v" in library work
Module <timer_1s> compiled
Compiling verilog file "state.v" in library work
Module <state_control> compiled
Compiling verilog file "regfile.v" in library work
Module <state_now> compiled
Compiling verilog file "pc.v" in library work
Module <regfile> compiled
Compiling verilog file "pbdebounce.v" in library work
Module <pc> compiled
Module <pbdebounce> compiled
Compiling verilog file "mux_5.v" in library work
Module <timer_1ms> compiled
Compiling verilog file "mux_32.v" in library work
Module <mux_5> compiled
Compiling verilog file "mux.v" in library work
Module <mux_32> compiled
Compiling verilog file "display.v" in library work
Module <mux> compiled
Compiling verilog file "./data.v" in library work
Module <display> compiled
Compiling verilog file "control.v" in library work
Module <data> compiled
Compiling verilog file "aluc.v" in library work
Module <control> compiled
Compiling verilog file "alu.v" in library work
Module <aluc> compiled
Compiling verilog file "mul_CPU.v" in library work
Module <alu> compiled
Module <mul_CPU> compiled
No errors in compilation
Analysis of file <"mul_CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mul_CPU> in library <work>.

Analyzing hierarchy for module <pbdebounce> in library <work>.

Analyzing hierarchy for module <timer_1s> in library <work>.

Analyzing hierarchy for module <pc> in library <work>.

Analyzing hierarchy for module <state_now> in library <work>.

Analyzing hierarchy for module <state_control> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <aluc> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <mux_32> in library <work>.

Analyzing hierarchy for module <mux_5> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <timer_1ms> in library <work>.

Analyzing hierarchy for module <adder_32bits> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <adder_1bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mul_CPU>.
Module <mul_CPU> is correct for synthesis.
 
Analyzing module <pbdebounce> in library <work>.
Module <pbdebounce> is correct for synthesis.
 
Analyzing module <timer_1ms> in library <work>.
Module <timer_1ms> is correct for synthesis.
 
Analyzing module <timer_1s> in library <work>.
Module <timer_1s> is correct for synthesis.
 
Analyzing module <pc> in library <work>.
Module <pc> is correct for synthesis.
 
Analyzing module <state_now> in library <work>.
Module <state_now> is correct for synthesis.
 
Analyzing module <state_control> in library <work>.
Module <state_control> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <aluc> in library <work>.
Module <aluc> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <adder_32bits> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <adder_32bits> is correct for synthesis.
 
Analyzing module <adder_1bit> in library <work>.
Module <adder_1bit> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <mux_32> in library <work>.
Module <mux_32> is correct for synthesis.
 
Analyzing module <mux_5> in library <work>.
Module <mux_5> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer_1s>.
    Related source file is "timer_1s.v".
    Found 1-bit register for signal <clk_1s>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 31.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_1s> synthesized.


Synthesizing Unit <pc>.
    Related source file is "pc.v".
    Found 32-bit register for signal <t_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.


Synthesizing Unit <state_now>.
    Related source file is "state.v".
WARNING:Xst:647 - Input <finish> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <temp_state>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <state_now> synthesized.


Synthesizing Unit <state_control>.
    Related source file is "state_control.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <finish> is never assigned. Tied to value 0.
WARNING:Xst:737 - Found 4-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit 10-to-1 multiplexer for signal <next_state$mux0000>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <state_control> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
Unit <control> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "regfile.v".
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <aluc>.
    Related source file is "aluc.v".
WARNING:Xst:647 - Input <switch<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <result3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <or_result2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <aluc> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
Unit <mux> synthesized.


Synthesizing Unit <mux_32>.
    Related source file is "mux_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <S>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux_32> synthesized.


Synthesizing Unit <mux_5>.
    Related source file is "mux_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <S>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <mux_5> synthesized.


Synthesizing Unit <display>.
    Related source file is "display.v".
    Found 16x8-bit ROM for signal <segment$mux0000> created at line 50.
    Found 4-bit register for signal <anode>.
    Found 8-bit register for signal <segment>.
    Found 1-of-4 decoder for signal <anode$mux0000> created at line 32.
    Found 4-bit register for signal <code>.
    Found 4-bit 4-to-1 multiplexer for signal <code$mux0000> created at line 32.
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <timer_1ms>.
    Related source file is "pbdebounce.v".
    Found 1-bit register for signal <clk_1ms>.
    Found 16-bit up counter for signal <cnt>.
    Found 16-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_1ms> synthesized.


Synthesizing Unit <adder_1bit>.
    Related source file is "adder_32bits.v".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <adder_1bit> synthesized.


Synthesizing Unit <pbdebounce>.
    Related source file is "pbdebounce.v".
WARNING:Xst:646 - Signal <pbshift<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <button_out>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.


Synthesizing Unit <adder_32bits>.
    Related source file is "adder_32bits.v".
    Found 32-bit xor2 for signal <Bo>.
Unit <adder_32bits> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:646 - Signal <co> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator less for signal <disp_code$cmp_lt0000> created at line 46.
    Summary:
	inferred   1 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <mul_CPU>.
    Related source file is "mul_CPU.v".
WARNING:Xst:646 - Signal <mem_addr<31:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <ALUout>.
    Found 32-bit up counter for signal <clock>.
    Found 16-bit 4-to-1 multiplexer for signal <disp_num>.
    Found 32-bit register for signal <inst_reg>.
    Found 32-bit register for signal <memdata_reg>.
    Found 32-bit register for signal <Rdata1>.
    Found 32-bit register for signal <Rdata2>.
    Summary:
	inferred   1 Counter(s).
	inferred 160 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <mul_CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 5
 16-bit up counter                                     : 3
 32-bit up counter                                     : 2
# Registers                                            : 61
 1-bit register                                        : 19
 32-bit register                                       : 38
 4-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 4
 16-bit comparator greatequal                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 12
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 5
 4-bit 10-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 33
 1-bit xor3                                            : 32
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <data.ngc>.
Loading core <data> for timing and area information for instance <m1>.

Synthesizing (advanced) Unit <display>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_segment_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <display> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch <mem_0_31> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_30> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_29> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_28> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_27> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_26> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_25> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_24> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_23> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_22> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_21> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_20> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_19> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_18> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_17> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_16> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_15> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_14> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_13> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_12> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_11> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_10> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_9> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_8> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_7> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_6> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_5> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_4> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_3> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_2> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_1> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_0> has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 5
 16-bit up counter                                     : 3
 32-bit up counter                                     : 2
# Registers                                            : 1223
 Flip-Flops                                            : 1223
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 4
 16-bit comparator greatequal                          : 2
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 12
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 5
 4-bit 10-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 33
 1-bit xor3                                            : 32
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <segment_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clock_16> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_17> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_18> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_19> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_20> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_21> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_22> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_23> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_24> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_25> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_26> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_27> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_28> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_29> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_30> of sequential type is unconnected in block <mul_CPU>.
WARNING:Xst:2677 - Node <clock_31> of sequential type is unconnected in block <mul_CPU>.

Optimizing unit <mul_CPU> ...

Optimizing unit <pc> ...

Optimizing unit <regfile> ...

Optimizing unit <display> ...

Optimizing unit <state_control> ...

Optimizing unit <pbdebounce> ...

Optimizing unit <adder_32bits> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mul_CPU, actual ratio is 88.
FlipFlop inst_reg_16 has been replicated 1 time(s)
FlipFlop inst_reg_21 has been replicated 1 time(s)
FlipFlop p2/button_out has been replicated 2 time(s)
FlipFlop s1/temp_state_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop s1/temp_state_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop s1/temp_state_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1325
 Flip-Flops                                            : 1325

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mul_CPU.ngr
Top Level Output File Name         : mul_CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 4091
#      BUF                         : 1
#      GND                         : 2
#      INV                         : 20
#      LUT1                        : 99
#      LUT2                        : 142
#      LUT3                        : 1647
#      LUT3_D                      : 13
#      LUT3_L                      : 6
#      LUT4                        : 334
#      LUT4_D                      : 51
#      LUT4_L                      : 4
#      MUXCY                       : 151
#      MUXF5                       : 856
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 2
#      XORCY                       : 91
# FlipFlops/Latches                : 1329
#      FD                          : 49
#      FD_1                        : 128
#      FDCE                        : 48
#      FDCE_1                      : 992
#      FDE                         : 3
#      FDE_1                       : 34
#      FDR                         : 64
#      FDS                         : 7
#      LD                          : 4
# RAMS                             : 1
#      RAMB16_S36                  : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 10
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     1758  out of   1920    91%  
 Number of Slice Flip Flops:           1326  out of   3840    34%  
 Number of 4 input LUTs:               2316  out of   3840    60%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    173    17%  
    IOB Flip Flops:                       3
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+-------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)   | Load  |
----------------------------------------------------+-------------------------+-------+
multi_clk1(mu0/S1:O)                                | BUFG(*)(inst_reg_0)     | 1209  |
clk                                                 | BUFGP                   | 98    |
s2/next_state_not0001(s2/next_state_not0001100_f5:O)| NONE(*)(s2/next_state_3)| 4     |
p2/m0/clk_1ms                                       | NONE(p2/pbshift_6)      | 10    |
p1/m0/clk_1ms                                       | NONE(p1/pbshift_6)      | 8     |
----------------------------------------------------+-------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
p2/button_out_1(p2/button_out_1:Q) | NONE(r1/mem_8_18)      | 366   |
p2/button_out_2(p2/button_out_2:Q) | NONE(r1/mem_1_30)      | 366   |
p2/button_out(p2/button_out:Q)     | NONE(r1/mem_15_28)     | 308   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 43.184ns (Maximum Frequency: 23.157MHz)
   Minimum input arrival time before clock: 13.943ns
   Maximum output required time after clock: 10.558ns
   Maximum combinational path delay: 8.724ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'multi_clk1'
  Clock period: 43.184ns (frequency: 23.157MHz)
  Total number of paths / destination ports: 3057932 / 2194
-------------------------------------------------------------------------
Delay:               21.592ns (Levels of Logic = 13)
  Source:            inst_reg_0 (FF)
  Destination:       pp1/t_pc_31 (FF)
  Source Clock:      multi_clk1 falling
  Destination Clock: multi_clk1 rising

  Data Path: inst_reg_0 to pp1/t_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            5   0.720   1.260  inst_reg_0 (inst_reg_0)
     LUT2:I0->O            2   0.551   0.903  a1/control_2_or000013 (a1/control_2_or000013)
     LUT4_D:I3->O          3   0.551   0.933  a1/control_2_or000045_1 (a1/control_2_or000045)
     LUT4:I3->O           19   0.551   1.518  a2/switch1_2 (a2/switch11)
     LUT3:I2->O            1   0.551   0.000  a2/m0/A7/co1_SW1_G (N386)
     MUXF5:I1->O           2   0.360   1.072  a2/m0/A7/co1_SW1 (N127)
     LUT3:I1->O            2   0.551   0.945  a2/m0/A6/co1_SW1 (N151)
     LUT3:I2->O            9   0.551   1.192  a2/m0/A8/co1 (a2/m0/Ctemp<8>)
     LUT3:I2->O           15   0.551   1.256  a2/m0/A16/co1 (a2/m0/Ctemp<16>)
     LUT3:I2->O            2   0.551   0.903  a2/m0/A24/co1 (a2/m0/Ctemp<24>)
     LUT4:I3->O            1   0.551   0.827  pc_change608_SW1 (N82)
     LUT4:I3->O            1   0.551   0.000  pc_change472_SW0_F (N469)
     MUXF5:I0->O           1   0.360   0.827  pc_change472_SW0 (N210)
     LUT4:I3->O           32   0.551   1.853  pc_change646 (pc_change)
     FDCE:CE                   0.602          pp1/t_pc_0
    ----------------------------------------
    Total                     21.592ns (8.103ns logic, 13.489ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.793ns (frequency: 147.214MHz)
  Total number of paths / destination ports: 2287 / 168
-------------------------------------------------------------------------
Delay:               6.793ns (Levels of Logic = 13)
  Source:            t1/cnt_6 (FF)
  Destination:       t1/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: t1/cnt_6 to t1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  t1/cnt_6 (t1/cnt_6)
     LUT1:I0->O            1   0.551   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<0>_rt (t1/Mcompar_cnt_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<0> (t1/Mcompar_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<1> (t1/Mcompar_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<2> (t1/Mcompar_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<3> (t1/Mcompar_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<4> (t1/Mcompar_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<5> (t1/Mcompar_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<6> (t1/Mcompar_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<7> (t1/Mcompar_cnt_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<8> (t1/Mcompar_cnt_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<9> (t1/Mcompar_cnt_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  t1/Mcompar_cnt_cmp_ge0000_cy<10> (t1/Mcompar_cnt_cmp_ge0000_cy<10>)
     MUXCY:CI->O          33   0.281   1.859  t1/Mcompar_cnt_cmp_ge0000_cy<11> (t1/cnt_cmp_ge0000)
     FDR:R                     1.026          t1/cnt_0
    ----------------------------------------
    Total                      6.793ns (3.718ns logic, 3.075ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p2/m0/clk_1ms'
  Clock period: 6.141ns (frequency: 162.840MHz)
  Total number of paths / destination ports: 51 / 12
-------------------------------------------------------------------------
Delay:               6.141ns (Levels of Logic = 2)
  Source:            p2/pbshift_2 (FF)
  Destination:       p2/button_out (FF)
  Source Clock:      p2/m0/clk_1ms rising
  Destination Clock: p2/m0/clk_1ms rising

  Data Path: p2/pbshift_2 to p2/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  p2/pbshift_2 (p2/pbshift_2)
     LUT4:I0->O            1   0.551   1.140  p2/button_out_mux000029 (p2/button_out_mux000029)
     LUT2:I0->O            3   0.551   0.907  p2/button_out_mux000035 (p2/button_out_mux000035)
     FDS:S                     1.026          p2/button_out
    ----------------------------------------
    Total                      6.141ns (2.848ns logic, 3.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p1/m0/clk_1ms'
  Clock period: 6.035ns (frequency: 165.700MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               6.035ns (Levels of Logic = 2)
  Source:            p1/pbshift_2 (FF)
  Destination:       p1/button_out (FF)
  Source Clock:      p1/m0/clk_1ms rising
  Destination Clock: p1/m0/clk_1ms rising

  Data Path: p1/pbshift_2 to p1/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  p1/pbshift_2 (p1/pbshift_2)
     LUT4:I0->O            1   0.551   1.140  p1/button_out_mux000029 (p1/button_out_mux000029)
     LUT2:I0->O            1   0.551   0.801  p1/button_out_mux000035 (p1/button_out_mux000035)
     FDS:S                     1.026          p1/button_out
    ----------------------------------------
    Total                      6.035ns (2.848ns logic, 3.187ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1040 / 4
-------------------------------------------------------------------------
Offset:              13.943ns (Levels of Logic = 11)
  Source:            reg_index<0> (PAD)
  Destination:       d1/code_3 (FF)
  Destination Clock: clk rising

  Data Path: reg_index<0> to d1/code_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.821   3.136  reg_index_0_IBUF (reg_index_0_IBUF)
     BUF:I->O            257   0.551   3.481  reg_index_0_IBUF_1 (reg_index_0_IBUF_1)
     LUT3:I0->O            1   0.551   0.000  r1/Mmux__COND_5_991 (r1/Mmux__COND_5_991)
     MUXF5:I1->O           1   0.360   0.000  r1/Mmux__COND_5_8_f5_21 (r1/Mmux__COND_5_8_f522)
     MUXF6:I0->O           1   0.342   0.000  r1/Mmux__COND_5_6_f6_21 (r1/Mmux__COND_5_6_f622)
     MUXF7:I0->O           1   0.342   0.000  r1/Mmux__COND_5_4_f7_21 (r1/Mmux__COND_5_4_f722)
     MUXF8:I0->O           1   0.342   0.996  r1/Mmux__COND_5_2_f8_21 (Rdata3<2>)
     LUT3:I1->O            1   0.551   0.000  Mmux_disp_num_48 (Mmux_disp_num_48)
     MUXF5:I0->O           1   0.360   0.996  Mmux_disp_num_2_f5_7 (disp_num<2>)
     LUT3:I1->O            1   0.551   0.000  d1/Mmux_code_mux0000_42 (d1/Mmux_code_mux0000_42)
     MUXF5:I0->O           1   0.360   0.000  d1/Mmux_code_mux0000_2_f5_1 (d1/code_mux0000<2>)
     FD:D                      0.203          d1/code_2
    ----------------------------------------
    Total                     13.943ns (5.334ns logic, 8.609ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p2/m0/clk_1ms'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.929ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       p2/button_out (FF)
  Destination Clock: p2/m0/clk_1ms rising

  Data Path: rst to p2/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  rst_IBUF (rst_IBUF)
     LUT4:I3->O            1   0.551   1.140  p2/button_out_mux000029 (p2/button_out_mux000029)
     LUT2:I0->O            3   0.551   0.907  p2/button_out_mux000035 (p2/button_out_mux000035)
     FDS:S                     1.026          p2/button_out
    ----------------------------------------
    Total                      5.929ns (2.949ns logic, 2.980ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p1/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.823ns (Levels of Logic = 3)
  Source:            exec (PAD)
  Destination:       p1/button_out (FF)
  Destination Clock: p1/m0/clk_1ms rising

  Data Path: exec to p1/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  exec_IBUF (exec_IBUF)
     LUT4:I3->O            1   0.551   1.140  p1/button_out_mux000029 (p1/button_out_mux000029)
     LUT2:I0->O            1   0.551   0.801  p1/button_out_mux000035 (p1/button_out_mux000035)
     FDS:S                     1.026          p1/button_out
    ----------------------------------------
    Total                      5.823ns (2.949ns logic, 2.874ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            d1/anode_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clk rising

  Data Path: d1/anode_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  d1/anode_3 (d1/anode_3)
     OBUF:I->O                 5.644          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p2/m0/clk_1ms'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              10.136ns (Levels of Logic = 1)
  Source:            p2/button_out (FF)
  Destination:       led<5> (PAD)
  Source Clock:      p2/m0/clk_1ms rising

  Data Path: p2/button_out to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            367   0.720   3.772  p2/button_out (p2/button_out)
     OBUF:I->O                 5.644          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                     10.136ns (6.364ns logic, 3.772ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'multi_clk1'
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Offset:              10.558ns (Levels of Logic = 3)
  Source:            inst_reg_28 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      multi_clk1 falling

  Data Path: inst_reg_28 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            8   0.720   1.422  inst_reg_28 (inst_reg_28)
     LUT3:I0->O            1   0.551   0.869  led_0_mux0000_SW0 (N21)
     LUT4:I2->O            1   0.551   0.801  led_0_mux0000 (led_0_OBUF)
     OBUF:I->O                 5.644          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                     10.558ns (7.466ns logic, 3.092ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               8.724ns (Levels of Logic = 3)
  Source:            mode (PAD)
  Destination:       led<7> (PAD)

  Data Path: mode to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.907  mode_IBUF (mode_IBUF)
     INV:I->O              1   0.551   0.801  led_7_not00001_INV_0 (led_7_OBUF)
     OBUF:I->O                 5.644          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      8.724ns (7.016ns logic, 1.708ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.17 secs
 
--> 

Total memory usage is 246640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    4 (   0 filtered)

