;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-11, -9
	SUB @-11, -9
	SUB -55, <-20
	ADD 215, 30
	ADD 36, 19
	SUB 210, @61
	SLT @10, @6
	SUB <0, @2
	SUB @127, 106
	SUB 210, @61
	SUB @127, 106
	MOV -7, <-20
	SLT @10, @6
	SUB #0, @6
	MOV 210, @61
	SUB @127, 106
	MOV 210, @61
	SUB @121, 106
	DJN -1, @-20
	SLT @10, @6
	SUB #110, -21
	ADD 215, 30
	ADD 215, 30
	SLT @100, @-10
	ADD 210, 30
	SLT @10, @6
	ADD 210, 30
	SPL <121, 103
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB @841, 106
	JMP 0, #2
	DJN -91, 826
	SUB @21, -6
	DJN -91, 826
	DJN -91, 826
	SPL 0, <402
	DJN -91, 826
	DJN -91, 826
	DJN -91, 826
	CMP @21, -6
	SPL 0, <402
	JMP 0, #2
	ADD 215, 30
	MOV -1, <-20
