

# icesregs Collection

[![Icestudio][icestudio-image]][icestudio-url]
![Version][version-image]


Shift registers


## License

Licensed under [GPL-2.0](https://opensource.org/licenses/GPL-2.0).

## Install

For installing and using this colection in Icestudio follow these steps:

* Download the collection: [stable](https://github.com/FPGAwars/iceSRegs/archive/refs/tags/v0.1.0.zip) or [development](https://github.com/FPGAwars/iceSRegs/archive/refs/heads/master.zip)
* Install the collection: *Tools > Collections > Add*
* Select the collection: *Select > Collection*


## Blocks
* **SRegs**
* **SRegs-ld**
  * **02-Bits**
    * **Left**
      * SregL-ld-rst
      * SregL-ld
      * Sys-SregL-ld-rst
      * Sys-SregL-ld
      * **Verilog**
        * SregL-ld-rst-verilog
        * SregL-ld-verilog
        * Sys-SregL-ld-rst-verilog
        * Sys-SregL-ld-verilog
    * **Right**
      * SregR-ld-rst
      * SregR-ld
      * Sys-SregR-ld-rst
      * Sys-SregR-ld
      * **Verilog**
        * SregR-ld-rst-verilog
        * SregR-ld-verilog
        * Sys-SregR-ld-rst-verilog
        * Sys-SregR-ld-verilog
  * **02-Bits**
    * **Left**
      * SregL-rst
      * SregL
      * Sys-SregL-rst
      * Sys-SregL
      * **Verilog**
        * SregL-rst-verilog
        * SregL-verilog
        * Sys-SregL-rst-verilog
        * Sys-SregL-verilog
    * **Right**
      * SregR-rst
      * SregR
      * Sys-SregR-rst
      * Sys-SregR
      * **Verilog**
        * SregR-rst-verilog
        * SregR-verilog
        * Sys-SregR-rst-verilog
        * Sys-SregR-verilog

## Examples
* **TESTs**
  * **SReg**
  * **SReg-ld**
    * **02-Bits**
      * **Left**
        * **SregL-ld**
        * **SregL-ld-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
        * **Sys-SregL-ld**
        * **Sys-SregL-ld-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
      * **Right**
        * **SregR-ld**
        * **SregR-ld-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
        * **Sys-SregR-ld**
        * **Sys-SregR-ld-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
    * **02-Bits**
      * **Left**
        * **SregL**
        * **SregL-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
        * **Sys-sregL**
        * **Sys-sregL-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
      * **Right**
        * **SregR**
        * **SregR-rst**
          * **Alhambra-II**
            * 01-manual-test
          * **Alhambra-II**
            * 01-manual-test
        * **Sys-sregR**
          * 01-manual-test
        * **Sys-sregR-rst**
          * 01-manual-test

## Authors
* [Juan Gonzalez-Gomez (Obijuan)](https://github.com/Obijuan)



-------


<!-- Badges -->
[icestudio-image]: https://img.shields.io/badge/collection-icestudio-blue.svg
[icestudio-url]: https://github.com/FPGAwars/icestudio
[version-image]: https://img.shields.io/badge/version-v0.1.0-orange.svg
