cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 008103e8
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 00000005
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000006
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 7
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000007
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 8
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 008103e8
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000008
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 9
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 00c104b0
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 000003e8
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 00000009
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 10
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c104b0
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000004b0
alu0 00000000
alu1 000003e8
aluout 000003e8
cycle_counter 0000000a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 11
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c104b0
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000004b0
alu0 00000000
alu1 000004b0
aluout 000003e8
cycle_counter 0000000b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 12
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c104b0
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000004b0
alu0 00000000
alu1 000004b0
aluout 000004b0
cycle_counter 0000000c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 13
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c104b0
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000004b0
alu0 00000000
alu1 000004b0
aluout 000004b0
cycle_counter 0000000d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 14
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 00c104b0
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000004b0
alu0 00000000
alu1 000004b0
aluout 000004b0
cycle_counter 0000000e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 15
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 1413001e
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 000004b0
alu0 00000000
alu1 000004b0
aluout 000004b0
cycle_counter 0000000f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 16
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 1413001e
opcode 0000000a
dst 00000000
src0 00000002
src1 00000003
immediate 0000001e
alu0 00000000
alu1 000004b0
aluout 000004b0
cycle_counter 00000010
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 17
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 1413001e
opcode 0000000a
dst 00000000
src0 00000002
src1 00000003
immediate 0000001e
alu0 000003e8
alu1 000004b0
aluout 000004b0
cycle_counter 00000011
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 18
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 1413001e
opcode 0000000a
dst 00000000
src0 00000002
src1 00000003
immediate 0000001e
alu0 000003e8
alu1 000004b0
aluout 000004b0
cycle_counter 00000012
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 19
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 1413001e
opcode 0000000a
dst 00000000
src0 00000002
src1 00000003
immediate 0000001e
alu0 000003e8
alu1 000004b0
aluout 000004b0
cycle_counter 00000013
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 20
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 1413001e
opcode 0000000a
dst 00000000
src0 00000002
src1 00000003
immediate 0000001e
alu0 000003e8
alu1 000004b0
aluout 000004b0
cycle_counter 00000014
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 21
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 00c1044c
opcode 0000000a
dst 00000000
src0 00000002
src1 00000003
immediate 0000001e
alu0 000003e8
alu1 000004b0
aluout 000004b0
cycle_counter 00000015
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 22
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c1044c
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 0000044c
alu0 000003e8
alu1 000004b0
aluout 000004b0
cycle_counter 00000016
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 23
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c1044c
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 0000044c
alu0 00000000
alu1 0000044c
aluout 000004b0
cycle_counter 00000017
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 24
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c1044c
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 0000044c
alu0 00000000
alu1 0000044c
aluout 0000044c
cycle_counter 00000018
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 25
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c1044c
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 0000044c
alu0 00000000
alu1 0000044c
aluout 0000044c
cycle_counter 00000019
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 26
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 00c1044c
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 0000044c
alu0 00000000
alu1 0000044c
aluout 0000044c
cycle_counter 0000001a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 27
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000004
inst 0101000a
opcode 00000000
dst 00000003
src0 00000000
src1 00000001
immediate 0000044c
alu0 00000000
alu1 0000044c
aluout 0000044c
cycle_counter 0000001b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 28
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0101000a
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 0000000a
alu0 00000000
alu1 0000044c
aluout 0000044c
cycle_counter 0000001c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 29
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0101000a
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 0000000a
alu0 00000000
alu1 0000000a
aluout 0000044c
cycle_counter 0000001d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 30
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0101000a
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 0000000a
alu0 00000000
alu1 0000000a
aluout 0000000a
cycle_counter 0000001e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 31
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0101000a
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 0000000a
alu0 00000000
alu1 0000000a
aluout 0000000a
cycle_counter 0000001f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 32
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0101000a
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 0000000a
alu0 00000000
alu1 0000000a
aluout 0000000a
cycle_counter 00000020
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 33
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 2420000d
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 0000000a
alu0 00000000
alu1 0000000a
aluout 0000000a
cycle_counter 00000021
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 34
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000000
alu1 0000000a
aluout 0000000a
cycle_counter 00000022
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 35
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 0000000a
alu1 00000000
aluout 0000000a
cycle_counter 00000023
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 36
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 0000000a
alu1 00000000
aluout 00000000
cycle_counter 00000024
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 37
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 0000000a
alu1 00000000
aluout 00000000
cycle_counter 00000025
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 38
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 0000000a
alu1 00000000
aluout 00000000
cycle_counter 00000026
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 39
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 0000000a
alu1 00000000
aluout 00000000
cycle_counter 00000027
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 40
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 0000000a
alu1 00000000
aluout 00000000
cycle_counter 00000028
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 41
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 00000029
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 42
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 0000002a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 43
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 0000002b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 44
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 0000002c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 45
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 0000002d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 46
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003e8
aluout 00000000
cycle_counter 0000002e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 47
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000002f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 48
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000030
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 49
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000031
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 50
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000032
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 51
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000033
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 52
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000034
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 53
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000044c
aluout 00000000
cycle_counter 00000035
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 54
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000044c
aluout 00000000
cycle_counter 00000036
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 55
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000044c
aluout 00000000
cycle_counter 00000037
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 56
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000044c
aluout 00000000
cycle_counter 00000038
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 57
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 0000044c
aluout 00000000
cycle_counter 00000039
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 58
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000000
alu1 0000044c
aluout 00000000
cycle_counter 0000003a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 59
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e8
alu1 00000001
aluout 00000000
cycle_counter 0000003b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 60
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e8
alu1 00000001
aluout 000003e9
cycle_counter 0000003c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 61
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e8
alu1 00000001
aluout 000003e9
cycle_counter 0000003d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 62
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e8
alu1 00000001
aluout 000003e9
cycle_counter 0000003e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 63
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e8
alu1 00000001
aluout 000003e9
cycle_counter 0000003f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 64
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003e8
alu1 00000001
aluout 000003e9
cycle_counter 00000040
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 65
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044c
alu1 00000001
aluout 000003e9
cycle_counter 00000041
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 66
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044c
alu1 00000001
aluout 0000044d
cycle_counter 00000042
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 67
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044c
alu1 00000001
aluout 0000044d
cycle_counter 00000043
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 68
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044c
alu1 00000001
aluout 0000044d
cycle_counter 00000044
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 69
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044c
alu1 00000001
aluout 0000044d
cycle_counter 00000045
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 70
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000044c
alu1 00000001
aluout 0000044d
cycle_counter 00000046
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 71
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000001
aluout 0000044d
cycle_counter 00000047
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 72
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000001
aluout 00000009
cycle_counter 00000048
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 73
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000001
aluout 00000009
cycle_counter 00000049
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 74
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000001
aluout 00000009
cycle_counter 0000004a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 75
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000000a
alu1 00000001
aluout 00000009
cycle_counter 0000004b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 76
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 0000000a
alu1 00000001
aluout 00000009
cycle_counter 0000004c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 77
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000009
cycle_counter 0000004d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 78
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 00000000
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000004e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 79
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000004f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 80
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000050
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 81
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000051
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 82
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000052
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 83
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000009
alu1 00000000
aluout 00000001
cycle_counter 00000053
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 84
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000009
alu1 00000000
aluout 00000000
cycle_counter 00000054
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 85
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000009
alu1 00000000
aluout 00000000
cycle_counter 00000055
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 86
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000009
alu1 00000000
aluout 00000000
cycle_counter 00000056
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 87
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000009
alu1 00000000
aluout 00000000
cycle_counter 00000057
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 88
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000009
alu1 00000000
aluout 00000000
cycle_counter 00000058
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 89
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000000
cycle_counter 00000059
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 90
r2 000003e9
r3 0000044d
r4 00000009
r5 00000000
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000000
cycle_counter 0000005a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 91
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000000
cycle_counter 0000005b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 92
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000000
cycle_counter 0000005c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 93
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000000
cycle_counter 0000005d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 94
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000000
cycle_counter 0000005e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 95
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000005f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 96
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000060
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 97
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000061
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 98
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000062
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 99
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000063
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 100
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000064
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 101
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000001
alu1 0000044d
aluout 00000000
cycle_counter 00000065
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 102
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000001
alu1 0000044d
aluout 00000000
cycle_counter 00000066
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 103
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000001
alu1 0000044d
aluout 00000000
cycle_counter 00000067
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 104
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000001
alu1 0000044d
aluout 00000000
cycle_counter 00000068
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 105
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000001
alu1 0000044d
aluout 00000000
cycle_counter 00000069
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 106
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000001
alu1 0000044d
aluout 00000000
cycle_counter 0000006a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 107
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e9
alu1 00000001
aluout 00000000
cycle_counter 0000006b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 108
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e9
alu1 00000001
aluout 000003ea
cycle_counter 0000006c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 109
r2 000003ea
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e9
alu1 00000001
aluout 000003ea
cycle_counter 0000006d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 110
r2 000003ea
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e9
alu1 00000001
aluout 000003ea
cycle_counter 0000006e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 111
r2 000003ea
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003e9
alu1 00000001
aluout 000003ea
cycle_counter 0000006f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 112
r2 000003ea
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003e9
alu1 00000001
aluout 000003ea
cycle_counter 00000070
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 113
r2 000003ea
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044d
alu1 00000001
aluout 000003ea
cycle_counter 00000071
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 114
r2 000003ea
r3 0000044d
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044d
alu1 00000001
aluout 0000044e
cycle_counter 00000072
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 115
r2 000003ea
r3 0000044e
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044d
alu1 00000001
aluout 0000044e
cycle_counter 00000073
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 116
r2 000003ea
r3 0000044e
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044d
alu1 00000001
aluout 0000044e
cycle_counter 00000074
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 117
r2 000003ea
r3 0000044e
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044d
alu1 00000001
aluout 0000044e
cycle_counter 00000075
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 118
r2 000003ea
r3 0000044e
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000044d
alu1 00000001
aluout 0000044e
cycle_counter 00000076
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 119
r2 000003ea
r3 0000044e
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000009
alu1 00000001
aluout 0000044e
cycle_counter 00000077
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 120
r2 000003ea
r3 0000044e
r4 00000009
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000009
alu1 00000001
aluout 00000008
cycle_counter 00000078
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 121
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000009
alu1 00000001
aluout 00000008
cycle_counter 00000079
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 122
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000009
alu1 00000001
aluout 00000008
cycle_counter 0000007a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 123
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000009
alu1 00000001
aluout 00000008
cycle_counter 0000007b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 124
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000009
alu1 00000001
aluout 00000008
cycle_counter 0000007c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 125
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000008
cycle_counter 0000007d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 126
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000007e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 127
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000007f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 128
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000080
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 129
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000081
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 130
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000082
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 131
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000008
alu1 00000000
aluout 00000001
cycle_counter 00000083
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 132
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000008
alu1 00000000
aluout 00000000
cycle_counter 00000084
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 133
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000008
alu1 00000000
aluout 00000000
cycle_counter 00000085
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 134
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000008
alu1 00000000
aluout 00000000
cycle_counter 00000086
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 135
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000008
alu1 00000000
aluout 00000000
cycle_counter 00000087
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 136
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000008
alu1 00000000
aluout 00000000
cycle_counter 00000088
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 137
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ea
aluout 00000000
cycle_counter 00000089
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 138
r2 000003ea
r3 0000044e
r4 00000008
r5 00000001
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ea
aluout 00000000
cycle_counter 0000008a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 139
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ea
aluout 00000000
cycle_counter 0000008b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 140
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ea
aluout 00000000
cycle_counter 0000008c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 141
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ea
aluout 00000000
cycle_counter 0000008d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 142
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003ea
aluout 00000000
cycle_counter 0000008e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 143
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000008f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 144
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000090
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 145
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000091
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 146
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000092
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 147
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000093
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 148
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000094
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 149
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000002
alu1 0000044e
aluout 00000000
cycle_counter 00000095
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 150
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000002
alu1 0000044e
aluout 00000000
cycle_counter 00000096
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 151
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000002
alu1 0000044e
aluout 00000000
cycle_counter 00000097
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 152
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000002
alu1 0000044e
aluout 00000000
cycle_counter 00000098
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 153
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000002
alu1 0000044e
aluout 00000000
cycle_counter 00000099
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 154
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000002
alu1 0000044e
aluout 00000000
cycle_counter 0000009a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 155
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 00000000
cycle_counter 0000009b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 156
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000009c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 157
r2 000003eb
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000009d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 158
r2 000003eb
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000009e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 159
r2 000003eb
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 0000009f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 160
r2 000003eb
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003ea
alu1 00000001
aluout 000003eb
cycle_counter 000000a0
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 161
r2 000003eb
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044e
alu1 00000001
aluout 000003eb
cycle_counter 000000a1
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 162
r2 000003eb
r3 0000044e
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044e
alu1 00000001
aluout 0000044f
cycle_counter 000000a2
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 163
r2 000003eb
r3 0000044f
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044e
alu1 00000001
aluout 0000044f
cycle_counter 000000a3
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 164
r2 000003eb
r3 0000044f
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044e
alu1 00000001
aluout 0000044f
cycle_counter 000000a4
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 165
r2 000003eb
r3 0000044f
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044e
alu1 00000001
aluout 0000044f
cycle_counter 000000a5
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 166
r2 000003eb
r3 0000044f
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000044e
alu1 00000001
aluout 0000044f
cycle_counter 000000a6
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 167
r2 000003eb
r3 0000044f
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000008
alu1 00000001
aluout 0000044f
cycle_counter 000000a7
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 168
r2 000003eb
r3 0000044f
r4 00000008
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000008
alu1 00000001
aluout 00000007
cycle_counter 000000a8
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 169
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000008
alu1 00000001
aluout 00000007
cycle_counter 000000a9
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 170
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000008
alu1 00000001
aluout 00000007
cycle_counter 000000aa
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 171
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000008
alu1 00000001
aluout 00000007
cycle_counter 000000ab
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 172
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000008
alu1 00000001
aluout 00000007
cycle_counter 000000ac
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 173
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000007
cycle_counter 000000ad
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 174
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000ae
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 175
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000af
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 176
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000b0
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 177
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000b1
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 178
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000b2
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 179
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000007
alu1 00000000
aluout 00000001
cycle_counter 000000b3
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 180
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 000000b4
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 181
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 000000b5
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 182
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 000000b6
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 183
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 000000b7
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 184
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000007
alu1 00000000
aluout 00000000
cycle_counter 000000b8
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 185
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003eb
aluout 00000000
cycle_counter 000000b9
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 186
r2 000003eb
r3 0000044f
r4 00000007
r5 00000002
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003eb
aluout 00000000
cycle_counter 000000ba
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 187
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003eb
aluout 00000000
cycle_counter 000000bb
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 188
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003eb
aluout 00000000
cycle_counter 000000bc
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 189
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003eb
aluout 00000000
cycle_counter 000000bd
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 190
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003eb
aluout 00000000
cycle_counter 000000be
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 191
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000bf
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 192
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000c0
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 193
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000c1
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 194
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000c2
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 195
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000c3
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 196
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000c4
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 197
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000003
alu1 0000044f
aluout 00000000
cycle_counter 000000c5
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 198
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000003
alu1 0000044f
aluout 00000000
cycle_counter 000000c6
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 199
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000003
alu1 0000044f
aluout 00000000
cycle_counter 000000c7
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 200
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000003
alu1 0000044f
aluout 00000000
cycle_counter 000000c8
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 201
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000003
alu1 0000044f
aluout 00000000
cycle_counter 000000c9
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 202
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000003
alu1 0000044f
aluout 00000000
cycle_counter 000000ca
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 203
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 00000000
cycle_counter 000000cb
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 204
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 000000cc
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 205
r2 000003ec
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 000000cd
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 206
r2 000003ec
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 000000ce
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 207
r2 000003ec
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 000000cf
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 208
r2 000003ec
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003eb
alu1 00000001
aluout 000003ec
cycle_counter 000000d0
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 209
r2 000003ec
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044f
alu1 00000001
aluout 000003ec
cycle_counter 000000d1
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 210
r2 000003ec
r3 0000044f
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044f
alu1 00000001
aluout 00000450
cycle_counter 000000d2
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 211
r2 000003ec
r3 00000450
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044f
alu1 00000001
aluout 00000450
cycle_counter 000000d3
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 212
r2 000003ec
r3 00000450
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044f
alu1 00000001
aluout 00000450
cycle_counter 000000d4
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 213
r2 000003ec
r3 00000450
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 0000044f
alu1 00000001
aluout 00000450
cycle_counter 000000d5
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 214
r2 000003ec
r3 00000450
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 0000044f
alu1 00000001
aluout 00000450
cycle_counter 000000d6
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 215
r2 000003ec
r3 00000450
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000450
cycle_counter 000000d7
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 216
r2 000003ec
r3 00000450
r4 00000007
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000006
cycle_counter 000000d8
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 217
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000006
cycle_counter 000000d9
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 218
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000006
cycle_counter 000000da
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 219
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000001
aluout 00000006
cycle_counter 000000db
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 220
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000007
alu1 00000001
aluout 00000006
cycle_counter 000000dc
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 221
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000006
cycle_counter 000000dd
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 222
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000de
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 223
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000df
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 224
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000e0
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 225
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000e1
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 226
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000000e2
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 227
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000006
alu1 00000000
aluout 00000001
cycle_counter 000000e3
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 228
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000006
alu1 00000000
aluout 00000000
cycle_counter 000000e4
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 229
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000006
alu1 00000000
aluout 00000000
cycle_counter 000000e5
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 230
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000006
alu1 00000000
aluout 00000000
cycle_counter 000000e6
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 231
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000006
alu1 00000000
aluout 00000000
cycle_counter 000000e7
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 232
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000006
alu1 00000000
aluout 00000000
cycle_counter 000000e8
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 233
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ec
aluout 00000000
cycle_counter 000000e9
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 234
r2 000003ec
r3 00000450
r4 00000006
r5 00000003
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ec
aluout 00000000
cycle_counter 000000ea
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 235
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ec
aluout 00000000
cycle_counter 000000eb
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 236
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ec
aluout 00000000
cycle_counter 000000ec
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 237
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ec
aluout 00000000
cycle_counter 000000ed
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 238
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003ec
aluout 00000000
cycle_counter 000000ee
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 239
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000ef
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 240
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000f0
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 241
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000f1
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 242
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000f2
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 243
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000f3
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 244
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000000f4
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 245
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000004
alu1 00000450
aluout 00000000
cycle_counter 000000f5
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 246
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000004
alu1 00000450
aluout 00000000
cycle_counter 000000f6
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 247
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000004
alu1 00000450
aluout 00000000
cycle_counter 000000f7
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 248
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000004
alu1 00000450
aluout 00000000
cycle_counter 000000f8
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 249
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000004
alu1 00000450
aluout 00000000
cycle_counter 000000f9
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 250
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000450
aluout 00000000
cycle_counter 000000fa
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 251
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 00000000
cycle_counter 000000fb
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 252
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 000000fc
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 253
r2 000003ed
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 000000fd
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 254
r2 000003ed
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 000000fe
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 255
r2 000003ed
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 000000ff
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 256
r2 000003ed
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003ec
alu1 00000001
aluout 000003ed
cycle_counter 00000100
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 257
r2 000003ed
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000450
alu1 00000001
aluout 000003ed
cycle_counter 00000101
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 258
r2 000003ed
r3 00000450
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000450
alu1 00000001
aluout 00000451
cycle_counter 00000102
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 259
r2 000003ed
r3 00000451
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000450
alu1 00000001
aluout 00000451
cycle_counter 00000103
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 260
r2 000003ed
r3 00000451
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000450
alu1 00000001
aluout 00000451
cycle_counter 00000104
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 261
r2 000003ed
r3 00000451
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000450
alu1 00000001
aluout 00000451
cycle_counter 00000105
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 262
r2 000003ed
r3 00000451
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000450
alu1 00000001
aluout 00000451
cycle_counter 00000106
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 263
r2 000003ed
r3 00000451
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000451
cycle_counter 00000107
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 264
r2 000003ed
r3 00000451
r4 00000006
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000005
cycle_counter 00000108
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 265
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000005
cycle_counter 00000109
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 266
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000005
cycle_counter 0000010a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 267
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000001
aluout 00000005
cycle_counter 0000010b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 268
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000006
alu1 00000001
aluout 00000005
cycle_counter 0000010c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 269
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000005
cycle_counter 0000010d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 270
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000010e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 271
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000010f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 272
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000110
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 273
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000111
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 274
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000112
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 275
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000113
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 276
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000000
cycle_counter 00000114
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 277
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000000
cycle_counter 00000115
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 278
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000000
cycle_counter 00000116
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 279
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000000
cycle_counter 00000117
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 280
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000005
alu1 00000000
aluout 00000000
cycle_counter 00000118
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 281
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ed
aluout 00000000
cycle_counter 00000119
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 282
r2 000003ed
r3 00000451
r4 00000005
r5 00000004
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ed
aluout 00000000
cycle_counter 0000011a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 283
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ed
aluout 00000000
cycle_counter 0000011b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 284
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ed
aluout 00000000
cycle_counter 0000011c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 285
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ed
aluout 00000000
cycle_counter 0000011d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 286
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003ed
aluout 00000000
cycle_counter 0000011e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 287
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000011f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 288
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000120
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 289
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000121
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 290
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000122
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 291
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000123
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 292
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000124
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 293
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000451
aluout 00000000
cycle_counter 00000125
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 294
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000451
aluout 00000000
cycle_counter 00000126
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 295
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000451
aluout 00000000
cycle_counter 00000127
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 296
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000451
aluout 00000000
cycle_counter 00000128
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 297
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000005
alu1 00000451
aluout 00000000
cycle_counter 00000129
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 298
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000451
aluout 00000000
cycle_counter 0000012a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 299
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 00000000
cycle_counter 0000012b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 300
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 0000012c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 301
r2 000003ee
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 0000012d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 302
r2 000003ee
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 0000012e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 303
r2 000003ee
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 0000012f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 304
r2 000003ee
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003ed
alu1 00000001
aluout 000003ee
cycle_counter 00000130
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 305
r2 000003ee
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000451
alu1 00000001
aluout 000003ee
cycle_counter 00000131
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 306
r2 000003ee
r3 00000451
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000451
alu1 00000001
aluout 00000452
cycle_counter 00000132
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 307
r2 000003ee
r3 00000452
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000451
alu1 00000001
aluout 00000452
cycle_counter 00000133
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 308
r2 000003ee
r3 00000452
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000451
alu1 00000001
aluout 00000452
cycle_counter 00000134
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 309
r2 000003ee
r3 00000452
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000451
alu1 00000001
aluout 00000452
cycle_counter 00000135
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 310
r2 000003ee
r3 00000452
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000451
alu1 00000001
aluout 00000452
cycle_counter 00000136
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 311
r2 000003ee
r3 00000452
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000452
cycle_counter 00000137
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 312
r2 000003ee
r3 00000452
r4 00000005
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000004
cycle_counter 00000138
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 313
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000004
cycle_counter 00000139
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 314
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000004
cycle_counter 0000013a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 315
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000005
alu1 00000001
aluout 00000004
cycle_counter 0000013b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 316
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000001
aluout 00000004
cycle_counter 0000013c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 317
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000004
cycle_counter 0000013d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 318
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000013e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 319
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000013f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 320
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000140
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 321
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000141
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 322
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000142
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 323
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000004
alu1 00000000
aluout 00000001
cycle_counter 00000143
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 324
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000004
alu1 00000000
aluout 00000000
cycle_counter 00000144
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 325
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000004
alu1 00000000
aluout 00000000
cycle_counter 00000145
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 326
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000004
alu1 00000000
aluout 00000000
cycle_counter 00000146
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 327
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000004
alu1 00000000
aluout 00000000
cycle_counter 00000147
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 328
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000004
alu1 00000000
aluout 00000000
cycle_counter 00000148
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 329
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ee
aluout 00000000
cycle_counter 00000149
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 330
r2 000003ee
r3 00000452
r4 00000004
r5 00000005
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ee
aluout 00000000
cycle_counter 0000014a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 331
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ee
aluout 00000000
cycle_counter 0000014b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 332
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ee
aluout 00000000
cycle_counter 0000014c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 333
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ee
aluout 00000000
cycle_counter 0000014d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 334
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003ee
aluout 00000000
cycle_counter 0000014e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 335
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000014f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 336
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000150
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 337
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000151
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 338
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000152
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 339
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000153
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 340
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000154
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 341
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000006
alu1 00000452
aluout 00000000
cycle_counter 00000155
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 342
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000006
alu1 00000452
aluout 00000000
cycle_counter 00000156
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 343
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000006
alu1 00000452
aluout 00000000
cycle_counter 00000157
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 344
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000006
alu1 00000452
aluout 00000000
cycle_counter 00000158
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 345
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000006
alu1 00000452
aluout 00000000
cycle_counter 00000159
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 346
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000006
alu1 00000452
aluout 00000000
cycle_counter 0000015a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 347
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 00000000
cycle_counter 0000015b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 348
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 0000015c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 349
r2 000003ef
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 0000015d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 350
r2 000003ef
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 0000015e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 351
r2 000003ef
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 0000015f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 352
r2 000003ef
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003ee
alu1 00000001
aluout 000003ef
cycle_counter 00000160
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 353
r2 000003ef
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000452
alu1 00000001
aluout 000003ef
cycle_counter 00000161
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 354
r2 000003ef
r3 00000452
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000452
alu1 00000001
aluout 00000453
cycle_counter 00000162
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 355
r2 000003ef
r3 00000453
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000452
alu1 00000001
aluout 00000453
cycle_counter 00000163
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 356
r2 000003ef
r3 00000453
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000452
alu1 00000001
aluout 00000453
cycle_counter 00000164
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 357
r2 000003ef
r3 00000453
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000452
alu1 00000001
aluout 00000453
cycle_counter 00000165
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 358
r2 000003ef
r3 00000453
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000452
alu1 00000001
aluout 00000453
cycle_counter 00000166
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 359
r2 000003ef
r3 00000453
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000453
cycle_counter 00000167
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 360
r2 000003ef
r3 00000453
r4 00000004
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000003
cycle_counter 00000168
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 361
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000003
cycle_counter 00000169
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 362
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000003
cycle_counter 0000016a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 363
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000004
alu1 00000001
aluout 00000003
cycle_counter 0000016b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 364
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000004
alu1 00000001
aluout 00000003
cycle_counter 0000016c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 365
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000003
cycle_counter 0000016d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 366
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000016e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 367
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000016f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 368
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000170
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 369
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000171
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 370
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000172
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 371
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000003
alu1 00000000
aluout 00000001
cycle_counter 00000173
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 372
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 00000174
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 373
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 00000175
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 374
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 00000176
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 375
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 00000177
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 376
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000003
alu1 00000000
aluout 00000000
cycle_counter 00000178
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 377
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ef
aluout 00000000
cycle_counter 00000179
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 378
r2 000003ef
r3 00000453
r4 00000003
r5 00000006
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ef
aluout 00000000
cycle_counter 0000017a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 379
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ef
aluout 00000000
cycle_counter 0000017b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 380
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ef
aluout 00000000
cycle_counter 0000017c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 381
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003ef
aluout 00000000
cycle_counter 0000017d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 382
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003ef
aluout 00000000
cycle_counter 0000017e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 383
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000017f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 384
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000180
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 385
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000181
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 386
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000182
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 387
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000183
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 388
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000184
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 389
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000007
alu1 00000453
aluout 00000000
cycle_counter 00000185
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 390
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000007
alu1 00000453
aluout 00000000
cycle_counter 00000186
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 391
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000007
alu1 00000453
aluout 00000000
cycle_counter 00000187
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 392
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000007
alu1 00000453
aluout 00000000
cycle_counter 00000188
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 393
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000007
alu1 00000453
aluout 00000000
cycle_counter 00000189
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 394
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000007
alu1 00000453
aluout 00000000
cycle_counter 0000018a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 395
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 00000000
cycle_counter 0000018b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 396
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 0000018c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 397
r2 000003f0
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 0000018d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 398
r2 000003f0
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 0000018e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 399
r2 000003f0
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 0000018f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 400
r2 000003f0
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003ef
alu1 00000001
aluout 000003f0
cycle_counter 00000190
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 401
r2 000003f0
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000453
alu1 00000001
aluout 000003f0
cycle_counter 00000191
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 402
r2 000003f0
r3 00000453
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000453
alu1 00000001
aluout 00000454
cycle_counter 00000192
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 403
r2 000003f0
r3 00000454
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000453
alu1 00000001
aluout 00000454
cycle_counter 00000193
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 404
r2 000003f0
r3 00000454
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000453
alu1 00000001
aluout 00000454
cycle_counter 00000194
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 405
r2 000003f0
r3 00000454
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000453
alu1 00000001
aluout 00000454
cycle_counter 00000195
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 406
r2 000003f0
r3 00000454
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000453
alu1 00000001
aluout 00000454
cycle_counter 00000196
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 407
r2 000003f0
r3 00000454
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000454
cycle_counter 00000197
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 408
r2 000003f0
r3 00000454
r4 00000003
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000002
cycle_counter 00000198
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 409
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000002
cycle_counter 00000199
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 410
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000002
cycle_counter 0000019a
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 411
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000003
alu1 00000001
aluout 00000002
cycle_counter 0000019b
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 412
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000003
alu1 00000001
aluout 00000002
cycle_counter 0000019c
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 413
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000002
cycle_counter 0000019d
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 414
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000019e
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 415
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 0000019f
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 416
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001a0
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 417
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001a1
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 418
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001a2
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 419
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000002
alu1 00000000
aluout 00000001
cycle_counter 000001a3
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 420
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000002
alu1 00000000
aluout 00000000
cycle_counter 000001a4
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 421
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000002
alu1 00000000
aluout 00000000
cycle_counter 000001a5
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 422
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000002
alu1 00000000
aluout 00000000
cycle_counter 000001a6
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 423
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000002
alu1 00000000
aluout 00000000
cycle_counter 000001a7
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 424
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000002
alu1 00000000
aluout 00000000
cycle_counter 000001a8
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 425
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f0
aluout 00000000
cycle_counter 000001a9
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 426
r2 000003f0
r3 00000454
r4 00000002
r5 00000007
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f0
aluout 00000000
cycle_counter 000001aa
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 427
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f0
aluout 00000000
cycle_counter 000001ab
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 428
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f0
aluout 00000000
cycle_counter 000001ac
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 429
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f0
aluout 00000000
cycle_counter 000001ad
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 430
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003f0
aluout 00000000
cycle_counter 000001ae
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 431
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001af
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 432
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001b0
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 433
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001b1
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 434
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001b2
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 435
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001b3
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 436
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001b4
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 437
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000008
alu1 00000454
aluout 00000000
cycle_counter 000001b5
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 438
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000008
alu1 00000454
aluout 00000000
cycle_counter 000001b6
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 439
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000008
alu1 00000454
aluout 00000000
cycle_counter 000001b7
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 440
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000008
alu1 00000454
aluout 00000000
cycle_counter 000001b8
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 441
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000008
alu1 00000454
aluout 00000000
cycle_counter 000001b9
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 442
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000008
alu1 00000454
aluout 00000000
cycle_counter 000001ba
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 443
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 00000000
cycle_counter 000001bb
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 444
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 000001bc
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 445
r2 000003f1
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 000001bd
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 446
r2 000003f1
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 000001be
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 447
r2 000003f1
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 000001bf
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 448
r2 000003f1
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003f0
alu1 00000001
aluout 000003f1
cycle_counter 000001c0
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 449
r2 000003f1
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000454
alu1 00000001
aluout 000003f1
cycle_counter 000001c1
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 450
r2 000003f1
r3 00000454
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000454
alu1 00000001
aluout 00000455
cycle_counter 000001c2
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 451
r2 000003f1
r3 00000455
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000454
alu1 00000001
aluout 00000455
cycle_counter 000001c3
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 452
r2 000003f1
r3 00000455
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000454
alu1 00000001
aluout 00000455
cycle_counter 000001c4
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 453
r2 000003f1
r3 00000455
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000454
alu1 00000001
aluout 00000455
cycle_counter 000001c5
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 454
r2 000003f1
r3 00000455
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000454
alu1 00000001
aluout 00000455
cycle_counter 000001c6
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 455
r2 000003f1
r3 00000455
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000455
cycle_counter 000001c7
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 456
r2 000003f1
r3 00000455
r4 00000002
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000001
cycle_counter 000001c8
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 457
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000001
cycle_counter 000001c9
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 458
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000001
cycle_counter 000001ca
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 459
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000002
alu1 00000001
aluout 00000001
cycle_counter 000001cb
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 460
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000002
alu1 00000001
aluout 00000001
cycle_counter 000001cc
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 461
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001cd
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 462
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001ce
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 463
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001cf
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 464
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001d0
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 465
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001d1
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 466
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001d2
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 467
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000001
alu1 00000000
aluout 00000001
cycle_counter 000001d3
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 468
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000001d4
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 469
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000001d5
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 470
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000001d6
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 471
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000006
inst 11420000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000001d7
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 472
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000001
alu1 00000000
aluout 00000000
cycle_counter 000001d8
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 473
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f1
aluout 00000000
cycle_counter 000001d9
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 474
r2 000003f1
r3 00000455
r4 00000001
r5 00000008
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f1
aluout 00000000
cycle_counter 000001da
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 475
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f1
aluout 00000000
cycle_counter 000001db
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 476
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000007
inst 11420000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f1
aluout 00000000
cycle_counter 000001dc
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 477
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000007
inst 17800000
opcode 00000008
dst 00000005
src0 00000000
src1 00000002
immediate 00000000
alu0 00000000
alu1 000003f1
aluout 00000000
cycle_counter 000001dd
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 478
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003f1
aluout 00000000
cycle_counter 000001de
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 479
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001df
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 480
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001e0
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 481
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001e1
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 482
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000008
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001e2
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 483
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000008
inst 122b0000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001e3
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 484
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 000001e4
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 485
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000009
alu1 00000455
aluout 00000000
cycle_counter 000001e5
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 486
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000009
alu1 00000455
aluout 00000000
cycle_counter 000001e6
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 487
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000009
alu1 00000455
aluout 00000000
cycle_counter 000001e7
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 488
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000009
inst 122b0000
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000009
alu1 00000455
aluout 00000000
cycle_counter 000001e8
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 489
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000009
inst 00910001
opcode 00000009
dst 00000000
src0 00000005
src1 00000003
immediate 00000000
alu0 00000009
alu1 00000455
aluout 00000000
cycle_counter 000001e9
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 490
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 00000009
alu1 00000455
aluout 00000000
cycle_counter 000001ea
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 491
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 00000000
cycle_counter 000001eb
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 492
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 000001ec
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 493
r2 000003f2
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 000001ed
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 494
r2 000003f2
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00910001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 000001ee
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 495
r2 000003f2
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000a
inst 00d90001
opcode 00000000
dst 00000002
src0 00000002
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 000001ef
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 496
r2 000003f2
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 000003f1
alu1 00000001
aluout 000003f2
cycle_counter 000001f0
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 497
r2 000003f2
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000455
alu1 00000001
aluout 000003f2
cycle_counter 000001f1
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 498
r2 000003f2
r3 00000455
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000455
alu1 00000001
aluout 00000456
cycle_counter 000001f2
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 499
r2 000003f2
r3 00000456
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000455
alu1 00000001
aluout 00000456
cycle_counter 000001f3
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 500
r2 000003f2
r3 00000456
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 00d90001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000455
alu1 00000001
aluout 00000456
cycle_counter 000001f4
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 501
r2 000003f2
r3 00000456
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000b
inst 03210001
opcode 00000000
dst 00000003
src0 00000003
src1 00000001
immediate 00000001
alu0 00000455
alu1 00000001
aluout 00000456
cycle_counter 000001f5
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 502
r2 000003f2
r3 00000456
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000455
alu1 00000001
aluout 00000456
cycle_counter 000001f6
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 503
r2 000003f2
r3 00000456
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000456
cycle_counter 000001f7
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 504
r2 000003f2
r3 00000456
r4 00000001
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000001f8
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 505
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000001f9
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 506
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 03210001
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000001fa
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 507
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000c
inst 28080005
opcode 00000001
dst 00000004
src0 00000004
src1 00000001
immediate 00000001
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000001fb
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 508
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000001
alu1 00000001
aluout 00000000
cycle_counter 000001fc
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 509
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000000
cycle_counter 000001fd
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 510
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 0000000d
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001fe
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 511
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 000001ff
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 512
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000005
inst 28080005
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000200
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 513
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000005
inst 2420000d
opcode 00000014
dst 00000000
src0 00000001
src1 00000000
immediate 00000005
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000201
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 514
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000005
alu1 00000000
aluout 00000001
cycle_counter 00000202
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 515
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000203
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 516
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 0000000c
pc 00000006
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000204
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 517
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000d
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000205
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 518
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000d
inst 2420000d
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000206
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 519
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000d
inst 17800000
opcode 00000012
dst 00000000
src0 00000004
src1 00000000
immediate 0000000d
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000207
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 520
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000e
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000208
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 521
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000e
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000209
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 522
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000e
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000020a
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 523
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000e
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000020b
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 524
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000e
inst 17800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000020c
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 525
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000e
inst 00800000
opcode 0000000b
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000020d
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 526
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000f
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000020e
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 527
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000f
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000020f
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 528
r2 000003f2
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000f
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000210
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 529
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000f
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000211
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 530
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000f
inst 00800000
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000212
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 531
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 0000000f
inst 26300011
opcode 00000000
dst 00000002
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000213
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 532
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000010
inst 26300011
opcode 00000013
dst 00000000
src0 00000006
src1 00000000
immediate 00000011
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000214
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 533
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000010
inst 26300011
opcode 00000013
dst 00000000
src0 00000006
src1 00000000
immediate 00000011
alu0 0000xxxx
alu1 00000000
aluout 00000000
cycle_counter 00000215
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 534
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000010
inst 26300011
opcode 00000013
dst 00000000
src0 00000006
src1 00000000
immediate 00000011
alu0 0000xxxx
alu1 00000000
aluout fffffffX
cycle_counter 00000216
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 535
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000010
inst 26300011
opcode 00000013
dst 00000000
src0 00000006
src1 00000000
immediate 00000011
alu0 0000xxxx
alu1 00000000
aluout fffffffX
cycle_counter 00000217
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 536
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000010
inst 26300011
opcode 00000013
dst 00000000
src0 00000006
src1 00000000
immediate 00000011
alu0 0000xxxx
alu1 00000000
aluout fffffffX
cycle_counter 00000218
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 537
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000010
inst 00810001
opcode 00000013
dst 00000000
src0 00000006
src1 00000000
immediate 00000011
alu0 0000xxxx
alu1 00000000
aluout fffffffX
cycle_counter 00000219
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 538
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000011
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 0000xxxx
alu1 00000000
aluout fffffffX
cycle_counter 0000021a
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 539
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000011
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout fffffffX
cycle_counter 0000021b
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 540
r2 00000000
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000011
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000021c
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 541
r2 00000001
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000011
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000021d
ctl_state 00000001

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 542
r2 00000001
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000011
inst 00810001
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000021e
ctl_state 00000002

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 543
r2 00000001
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000011
inst 30000000
opcode 00000000
dst 00000002
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000021f
ctl_state 00000003

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 544
r2 00000001
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000012
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000220
ctl_state 00000004

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 545
r2 00000001
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000012
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000221
ctl_state 00000005

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


cycle 546
r2 00000001
r3 00000456
r4 00000000
r5 00000009
r6 0000xxxx
r7 00000005
pc 00000012
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000222
ctl_state 00000006

dma_raddr 0000xxxx

dma_reg 0000xxxx

dma_waddr 0000xxxx

dma_cnt 0000xxxx

dma_state 0000000x


