==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten matrixmul/Row 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.29 seconds; current allocated memory: 462.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 463.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.531 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.484 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 484.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.65 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.45 seconds; current allocated memory: 462.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.527 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 484.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 484.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten matrixmul/Row 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.35 seconds; current allocated memory: 462.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.531 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.500 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 484.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.89 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.4 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 463.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.516 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 484.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 2 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.97 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.44 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.516 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 484.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 3 matrixmul/Product 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 3 matrixmul/Col 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 3 matrixmul/Row 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.93 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.39 seconds; current allocated memory: 463.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.598 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.590 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 484.590 MB.
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 3 matrixmul/Product 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 3 matrixmul/Col 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 3 matrixmul/Row 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -bundle 10 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -bundle 10 matrixmul res 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
WARNING: [HLS 207-5553] unexpected pragma argument '10', expects identifier (/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution6/directives.tcl:13:52)
WARNING: [HLS 207-5553] unexpected pragma argument '10', expects identifier (/mnt/HLSNAS/02.CtINEm/m110061608/vitis_HLS/matrixmul/solution6/directives.tcl:14:54)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.34 seconds; current allocated memory: 463.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.734 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.727 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.83 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.3 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.516 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 484.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.65 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.92 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.36 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 462.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.520 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 484.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 484.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'b': Complete reshaping on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.89 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.34 seconds; current allocated memory: 462.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 463.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.504 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 484.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13.33ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 13.33 -name default 
INFO: [HLS 200-1510] Running: source ./matrixmul/solution6/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 2 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_pipeline matrixmul 
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete matrixmul b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Design_Optimization/lab1/matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.66 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'Row' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:54:9)
INFO: [HLS 214-291] Loop 'Col' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:56:12)
INFO: [HLS 214-291] Loop 'Product' is marked as complete unroll implied by the pipeline pragma (Design_Optimization/lab1/matrixmul.cpp:59:19)
INFO: [HLS 214-186] Unrolling loop 'Row' (Design_Optimization/lab1/matrixmul.cpp:54:9) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Col' (Design_Optimization/lab1/matrixmul.cpp:56:12) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-186] Unrolling loop 'Product' (Design_Optimization/lab1/matrixmul.cpp:59:19) in function 'matrixmul' completely with a factor of 3 (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 214-248] Applying array_reshape to 'a': Complete reshaping on dimension 2. (Design_Optimization/lab1/matrixmul.cpp:52:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.94 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.39 seconds; current allocated memory: 462.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 463.496 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 484.383 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'matrixmul'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'load' operation ('b_0_load_1', Design_Optimization/lab1/matrixmul.cpp:60) on array 'b_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'b_0'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_3_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_7', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_5_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_11', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'res'.
WARNING: [HLS 200-885] The II Violation in module 'matrixmul' (function 'matrixmul'): Unable to schedule 'store' operation ('res_addr_7_write_ln60', Design_Optimization/lab1/matrixmul.cpp:60) of variable 'add_ln60_15', Design_Optimization/lab1/matrixmul.cpp:60 on array 'res' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, function 'matrixmul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 484.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
